{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670427283167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670427283167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 21:04:43 2022 " "Processing started: Wed Dec 07 21:04:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670427283167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427283167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OOO_Extra -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off OOO_Extra -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427283167 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670427283340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670427283340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290554 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/DUT.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290554 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "res_station_updated.vhd 2 1 " "Found 2 design units, including 1 entities, in source file res_station_updated.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 res_station_updated-arch " "Found design unit 1: res_station_updated-arch" {  } { { "res_station_updated.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/res_station_updated.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290555 ""} { "Info" "ISGN_ENTITY_NAME" "1 res_station_updated " "Found entity 1: res_station_updated" {  } { { "res_station_updated.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/res_station_updated.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_rob_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs_rob_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_rob_translator-mapping " "Found design unit 1: rs_rob_translator-mapping" {  } { { "rs_rob_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/rs_rob_translator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290556 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs_rob_translator " "Found entity 1: rs_rob_translator" {  } { { "rs_rob_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/rs_rob_translator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_buffer-struct " "Found design unit 1: pc_buffer-struct" {  } { { "pc_buffer.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/pc_buffer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290556 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_buffer " "Found entity 1: pc_buffer" {  } { { "pc_buffer.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/pc_buffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operand_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operand_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operand_translator-mapping " "Found design unit 1: operand_translator-mapping" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290558 ""} { "Info" "ISGN_ENTITY_NAME" "1 operand_translator " "Found entity 1: operand_translator" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiple_port_RAM_VHDL-Behavioral " "Found design unit 1: Multiple_port_RAM_VHDL-Behavioral" {  } { { "memory.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/memory.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290559 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiple_port_RAM_VHDL " "Found entity 1: Multiple_port_RAM_VHDL" {  } { { "memory.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_register_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file main_register_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main_register_file-behavioural " "Found design unit 1: Main_register_file-behavioural" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290560 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main_register_file " "Found entity 1: Main_register_file" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_register_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file flag_register_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag_rf_file-behavioural " "Found design unit 1: flag_rf_file-behavioural" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290561 ""} { "Info" "ISGN_ENTITY_NAME" "1 flag_rf_file " "Found entity 1: flag_rf_file" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch_buffer-struct " "Found design unit 1: fetch_buffer-struct" {  } { { "fetch.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/fetch.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290561 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch_buffer " "Found entity 1: fetch_buffer" {  } { { "fetch.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/fetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-Behavioral " "Found design unit 1: Decoder-Behavioral" {  } { { "decoder.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/decoder.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290564 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "decoder.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_predictor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch_predictor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_predictor-arch " "Found design unit 1: branch_predictor-arch" {  } { { "branch_predictor.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/branch_predictor.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290565 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_predictor " "Found entity 1: branch_predictor" {  } { { "branch_predictor.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/branch_predictor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arch " "Found design unit 1: datapath-arch" {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290567 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls_ex_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ls_ex_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_LS-beh " "Found design unit 1: alu_LS-beh" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290568 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_LS " "Found entity 1: alu_LS" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_jump_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch_jump_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_Branch_Jump-beh " "Found design unit 1: alu_Branch_Jump-beh" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290569 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_Branch_Jump " "Found entity 1: alu_Branch_Jump" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-beh " "Found design unit 1: alu-beh" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290570 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rob.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rob.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROB-beh " "Found design unit 1: ROB-beh" {  } { { "ROB.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290571 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROB " "Found entity 1: ROB" {  } { { "ROB.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427290571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290571 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670427290608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:add_instance " "Elaborating entity \"datapath\" for hierarchy \"datapath:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/Desktop/GitHub/OOO-SuperScaler/DUT.vhdl" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427290609 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_wr_en_1 datapath.vhd(15) " "VHDL Signal Declaration warning at datapath.vhd(15): used implicit default value for signal \"ram_wr_en_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290610 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_wr_en_2 datapath.vhd(15) " "VHDL Signal Declaration warning at datapath.vhd(15): used implicit default value for signal \"ram_wr_en_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290610 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "branch_predictor_read_en datapath.vhd(15) " "VHDL Signal Declaration warning at datapath.vhd(15): used implicit default value for signal \"branch_predictor_read_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290610 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "branch_actual_result2 datapath.vhd(15) " "VHDL Signal Declaration warning at datapath.vhd(15): used implicit default value for signal \"branch_actual_result2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290610 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lwsw1_en datapath.vhd(15) " "VHDL Signal Declaration warning at datapath.vhd(15): used implicit default value for signal \"lwsw1_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290610 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lwsw2_en datapath.vhd(15) " "VHDL Signal Declaration warning at datapath.vhd(15): used implicit default value for signal \"lwsw2_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290610 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "branch1_en datapath.vhd(15) " "VHDL Signal Declaration warning at datapath.vhd(15): used implicit default value for signal \"branch1_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290610 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "branch2_en datapath.vhd(15) " "VHDL Signal Declaration warning at datapath.vhd(15): used implicit default value for signal \"branch2_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290611 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alu1_en datapath.vhd(15) " "VHDL Signal Declaration warning at datapath.vhd(15): used implicit default value for signal \"alu1_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290611 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alu2_en datapath.vhd(15) " "VHDL Signal Declaration warning at datapath.vhd(15): used implicit default value for signal \"alu2_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290611 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_addr_read_1 datapath.vhd(25) " "VHDL Signal Declaration warning at datapath.vhd(25): used implicit default value for signal \"ram_addr_read_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290611 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_addr_read_2 datapath.vhd(25) " "VHDL Signal Declaration warning at datapath.vhd(25): used implicit default value for signal \"ram_addr_read_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290611 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_data_in_1 datapath.vhd(25) " "VHDL Signal Declaration warning at datapath.vhd(25): used implicit default value for signal \"ram_data_in_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290611 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_data_in_2 datapath.vhd(25) " "VHDL Signal Declaration warning at datapath.vhd(25): used implicit default value for signal \"ram_data_in_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290611 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_data_out_1 datapath.vhd(27) " "Verilog HDL or VHDL warning at datapath.vhd(27): object \"ram_data_out_1\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670427290611 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_data_out_2 datapath.vhd(27) " "Verilog HDL or VHDL warning at datapath.vhd(27): object \"ram_data_out_2\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670427290611 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dest_in_2 datapath.vhd(34) " "Verilog HDL or VHDL warning at datapath.vhd(34): object \"dest_in_2\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670427290611 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dest_val1 datapath.vhd(37) " "VHDL Signal Declaration warning at datapath.vhd(37): used implicit default value for signal \"dest_val1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290611 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dest_val2 datapath.vhd(37) " "VHDL Signal Declaration warning at datapath.vhd(37): used implicit default value for signal \"dest_val2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290611 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "predicted_addr_1 datapath.vhd(37) " "VHDL Signal Declaration warning at datapath.vhd(37): used implicit default value for signal \"predicted_addr_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290611 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "predicted_addr_2 datapath.vhd(37) " "VHDL Signal Declaration warning at datapath.vhd(37): used implicit default value for signal \"predicted_addr_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290611 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC1_in datapath.vhd(37) " "VHDL Signal Declaration warning at datapath.vhd(37): used implicit default value for signal \"PC1_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290611 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC2_in datapath.vhd(37) " "VHDL Signal Declaration warning at datapath.vhd(37): used implicit default value for signal \"PC2_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290612 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC3_in datapath.vhd(37) " "VHDL Signal Declaration warning at datapath.vhd(37): used implicit default value for signal \"PC3_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290612 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC4_in datapath.vhd(37) " "VHDL Signal Declaration warning at datapath.vhd(37): used implicit default value for signal \"PC4_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290612 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC5_in datapath.vhd(37) " "VHDL Signal Declaration warning at datapath.vhd(37): used implicit default value for signal \"PC5_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290612 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC6_in datapath.vhd(37) " "VHDL Signal Declaration warning at datapath.vhd(37): used implicit default value for signal \"PC6_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290612 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flag_reg_in_2 datapath.vhd(51) " "VHDL Signal Declaration warning at datapath.vhd(51): used implicit default value for signal \"flag_reg_in_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290612 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_1 datapath.vhd(54) " "VHDL Signal Declaration warning at datapath.vhd(54): used implicit default value for signal \"PC_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290612 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_2 datapath.vhd(54) " "VHDL Signal Declaration warning at datapath.vhd(54): used implicit default value for signal \"PC_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290612 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "actual_branch_addr_rob2 datapath.vhd(54) " "VHDL Signal Declaration warning at datapath.vhd(54): used implicit default value for signal \"actual_branch_addr_rob2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290612 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_update_rob2 datapath.vhd(54) " "VHDL Signal Declaration warning at datapath.vhd(54): used implicit default value for signal \"PC_update_rob2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290612 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_rs_1 datapath.vhd(54) " "VHDL Signal Declaration warning at datapath.vhd(54): used implicit default value for signal \"pc_rs_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290612 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_rs_2 datapath.vhd(54) " "VHDL Signal Declaration warning at datapath.vhd(54): used implicit default value for signal \"pc_rs_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290613 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alu_cond1 datapath.vhd(75) " "VHDL Signal Declaration warning at datapath.vhd(75): used implicit default value for signal \"alu_cond1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290613 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alu_cond2 datapath.vhd(75) " "VHDL Signal Declaration warning at datapath.vhd(75): used implicit default value for signal \"alu_cond2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290613 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "update_opcode2 datapath.vhd(78) " "VHDL Signal Declaration warning at datapath.vhd(78): used implicit default value for signal \"update_opcode2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290613 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "opcode1 datapath.vhd(78) " "VHDL Signal Declaration warning at datapath.vhd(78): used implicit default value for signal \"opcode1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290613 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "opcode2 datapath.vhd(78) " "VHDL Signal Declaration warning at datapath.vhd(78): used implicit default value for signal \"opcode2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290613 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "opcode3 datapath.vhd(78) " "VHDL Signal Declaration warning at datapath.vhd(78): used implicit default value for signal \"opcode3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290613 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "opcode4 datapath.vhd(78) " "VHDL Signal Declaration warning at datapath.vhd(78): used implicit default value for signal \"opcode4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290613 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "opcode5 datapath.vhd(78) " "VHDL Signal Declaration warning at datapath.vhd(78): used implicit default value for signal \"opcode5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290613 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "opcode6 datapath.vhd(78) " "VHDL Signal Declaration warning at datapath.vhd(78): used implicit default value for signal \"opcode6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290613 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cz_branch1 datapath.vhd(91) " "Verilog HDL or VHDL warning at datapath.vhd(91): object \"cz_branch1\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670427290614 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cz_branch2 datapath.vhd(91) " "Verilog HDL or VHDL warning at datapath.vhd(91): object \"cz_branch2\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670427290614 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cz_lwsw1 datapath.vhd(91) " "Verilog HDL or VHDL warning at datapath.vhd(91): object \"cz_lwsw1\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670427290614 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cz_lwsw2 datapath.vhd(91) " "Verilog HDL or VHDL warning at datapath.vhd(91): object \"cz_lwsw2\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670427290614 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_branch1_result datapath.vhd(96) " "Verilog HDL or VHDL warning at datapath.vhd(96): object \"c_branch1_result\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670427290614 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_branch2_result datapath.vhd(96) " "Verilog HDL or VHDL warning at datapath.vhd(96): object \"c_branch2_result\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670427290614 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z_branch1_result datapath.vhd(96) " "Verilog HDL or VHDL warning at datapath.vhd(96): object \"z_branch1_result\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670427290614 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z_branch2_result datapath.vhd(96) " "Verilog HDL or VHDL warning at datapath.vhd(96): object \"z_branch2_result\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670427290614 "|DUT|datapath:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_buffer datapath:add_instance\|fetch_buffer:fetch " "Elaborating entity \"fetch_buffer\" for hierarchy \"datapath:add_instance\|fetch_buffer:fetch\"" {  } { { "datapath.vhd" "fetch" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427290671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder datapath:add_instance\|Decoder:decode " "Elaborating entity \"Decoder\" for hierarchy \"datapath:add_instance\|Decoder:decode\"" {  } { { "datapath.vhd" "decode" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427290672 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Instr_OUT_1\[0\] decoder.vhd(104) " "Using initial value X (don't care) for net \"Instr_OUT_1\[0\]\" at decoder.vhd(104)" {  } { { "decoder.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/decoder.vhd" 104 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290677 "|DUT|datapath:add_instance|Decoder:decode"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Instr_OUT_2\[0\] decoder.vhd(105) " "Using initial value X (don't care) for net \"Instr_OUT_2\[0\]\" at decoder.vhd(105)" {  } { { "decoder.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/decoder.vhd" 105 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290677 "|DUT|datapath:add_instance|Decoder:decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_register_file datapath:add_instance\|Main_register_file:register_file " "Elaborating entity \"Main_register_file\" for hierarchy \"datapath:add_instance\|Main_register_file:register_file\"" {  } { { "datapath.vhd" "register_file" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427290678 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_addr_e Main_register_file.vhdl(79) " "VHDL Process Statement warning at Main_register_file.vhdl(79): signal \"read_addr_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290691 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_addr_f Main_register_file.vhdl(80) " "VHDL Process Statement warning at Main_register_file.vhdl(80): signal \"read_addr_f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290691 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "registers Main_register_file.vhdl(83) " "VHDL Process Statement warning at Main_register_file.vhdl(83): inferring latch(es) for signal or variable \"registers\", which holds its previous value in one or more paths through the process" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290691 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Main_register_file.vhdl(149) " "VHDL warning at Main_register_file.vhdl(149): comparison between unequal length operands always returns FALSE" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 149 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290691 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[31\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290691 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[31\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290691 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[31\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290691 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[31\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290691 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[31\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290691 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[30\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290691 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[30\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290691 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[30\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290691 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[30\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290691 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[30\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290691 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[29\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290691 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[29\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290691 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[29\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[29\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[29\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[28\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[28\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[28\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[28\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[28\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[27\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[27\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[27\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[27\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[27\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[26\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[26\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[26\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[26\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[26\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[25\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[25\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[25\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[25\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[25\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[24\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[24\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[24\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[24\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[24\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[23\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[23\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[23\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[23\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[23\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[22\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[22\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[22\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[22\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290692 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[22\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[21\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[21\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[21\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[21\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[21\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[20\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[20\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[20\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[20\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[20\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[19\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[19\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[19\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[19\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[19\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[18\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[18\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[18\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[18\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[18\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[17\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[17\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[17\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[17\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[17\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[16\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[16\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[16\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[16\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[16\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[15\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[15\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[15\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[15\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[15\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[14\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[14\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290693 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[14\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[14\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[14\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[13\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[13\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[13\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[13\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[13\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[12\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[12\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[12\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[12\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[12\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[11\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[11\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[11\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[11\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[11\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[10\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[10\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[10\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[10\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[10\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[9\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[9\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[9\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[9\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[9\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[8\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[8\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[8\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[8\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[8\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[7\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[7\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[7\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[7\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290694 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[7\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[6\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[6\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[6\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[6\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[6\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[5\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[5\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[5\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[5\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[5\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[4\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[4\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[4\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[4\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[4\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[3\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[3\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[3\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[3\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[3\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[2\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[2\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[2\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[2\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[2\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[1\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[1\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[1\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[1\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[1\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[1\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[0\]\[1\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[2\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[0\]\[2\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[3\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[0\]\[3\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[4\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[0\]\[4\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[5\] Main_register_file.vhdl(85) " "Inferred latch for \"registers\[0\]\[5\]\" at Main_register_file.vhdl(85)" {  } { { "Main_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290695 "|DUT|datapath:add_instance|Main_register_file:register_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_rf_file datapath:add_instance\|flag_rf_file:flag_register_file_instance " "Elaborating entity \"flag_rf_file\" for hierarchy \"datapath:add_instance\|flag_rf_file:flag_register_file_instance\"" {  } { { "datapath.vhd" "flag_register_file_instance" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427290696 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_rename_en_b_lat flag_register_file.vhdl(43) " "VHDL Signal Declaration warning at flag_register_file.vhdl(43): used implicit default value for signal \"reg_rename_en_b_lat\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427290698 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "TRUE flag_register_file.vhdl(80) " "VHDL warning at flag_register_file.vhdl(80): comparison between unequal length operands always returns TRUE" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 80 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290698 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "TRUE flag_register_file.vhdl(90) " "VHDL warning at flag_register_file.vhdl(90): comparison between unequal length operands always returns TRUE" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 90 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290698 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cz flag_register_file.vhdl(57) " "VHDL Process Statement warning at flag_register_file.vhdl(57): inferring latch(es) for signal or variable \"cz\", which holds its previous value in one or more paths through the process" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290698 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[15\]\[1\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[15\]\[1\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290699 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[15\]\[2\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[15\]\[2\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290699 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[15\]\[3\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[15\]\[3\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290699 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[15\]\[4\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[15\]\[4\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290699 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[14\]\[1\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[14\]\[1\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290699 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[14\]\[2\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[14\]\[2\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290699 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[14\]\[3\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[14\]\[3\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290699 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[14\]\[4\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[14\]\[4\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290699 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[13\]\[1\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[13\]\[1\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290699 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[13\]\[2\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[13\]\[2\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290699 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[13\]\[3\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[13\]\[3\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290699 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[13\]\[4\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[13\]\[4\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290699 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[12\]\[1\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[12\]\[1\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290699 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[12\]\[2\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[12\]\[2\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290699 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[12\]\[3\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[12\]\[3\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290699 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[12\]\[4\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[12\]\[4\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290699 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[11\]\[1\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[11\]\[1\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290699 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[11\]\[2\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[11\]\[2\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290699 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[11\]\[3\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[11\]\[3\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290699 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[11\]\[4\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[11\]\[4\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290699 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[10\]\[1\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[10\]\[1\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290699 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[10\]\[2\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[10\]\[2\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290699 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[10\]\[3\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[10\]\[3\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290699 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[10\]\[4\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[10\]\[4\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290699 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[9\]\[1\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[9\]\[1\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290699 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[9\]\[2\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[9\]\[2\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290699 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[9\]\[3\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[9\]\[3\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290700 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[9\]\[4\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[9\]\[4\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290700 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[8\]\[1\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[8\]\[1\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290700 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[8\]\[2\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[8\]\[2\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290700 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[8\]\[3\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[8\]\[3\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290700 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[8\]\[4\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[8\]\[4\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290700 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[7\]\[1\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[7\]\[1\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290700 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[7\]\[2\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[7\]\[2\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290700 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[7\]\[3\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[7\]\[3\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290700 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[7\]\[4\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[7\]\[4\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290700 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[6\]\[1\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[6\]\[1\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290700 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[6\]\[2\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[6\]\[2\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290700 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[6\]\[3\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[6\]\[3\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290700 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[6\]\[4\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[6\]\[4\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290700 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[5\]\[1\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[5\]\[1\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290700 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[5\]\[2\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[5\]\[2\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290700 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[5\]\[3\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[5\]\[3\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290700 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[5\]\[4\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[5\]\[4\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290700 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[4\]\[1\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[4\]\[1\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290700 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[4\]\[2\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[4\]\[2\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290700 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[4\]\[3\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[4\]\[3\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290700 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[4\]\[4\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[4\]\[4\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290700 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[3\]\[1\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[3\]\[1\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290700 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[3\]\[2\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[3\]\[2\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290700 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[3\]\[3\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[3\]\[3\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290700 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[3\]\[4\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[3\]\[4\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290700 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[2\]\[1\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[2\]\[1\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290701 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[2\]\[2\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[2\]\[2\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290701 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[2\]\[3\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[2\]\[3\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290701 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[2\]\[4\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[2\]\[4\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290701 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[1\]\[1\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[1\]\[1\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290701 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[1\]\[2\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[1\]\[2\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290701 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[1\]\[3\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[1\]\[3\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290701 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[1\]\[4\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[1\]\[4\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290701 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[0\]\[1\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[0\]\[1\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290701 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[0\]\[2\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[0\]\[2\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290701 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[0\]\[3\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[0\]\[3\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290701 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[0\]\[4\] flag_register_file.vhdl(64) " "Inferred latch for \"cz\[0\]\[4\]\" at flag_register_file.vhdl(64)" {  } { { "flag_register_file.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290701 "|datapath|flag_rf_file:flag_register_file_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiple_port_RAM_VHDL datapath:add_instance\|Multiple_port_RAM_VHDL:memory " "Elaborating entity \"Multiple_port_RAM_VHDL\" for hierarchy \"datapath:add_instance\|Multiple_port_RAM_VHDL:memory\"" {  } { { "datapath.vhd" "memory" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427290701 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset memory.vhd(58) " "VHDL Process Statement warning at memory.vhd(58): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/memory.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290711 "|DUT|datapath:add_instance|Multiple_port_RAM_VHDL:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_predictor datapath:add_instance\|branch_predictor:branch_predictor_instance " "Elaborating entity \"branch_predictor\" for hierarchy \"datapath:add_instance\|branch_predictor:branch_predictor_instance\"" {  } { { "datapath.vhd" "branch_predictor_instance" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427290711 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inst branch_predictor.vhd(48) " "VHDL Process Statement warning at branch_predictor.vhd(48): signal \"inst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "branch_predictor.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/branch_predictor.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290736 "|DUT|datapath:add_instance|branch_predictor:branch_predictor_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inst branch_predictor.vhd(49) " "VHDL Process Statement warning at branch_predictor.vhd(49): signal \"inst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "branch_predictor.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/branch_predictor.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290736 "|DUT|datapath:add_instance|branch_predictor:branch_predictor_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_buffer datapath:add_instance\|pc_buffer:pc_buffer_instance " "Elaborating entity \"pc_buffer\" for hierarchy \"datapath:add_instance\|pc_buffer:pc_buffer_instance\"" {  } { { "datapath.vhd" "pc_buffer_instance" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427290736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operand_translator datapath:add_instance\|operand_translator:operand_translator_instance " "Elaborating entity \"operand_translator\" for hierarchy \"datapath:add_instance\|operand_translator:operand_translator_instance\"" {  } { { "datapath.vhd" "operand_translator_instance" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427290737 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_cond1 operand_translator.vhd(264) " "VHDL Process Statement warning at operand_translator.vhd(264): signal \"alu_cond1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290743 "|datapath|operand_translator:operand_translator_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_cond2 operand_translator.vhd(265) " "VHDL Process Statement warning at operand_translator.vhd(265): signal \"alu_cond2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290743 "|datapath|operand_translator:operand_translator_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC1_in operand_translator.vhd(270) " "VHDL Process Statement warning at operand_translator.vhd(270): signal \"PC1_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290743 "|datapath|operand_translator:operand_translator_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC2_in operand_translator.vhd(271) " "VHDL Process Statement warning at operand_translator.vhd(271): signal \"PC2_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290743 "|datapath|operand_translator:operand_translator_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC3_in operand_translator.vhd(272) " "VHDL Process Statement warning at operand_translator.vhd(272): signal \"PC3_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290743 "|datapath|operand_translator:operand_translator_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC4_in operand_translator.vhd(273) " "VHDL Process Statement warning at operand_translator.vhd(273): signal \"PC4_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290743 "|datapath|operand_translator:operand_translator_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC5_in operand_translator.vhd(274) " "VHDL Process Statement warning at operand_translator.vhd(274): signal \"PC5_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290743 "|datapath|operand_translator:operand_translator_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC6_in operand_translator.vhd(275) " "VHDL Process Statement warning at operand_translator.vhd(275): signal \"PC6_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290743 "|datapath|operand_translator:operand_translator_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opr1_branch1_out operand_translator.vhd(128) " "VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable \"opr1_branch1_out\", which holds its previous value in one or more paths through the process" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290743 "|datapath|operand_translator:operand_translator_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opr2_branch1_out operand_translator.vhd(128) " "VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable \"opr2_branch1_out\", which holds its previous value in one or more paths through the process" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290743 "|datapath|operand_translator:operand_translator_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imm_branch1_out operand_translator.vhd(128) " "VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable \"imm_branch1_out\", which holds its previous value in one or more paths through the process" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opr1_branch2_out operand_translator.vhd(128) " "VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable \"opr1_branch2_out\", which holds its previous value in one or more paths through the process" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opr2_branch2_out operand_translator.vhd(128) " "VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable \"opr2_branch2_out\", which holds its previous value in one or more paths through the process" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imm_branch2_out operand_translator.vhd(128) " "VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable \"imm_branch2_out\", which holds its previous value in one or more paths through the process" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opr1_lwsw1_out operand_translator.vhd(128) " "VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable \"opr1_lwsw1_out\", which holds its previous value in one or more paths through the process" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opr2_lwsw1_out operand_translator.vhd(128) " "VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable \"opr2_lwsw1_out\", which holds its previous value in one or more paths through the process" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opr1_lwsw2_out operand_translator.vhd(128) " "VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable \"opr1_lwsw2_out\", which holds its previous value in one or more paths through the process" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opr2_lwsw2_out operand_translator.vhd(128) " "VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable \"opr2_lwsw2_out\", which holds its previous value in one or more paths through the process" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opr1_alu1_out operand_translator.vhd(128) " "VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable \"opr1_alu1_out\", which holds its previous value in one or more paths through the process" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opr2_alu1_out operand_translator.vhd(128) " "VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable \"opr2_alu1_out\", which holds its previous value in one or more paths through the process" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opr1_alu2_out operand_translator.vhd(128) " "VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable \"opr1_alu2_out\", which holds its previous value in one or more paths through the process" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opr2_alu2_out operand_translator.vhd(128) " "VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable \"opr2_alu2_out\", which holds its previous value in one or more paths through the process" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu2_out\[0\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu2_out\[0\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu2_out\[1\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu2_out\[1\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu2_out\[2\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu2_out\[2\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu2_out\[3\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu2_out\[3\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu2_out\[4\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu2_out\[4\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu2_out\[5\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu2_out\[5\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu2_out\[6\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu2_out\[6\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu2_out\[7\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu2_out\[7\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu2_out\[8\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu2_out\[8\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu2_out\[9\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu2_out\[9\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu2_out\[10\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu2_out\[10\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu2_out\[11\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu2_out\[11\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu2_out\[12\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu2_out\[12\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu2_out\[13\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu2_out\[13\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu2_out\[14\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu2_out\[14\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu2_out\[15\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu2_out\[15\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu2_out\[0\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu2_out\[0\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu2_out\[1\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu2_out\[1\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu2_out\[2\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu2_out\[2\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu2_out\[3\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu2_out\[3\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu2_out\[4\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu2_out\[4\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu2_out\[5\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu2_out\[5\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu2_out\[6\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu2_out\[6\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290744 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu2_out\[7\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu2_out\[7\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu2_out\[8\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu2_out\[8\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu2_out\[9\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu2_out\[9\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu2_out\[10\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu2_out\[10\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu2_out\[11\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu2_out\[11\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu2_out\[12\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu2_out\[12\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu2_out\[13\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu2_out\[13\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu2_out\[14\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu2_out\[14\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu2_out\[15\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu2_out\[15\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu1_out\[0\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu1_out\[0\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu1_out\[1\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu1_out\[1\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu1_out\[2\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu1_out\[2\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu1_out\[3\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu1_out\[3\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu1_out\[4\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu1_out\[4\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu1_out\[5\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu1_out\[5\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu1_out\[6\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu1_out\[6\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu1_out\[7\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu1_out\[7\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu1_out\[8\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu1_out\[8\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu1_out\[9\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu1_out\[9\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu1_out\[10\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu1_out\[10\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu1_out\[11\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu1_out\[11\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu1_out\[12\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu1_out\[12\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu1_out\[13\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu1_out\[13\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu1_out\[14\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu1_out\[14\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_alu1_out\[15\] operand_translator.vhd(128) " "Inferred latch for \"opr2_alu1_out\[15\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu1_out\[0\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu1_out\[0\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu1_out\[1\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu1_out\[1\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu1_out\[2\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu1_out\[2\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu1_out\[3\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu1_out\[3\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu1_out\[4\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu1_out\[4\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu1_out\[5\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu1_out\[5\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu1_out\[6\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu1_out\[6\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu1_out\[7\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu1_out\[7\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu1_out\[8\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu1_out\[8\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu1_out\[9\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu1_out\[9\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu1_out\[10\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu1_out\[10\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu1_out\[11\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu1_out\[11\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu1_out\[12\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu1_out\[12\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu1_out\[13\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu1_out\[13\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu1_out\[14\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu1_out\[14\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290745 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_alu1_out\[15\] operand_translator.vhd(128) " "Inferred latch for \"opr1_alu1_out\[15\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw2_out\[0\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw2_out\[0\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw2_out\[1\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw2_out\[1\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw2_out\[2\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw2_out\[2\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw2_out\[3\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw2_out\[3\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw2_out\[4\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw2_out\[4\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw2_out\[5\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw2_out\[5\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw2_out\[6\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw2_out\[6\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw2_out\[7\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw2_out\[7\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw2_out\[8\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw2_out\[8\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw2_out\[9\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw2_out\[9\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw2_out\[10\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw2_out\[10\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw2_out\[11\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw2_out\[11\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw2_out\[12\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw2_out\[12\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw2_out\[13\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw2_out\[13\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw2_out\[14\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw2_out\[14\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw2_out\[15\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw2_out\[15\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw2_out\[0\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw2_out\[0\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw2_out\[1\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw2_out\[1\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw2_out\[2\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw2_out\[2\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw2_out\[3\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw2_out\[3\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw2_out\[4\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw2_out\[4\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw2_out\[5\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw2_out\[5\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw2_out\[6\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw2_out\[6\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw2_out\[7\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw2_out\[7\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw2_out\[8\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw2_out\[8\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw2_out\[9\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw2_out\[9\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw2_out\[10\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw2_out\[10\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw2_out\[11\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw2_out\[11\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw2_out\[12\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw2_out\[12\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw2_out\[13\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw2_out\[13\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw2_out\[14\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw2_out\[14\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw2_out\[15\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw2_out\[15\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290746 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw1_out\[0\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw1_out\[0\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw1_out\[1\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw1_out\[1\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw1_out\[2\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw1_out\[2\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw1_out\[3\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw1_out\[3\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw1_out\[4\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw1_out\[4\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw1_out\[5\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw1_out\[5\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw1_out\[6\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw1_out\[6\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw1_out\[7\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw1_out\[7\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw1_out\[8\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw1_out\[8\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw1_out\[9\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw1_out\[9\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw1_out\[10\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw1_out\[10\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw1_out\[11\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw1_out\[11\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw1_out\[12\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw1_out\[12\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw1_out\[13\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw1_out\[13\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw1_out\[14\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw1_out\[14\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_lwsw1_out\[15\] operand_translator.vhd(128) " "Inferred latch for \"opr2_lwsw1_out\[15\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw1_out\[0\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw1_out\[0\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw1_out\[1\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw1_out\[1\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw1_out\[2\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw1_out\[2\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw1_out\[3\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw1_out\[3\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw1_out\[4\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw1_out\[4\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw1_out\[5\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw1_out\[5\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw1_out\[6\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw1_out\[6\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw1_out\[7\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw1_out\[7\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw1_out\[8\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw1_out\[8\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw1_out\[9\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw1_out\[9\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw1_out\[10\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw1_out\[10\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw1_out\[11\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw1_out\[11\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw1_out\[12\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw1_out\[12\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290747 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw1_out\[13\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw1_out\[13\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290748 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw1_out\[14\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw1_out\[14\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290748 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_lwsw1_out\[15\] operand_translator.vhd(128) " "Inferred latch for \"opr1_lwsw1_out\[15\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290748 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch2_out\[0\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch2_out\[0\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290748 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch2_out\[1\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch2_out\[1\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290748 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch2_out\[2\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch2_out\[2\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290748 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch2_out\[3\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch2_out\[3\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290748 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch2_out\[4\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch2_out\[4\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290748 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch2_out\[5\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch2_out\[5\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290748 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch2_out\[6\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch2_out\[6\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290748 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch2_out\[7\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch2_out\[7\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290748 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch2_out\[8\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch2_out\[8\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290748 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch2_out\[9\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch2_out\[9\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290748 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch2_out\[10\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch2_out\[10\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290748 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch2_out\[11\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch2_out\[11\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290748 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch2_out\[12\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch2_out\[12\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290748 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch2_out\[13\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch2_out\[13\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290748 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch2_out\[14\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch2_out\[14\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290748 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch2_out\[15\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch2_out\[15\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290749 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch2_out\[0\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch2_out\[0\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290749 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch2_out\[1\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch2_out\[1\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290749 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch2_out\[2\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch2_out\[2\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290749 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch2_out\[3\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch2_out\[3\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290749 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch2_out\[4\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch2_out\[4\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290749 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch2_out\[5\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch2_out\[5\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290749 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch2_out\[6\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch2_out\[6\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290749 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch2_out\[7\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch2_out\[7\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290749 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch2_out\[8\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch2_out\[8\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290749 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch2_out\[9\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch2_out\[9\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290749 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch2_out\[10\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch2_out\[10\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290749 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch2_out\[11\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch2_out\[11\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290749 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch2_out\[12\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch2_out\[12\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290749 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch2_out\[13\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch2_out\[13\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290749 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch2_out\[14\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch2_out\[14\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290749 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch2_out\[15\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch2_out\[15\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290749 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch2_out\[0\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch2_out\[0\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290749 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch2_out\[1\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch2_out\[1\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290749 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch2_out\[2\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch2_out\[2\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290749 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch2_out\[3\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch2_out\[3\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290749 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch2_out\[4\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch2_out\[4\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290750 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch2_out\[5\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch2_out\[5\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290750 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch2_out\[6\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch2_out\[6\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290750 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch2_out\[7\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch2_out\[7\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290750 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch2_out\[8\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch2_out\[8\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290750 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch2_out\[9\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch2_out\[9\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290750 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch2_out\[10\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch2_out\[10\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290750 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch2_out\[11\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch2_out\[11\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290750 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch2_out\[12\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch2_out\[12\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290750 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch2_out\[13\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch2_out\[13\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290750 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch2_out\[14\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch2_out\[14\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290750 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch2_out\[15\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch2_out\[15\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290750 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch1_out\[0\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch1_out\[0\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290750 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch1_out\[1\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch1_out\[1\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290750 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch1_out\[2\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch1_out\[2\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290750 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch1_out\[3\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch1_out\[3\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290750 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch1_out\[4\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch1_out\[4\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290750 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch1_out\[5\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch1_out\[5\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290750 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch1_out\[6\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch1_out\[6\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290750 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch1_out\[7\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch1_out\[7\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290750 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch1_out\[8\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch1_out\[8\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290750 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch1_out\[9\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch1_out\[9\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290750 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch1_out\[10\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch1_out\[10\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290751 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch1_out\[11\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch1_out\[11\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290751 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch1_out\[12\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch1_out\[12\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290751 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch1_out\[13\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch1_out\[13\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290751 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch1_out\[14\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch1_out\[14\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290751 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_branch1_out\[15\] operand_translator.vhd(128) " "Inferred latch for \"imm_branch1_out\[15\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290751 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch1_out\[0\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch1_out\[0\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290751 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch1_out\[1\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch1_out\[1\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290751 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch1_out\[2\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch1_out\[2\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290751 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch1_out\[3\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch1_out\[3\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290751 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch1_out\[4\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch1_out\[4\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290751 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch1_out\[5\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch1_out\[5\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290751 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch1_out\[6\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch1_out\[6\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290751 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch1_out\[7\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch1_out\[7\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290751 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch1_out\[8\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch1_out\[8\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290751 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch1_out\[9\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch1_out\[9\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290751 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch1_out\[10\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch1_out\[10\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290751 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch1_out\[11\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch1_out\[11\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290751 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch1_out\[12\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch1_out\[12\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290751 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch1_out\[13\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch1_out\[13\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290751 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch1_out\[14\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch1_out\[14\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290751 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr2_branch1_out\[15\] operand_translator.vhd(128) " "Inferred latch for \"opr2_branch1_out\[15\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290752 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch1_out\[0\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch1_out\[0\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290752 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch1_out\[1\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch1_out\[1\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290752 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch1_out\[2\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch1_out\[2\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290752 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch1_out\[3\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch1_out\[3\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290752 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch1_out\[4\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch1_out\[4\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290752 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch1_out\[5\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch1_out\[5\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290752 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch1_out\[6\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch1_out\[6\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290752 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch1_out\[7\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch1_out\[7\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290752 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch1_out\[8\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch1_out\[8\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290752 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch1_out\[9\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch1_out\[9\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290752 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch1_out\[10\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch1_out\[10\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290752 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch1_out\[11\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch1_out\[11\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290752 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch1_out\[12\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch1_out\[12\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290752 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch1_out\[13\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch1_out\[13\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290752 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch1_out\[14\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch1_out\[14\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290752 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opr1_branch1_out\[15\] operand_translator.vhd(128) " "Inferred latch for \"opr1_branch1_out\[15\]\" at operand_translator.vhd(128)" {  } { { "operand_translator.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290752 "|datapath|operand_translator:operand_translator_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_LS datapath:add_instance\|alu_LS:LS_Ex_unit_instance1 " "Elaborating entity \"alu_LS\" for hierarchy \"datapath:add_instance\|alu_LS:LS_Ex_unit_instance1\"" {  } { { "datapath.vhd" "LS_Ex_unit_instance1" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427290753 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dest_temp LS_Ex_Unit.vhd(67) " "VHDL Process Statement warning at LS_Ex_Unit.vhd(67): signal \"dest_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290755 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dest_temp LS_Ex_Unit.vhd(68) " "VHDL Process Statement warning at LS_Ex_Unit.vhd(68): signal \"dest_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290755 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C LS_Ex_Unit.vhd(53) " "VHDL Process Statement warning at LS_Ex_Unit.vhd(53): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290756 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z LS_Ex_Unit.vhd(53) " "VHDL Process Statement warning at LS_Ex_Unit.vhd(53): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290756 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest LS_Ex_Unit.vhd(53) " "VHDL Process Statement warning at LS_Ex_Unit.vhd(53): inferring latch(es) for signal or variable \"dest\", which holds its previous value in one or more paths through the process" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290756 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest_temp LS_Ex_Unit.vhd(53) " "VHDL Process Statement warning at LS_Ex_Unit.vhd(53): inferring latch(es) for signal or variable \"dest_temp\", which holds its previous value in one or more paths through the process" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290756 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[0\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest_temp\[0\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290757 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[1\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest_temp\[1\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290757 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[2\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest_temp\[2\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290757 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[3\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest_temp\[3\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290757 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[4\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest_temp\[4\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290757 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[5\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest_temp\[5\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290757 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[6\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest_temp\[6\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290757 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[7\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest_temp\[7\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290757 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[8\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest_temp\[8\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290757 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[9\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest_temp\[9\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290757 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[10\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest_temp\[10\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290757 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[11\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest_temp\[11\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290758 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[12\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest_temp\[12\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290758 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[13\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest_temp\[13\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290758 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[14\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest_temp\[14\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290758 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[15\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest_temp\[15\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290758 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[0\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest\[0\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290758 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[1\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest\[1\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290758 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[2\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest\[2\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290758 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[3\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest\[3\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290758 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[4\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest\[4\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290758 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[5\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest\[5\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290758 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[6\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest\[6\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290758 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[7\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest\[7\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290758 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[8\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest\[8\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290758 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[9\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest\[9\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290758 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[10\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest\[10\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290758 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[11\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest\[11\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290759 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[12\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest\[12\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290759 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[13\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest\[13\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290759 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[14\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest\[14\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290759 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[15\] LS_Ex_Unit.vhd(53) " "Inferred latch for \"dest\[15\]\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290759 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z LS_Ex_Unit.vhd(53) " "Inferred latch for \"Z\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290759 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C LS_Ex_Unit.vhd(53) " "Inferred latch for \"C\" at LS_Ex_Unit.vhd(53)" {  } { { "LS_Ex_Unit.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290759 "|DUT|datapath:add_instance|alu_LS:LS_Ex_unit_instance1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_Branch_Jump datapath:add_instance\|alu_Branch_Jump:Branch_Ex_unit_instance1 " "Elaborating entity \"alu_Branch_Jump\" for hierarchy \"datapath:add_instance\|alu_Branch_Jump:Branch_Ex_unit_instance1\"" {  } { { "datapath.vhd" "Branch_Ex_unit_instance1" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427290767 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_in Branch_Jump_Ex.vhd(69) " "VHDL Process Statement warning at Branch_Jump_Ex.vhd(69): signal \"PC_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290767 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm Branch_Jump_Ex.vhd(69) " "VHDL Process Statement warning at Branch_Jump_Ex.vhd(69): signal \"imm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290767 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_in Branch_Jump_Ex.vhd(71) " "VHDL Process Statement warning at Branch_Jump_Ex.vhd(71): signal \"PC_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290768 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "predicted_address Branch_Jump_Ex.vhd(76) " "VHDL Process Statement warning at Branch_Jump_Ex.vhd(76): signal \"predicted_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290768 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_in Branch_Jump_Ex.vhd(82) " "VHDL Process Statement warning at Branch_Jump_Ex.vhd(82): signal \"PC_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290768 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm Branch_Jump_Ex.vhd(82) " "VHDL Process Statement warning at Branch_Jump_Ex.vhd(82): signal \"imm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290768 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "predicted_address Branch_Jump_Ex.vhd(86) " "VHDL Process Statement warning at Branch_Jump_Ex.vhd(86): signal \"predicted_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290769 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C Branch_Jump_Ex.vhd(58) " "VHDL Process Statement warning at Branch_Jump_Ex.vhd(58): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290770 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z Branch_Jump_Ex.vhd(58) " "VHDL Process Statement warning at Branch_Jump_Ex.vhd(58): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290770 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest Branch_Jump_Ex.vhd(58) " "VHDL Process Statement warning at Branch_Jump_Ex.vhd(58): inferring latch(es) for signal or variable \"dest\", which holds its previous value in one or more paths through the process" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290770 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "actual_branch_addr Branch_Jump_Ex.vhd(58) " "VHDL Process Statement warning at Branch_Jump_Ex.vhd(58): inferring latch(es) for signal or variable \"actual_branch_addr\", which holds its previous value in one or more paths through the process" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290770 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_branch_addr\[0\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"actual_branch_addr\[0\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290773 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_branch_addr\[1\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"actual_branch_addr\[1\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290773 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_branch_addr\[2\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"actual_branch_addr\[2\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290773 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_branch_addr\[3\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"actual_branch_addr\[3\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290773 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_branch_addr\[4\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"actual_branch_addr\[4\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290773 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_branch_addr\[5\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"actual_branch_addr\[5\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290773 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_branch_addr\[6\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"actual_branch_addr\[6\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290773 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_branch_addr\[7\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"actual_branch_addr\[7\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290773 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_branch_addr\[8\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"actual_branch_addr\[8\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290773 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_branch_addr\[9\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"actual_branch_addr\[9\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290773 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_branch_addr\[10\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"actual_branch_addr\[10\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290774 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_branch_addr\[11\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"actual_branch_addr\[11\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290774 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_branch_addr\[12\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"actual_branch_addr\[12\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290774 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_branch_addr\[13\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"actual_branch_addr\[13\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290774 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_branch_addr\[14\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"actual_branch_addr\[14\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290774 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_branch_addr\[15\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"actual_branch_addr\[15\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290774 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[0\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"dest\[0\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290774 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[1\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"dest\[1\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290774 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[2\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"dest\[2\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290774 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[3\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"dest\[3\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290774 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[4\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"dest\[4\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290774 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[5\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"dest\[5\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290774 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[6\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"dest\[6\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290775 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[7\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"dest\[7\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290775 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[8\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"dest\[8\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290775 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[9\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"dest\[9\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290775 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[10\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"dest\[10\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290775 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[11\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"dest\[11\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290775 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[12\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"dest\[12\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290775 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[13\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"dest\[13\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290775 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[14\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"dest\[14\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290775 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[15\] Branch_Jump_Ex.vhd(58) " "Inferred latch for \"dest\[15\]\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290775 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z Branch_Jump_Ex.vhd(58) " "Inferred latch for \"Z\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290775 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C Branch_Jump_Ex.vhd(58) " "Inferred latch for \"C\" at Branch_Jump_Ex.vhd(58)" {  } { { "Branch_Jump_Ex.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290775 "|DUT|datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:add_instance\|alu:ADD_Ex_Unit_instance1 " "Elaborating entity \"alu\" for hierarchy \"datapath:add_instance\|alu:ADD_Ex_Unit_instance1\"" {  } { { "datapath.vhd" "ADD_Ex_Unit_instance1" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 1010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427290786 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(99) " "VHDL Process Statement warning at alu.vhdl(99): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290787 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(100) " "VHDL Process Statement warning at alu.vhdl(100): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290787 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(104) " "VHDL Process Statement warning at alu.vhdl(104): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290788 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(105) " "VHDL Process Statement warning at alu.vhdl(105): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290788 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(106) " "VHDL Process Statement warning at alu.vhdl(106): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290788 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp alu.vhdl(107) " "VHDL Process Statement warning at alu.vhdl(107): signal \"output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290788 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(117) " "VHDL Process Statement warning at alu.vhdl(117): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290788 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(118) " "VHDL Process Statement warning at alu.vhdl(118): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290788 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(119) " "VHDL Process Statement warning at alu.vhdl(119): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290788 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp alu.vhdl(120) " "VHDL Process Statement warning at alu.vhdl(120): signal \"output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290788 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(127) " "VHDL Process Statement warning at alu.vhdl(127): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290788 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(128) " "VHDL Process Statement warning at alu.vhdl(128): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290788 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(129) " "VHDL Process Statement warning at alu.vhdl(129): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290788 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp alu.vhdl(130) " "VHDL Process Statement warning at alu.vhdl(130): signal \"output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290788 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp alu.vhdl(137) " "VHDL Process Statement warning at alu.vhdl(137): signal \"output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290789 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp alu.vhdl(144) " "VHDL Process Statement warning at alu.vhdl(144): signal \"output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290789 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp alu.vhdl(157) " "VHDL Process Statement warning at alu.vhdl(157): signal \"output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290789 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C alu.vhdl(89) " "VHDL Process Statement warning at alu.vhdl(89): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290790 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z alu.vhdl(89) " "VHDL Process Statement warning at alu.vhdl(89): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290790 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output alu.vhdl(89) " "VHDL Process Statement warning at alu.vhdl(89): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290790 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output_temp alu.vhdl(89) " "VHDL Process Statement warning at alu.vhdl(89): inferring latch(es) for signal or variable \"output_temp\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670427290790 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[0\] alu.vhdl(89) " "Inferred latch for \"output_temp\[0\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290792 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[1\] alu.vhdl(89) " "Inferred latch for \"output_temp\[1\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290792 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[2\] alu.vhdl(89) " "Inferred latch for \"output_temp\[2\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290792 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[3\] alu.vhdl(89) " "Inferred latch for \"output_temp\[3\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290792 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[4\] alu.vhdl(89) " "Inferred latch for \"output_temp\[4\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290792 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[5\] alu.vhdl(89) " "Inferred latch for \"output_temp\[5\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290792 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[6\] alu.vhdl(89) " "Inferred latch for \"output_temp\[6\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290793 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[7\] alu.vhdl(89) " "Inferred latch for \"output_temp\[7\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290793 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[8\] alu.vhdl(89) " "Inferred latch for \"output_temp\[8\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290793 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[9\] alu.vhdl(89) " "Inferred latch for \"output_temp\[9\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290793 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[10\] alu.vhdl(89) " "Inferred latch for \"output_temp\[10\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290793 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[11\] alu.vhdl(89) " "Inferred latch for \"output_temp\[11\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290793 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[12\] alu.vhdl(89) " "Inferred latch for \"output_temp\[12\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290793 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[13\] alu.vhdl(89) " "Inferred latch for \"output_temp\[13\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290793 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[14\] alu.vhdl(89) " "Inferred latch for \"output_temp\[14\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290793 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[15\] alu.vhdl(89) " "Inferred latch for \"output_temp\[15\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290793 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] alu.vhdl(89) " "Inferred latch for \"output\[0\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290794 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] alu.vhdl(89) " "Inferred latch for \"output\[1\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290794 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] alu.vhdl(89) " "Inferred latch for \"output\[2\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290794 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] alu.vhdl(89) " "Inferred latch for \"output\[3\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290794 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] alu.vhdl(89) " "Inferred latch for \"output\[4\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290794 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] alu.vhdl(89) " "Inferred latch for \"output\[5\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290794 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] alu.vhdl(89) " "Inferred latch for \"output\[6\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290794 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] alu.vhdl(89) " "Inferred latch for \"output\[7\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290794 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] alu.vhdl(89) " "Inferred latch for \"output\[8\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290794 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] alu.vhdl(89) " "Inferred latch for \"output\[9\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290794 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] alu.vhdl(89) " "Inferred latch for \"output\[10\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290794 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] alu.vhdl(89) " "Inferred latch for \"output\[11\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290795 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] alu.vhdl(89) " "Inferred latch for \"output\[12\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290795 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] alu.vhdl(89) " "Inferred latch for \"output\[13\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290795 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] alu.vhdl(89) " "Inferred latch for \"output\[14\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290795 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] alu.vhdl(89) " "Inferred latch for \"output\[15\]\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290795 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu.vhdl(89) " "Inferred latch for \"Z\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290795 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C alu.vhdl(89) " "Inferred latch for \"C\" at alu.vhdl(89)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427290795 "|DUT|datapath:add_instance|alu:ADD_Ex_Unit_instance1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_rob_translator datapath:add_instance\|rs_rob_translator:rs_rob_translator1 " "Elaborating entity \"rs_rob_translator\" for hierarchy \"datapath:add_instance\|rs_rob_translator:rs_rob_translator1\"" {  } { { "datapath.vhd" "rs_rob_translator1" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 1046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427290804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROB datapath:add_instance\|ROB:re_order_buffer " "Elaborating entity \"ROB\" for hierarchy \"datapath:add_instance\|ROB:re_order_buffer\"" {  } { { "datapath.vhd" "re_order_buffer" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 1060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427290805 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "which_load ROB.vhdl(64) " "Verilog HDL or VHDL warning at ROB.vhdl(64): object \"which_load\" assigned a value but never read" {  } { { "ROB.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670427290899 "|DUT|datapath:add_instance|ROB:re_order_buffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rob_entry ROB.vhdl(80) " "VHDL Process Statement warning at ROB.vhdl(80): signal \"rob_entry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ROB.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670427290899 "|DUT|datapath:add_instance|ROB:re_order_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "res_station_updated datapath:add_instance\|res_station_updated:reservation_station " "Elaborating entity \"res_station_updated\" for hierarchy \"datapath:add_instance\|res_station_updated:reservation_station\"" {  } { { "datapath.vhd" "reservation_station" { Text "D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd" 1130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427290903 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new1 res_station_updated.vhd(111) " "Verilog HDL or VHDL warning at res_station_updated.vhd(111): object \"new1\" assigned a value but never read" {  } { { "res_station_updated.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/res_station_updated.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670427290909 "|DUT|datapath:add_instance|res_station_updated:reservation_station"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new2 res_station_updated.vhd(111) " "Verilog HDL or VHDL warning at res_station_updated.vhd(111): object \"new2\" assigned a value but never read" {  } { { "res_station_updated.vhd" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/res_station_updated.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670427290909 "|DUT|datapath:add_instance|res_station_updated:reservation_station"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[0\] VCC " "Pin \"output_vector\[0\]\" is stuck at VCC" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/DUT.vhdl" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670427318422 "|DUT|output_vector[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[1\] VCC " "Pin \"output_vector\[1\]\" is stuck at VCC" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/DUT.vhdl" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670427318422 "|DUT|output_vector[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670427318422 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[0\] " "No output dependent on input pin \"input_vector\[0\]\"" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/DUT.vhdl" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670427318426 "|DUT|input_vector[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[1\] " "No output dependent on input pin \"input_vector\[1\]\"" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/DUT.vhdl" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670427318426 "|DUT|input_vector[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670427318426 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670427318426 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670427318426 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670427318426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 135 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 135 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5086 " "Peak virtual memory: 5086 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670427318465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 21:05:18 2022 " "Processing ended: Wed Dec 07 21:05:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670427318465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670427318465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670427318465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427318465 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1670427319504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670427319504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 21:05:19 2022 " "Processing started: Wed Dec 07 21:05:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670427319504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670427319504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off OOO_Extra -c DUT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off OOO_Extra -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670427319504 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670427319553 ""}
{ "Info" "0" "" "Project  = OOO_Extra" {  } {  } 0 0 "Project  = OOO_Extra" 0 0 "Fitter" 0 0 1670427319554 ""}
{ "Info" "0" "" "Revision = DUT" {  } {  } 0 0 "Revision = DUT" 0 0 "Fitter" 0 0 1670427319554 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1670427319585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1670427319585 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DUT 5M1270ZF324C5 " "Selected device 5M1270ZF324C5 for design \"DUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670427319586 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670427319639 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670427319639 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670427319677 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1670427319680 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF324I5 " "Device 5M1270ZF324I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670427319735 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF324C5 " "Device 5M2210ZF324C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670427319735 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF324I5 " "Device 5M2210ZF324I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670427319735 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1670427319735 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 4 " "No exact pin location assignment(s) for 4 pins of 4 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1670427319753 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1670427319773 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670427319773 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1670427319774 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1670427319774 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1670427319774 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1670427319774 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1670427319774 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1670427319774 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670427319775 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670427319775 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1670427319782 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1670427319783 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1670427319783 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1670427319788 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1670427319791 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1670427319791 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1670427319791 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670427319791 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 2 2 0 " "Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 2 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1670427319792 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1670427319792 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1670427319792 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 68 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  68 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670427319792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 66 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670427319792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670427319792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 65 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670427319792 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1670427319792 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1670427319792 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670427319795 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1670427319797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670427319884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670427319895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670427319896 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670427319929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670427319929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670427319935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X21_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y14" {  } { { "loc" "" { Generic "D:/Desktop/GitHub/OOO-SuperScaler/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y14"} { { 12 { 0 ""} 11 0 11 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1670427320006 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670427320006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1670427320014 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1670427320014 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670427320014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670427320015 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1670427320022 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670427320026 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1670427320047 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/GitHub/OOO-SuperScaler/output_files/DUT.fit.smsg " "Generated suppressed messages file D:/Desktop/GitHub/OOO-SuperScaler/output_files/DUT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670427320067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5319 " "Peak virtual memory: 5319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670427320093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 21:05:20 2022 " "Processing ended: Wed Dec 07 21:05:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670427320093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670427320093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670427320093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670427320093 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670427320996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670427320996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 21:05:20 2022 " "Processing started: Wed Dec 07 21:05:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670427320996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670427320996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off OOO_Extra -c DUT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off OOO_Extra -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670427320996 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1670427321158 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1670427321203 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670427321206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670427321295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 21:05:21 2022 " "Processing ended: Wed Dec 07 21:05:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670427321295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670427321295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670427321295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670427321295 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670427321906 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670427322326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670427322326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 21:05:22 2022 " "Processing started: Wed Dec 07 21:05:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670427322326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670427322326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta OOO_Extra -c DUT " "Command: quartus_sta OOO_Extra -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670427322326 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670427322377 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670427322478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670427322478 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670427322531 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670427322531 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670427322582 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670427322603 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1670427322623 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670427322624 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1670427322624 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1670427322624 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670427322625 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1670427322628 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670427322631 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1670427322632 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670427322634 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670427322635 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670427322636 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670427322637 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670427322637 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1670427322638 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670427322642 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670427322642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670427322652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 21:05:22 2022 " "Processing ended: Wed Dec 07 21:05:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670427322652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670427322652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670427322652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670427322652 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1670427323529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670427323529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 21:05:23 2022 " "Processing started: Wed Dec 07 21:05:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670427323529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1670427323529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off OOO_Extra -c DUT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off OOO_Extra -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1670427323529 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1670427323754 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT.vho D:/Desktop/GitHub/OOO-SuperScaler/simulation/modelsim/ simulation " "Generated file DUT.vho in folder \"D:/Desktop/GitHub/OOO-SuperScaler/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1670427323785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670427323797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 21:05:23 2022 " "Processing ended: Wed Dec 07 21:05:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670427323797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670427323797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670427323797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1670427323797 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 147 s " "Quartus Prime Full Compilation was successful. 0 errors, 147 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1670427324393 ""}
