// Seed: 2594198606
module module_0;
  wire id_1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    input wand id_3,
    input uwire id_4,
    input uwire id_5,
    input wire id_6,
    input uwire id_7,
    input tri0 id_8,
    output wire id_9,
    output tri1 id_10,
    input uwire id_11,
    input tri1 id_12,
    output supply0 id_13,
    output wire id_14
);
  wire id_16;
  module_0();
  assign id_13 = 1'b0;
  always
    casez (1'd0)
      id_1: id_10 = id_4 - id_4;
    endcase
endmodule
