

================================================================
== Vitis HLS Report for 'ntt8192_int_product'
================================================================
* Date:           Thu Jan  6 11:31:07 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        ntt8192_int_product
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  2.028 ns|     0.68 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_153_1  |    16481|    16481|       100|          2|          1|  8192|       yes|
        |- VITIS_LOOP_173_1  |  1359872|  1359872|       167|        166|          1|  8192|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 100
  * Pipeline-1: initiation interval (II) = 166, depth = 167


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 343
* Pipeline : 2
  Pipeline-0 : II = 2, D = 100, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 }
  Pipeline-1 : II = 166, D = 167, States = { 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 106 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 6 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 343 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 176 
343 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.46>
ST_1 : Operation 344 [1/1] (1.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %a" [../HE_level_NTT_large_int_mul_src/ntt8192.cpp:40]   --->   Operation 344 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 345 [2/2] (0.46ns)   --->   "%call_ln24 = call void @ntt_ct_std2rev, i512 %gmem, i64 %a_read, i505 %ntt8192_omega_powers_rev_V" [../HE_level_NTT_large_int_mul_src/ntt8192.h:24]   --->   Operation 345 'call' 'call_ln24' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %a_read, i32 6, i32 63" [../HE_level_NTT_large_int_mul_src/ntt.cpp:153]   --->   Operation 346 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 347 [1/2] (0.00ns)   --->   "%call_ln24 = call void @ntt_ct_std2rev, i512 %gmem, i64 %a_read, i505 %ntt8192_omega_powers_rev_V" [../HE_level_NTT_large_int_mul_src/ntt8192.h:24]   --->   Operation 347 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.46>
ST_3 : Operation 348 [1/1] (1.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %b" [../HE_level_NTT_large_int_mul_src/ntt8192.cpp:40]   --->   Operation 348 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 349 [2/2] (0.46ns)   --->   "%call_ln24 = call void @ntt_ct_std2rev, i512 %gmem, i64 %b_read, i505 %ntt8192_omega_powers_rev_V" [../HE_level_NTT_large_int_mul_src/ntt8192.h:24]   --->   Operation 349 'call' 'call_ln24' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln153_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %b_read, i32 6, i32 63" [../HE_level_NTT_large_int_mul_src/ntt.cpp:153]   --->   Operation 350 'partselect' 'trunc_ln153_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.00>
ST_4 : Operation 351 [1/1] (1.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %c" [../HE_level_NTT_large_int_mul_src/ntt8192.cpp:40]   --->   Operation 351 'read' 'c_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 352 [1/2] (0.00ns)   --->   "%call_ln24 = call void @ntt_ct_std2rev, i512 %gmem, i64 %b_read, i505 %ntt8192_omega_powers_rev_V" [../HE_level_NTT_large_int_mul_src/ntt8192.h:24]   --->   Operation 352 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln153_2 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %c_read, i32 6, i32 63" [../HE_level_NTT_large_int_mul_src/ntt.cpp:153]   --->   Operation 353 'partselect' 'trunc_ln153_2' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.82>
ST_5 : Operation 354 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10"   --->   Operation 354 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 355 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 355 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 64, i32 0, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2"   --->   Operation 356 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 357 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 358 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_5, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_6, void @empty_18, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_12"   --->   Operation 358 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_12"   --->   Operation 359 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 360 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_5, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_6, void @empty_20, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_12"   --->   Operation 360 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_12"   --->   Operation 361 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 362 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_5, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_6, void @empty_11, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_12"   --->   Operation 362 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_12"   --->   Operation 363 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 364 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_6, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 364 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln153 = sext i58 %trunc_ln" [../HE_level_NTT_large_int_mul_src/ntt.cpp:153]   --->   Operation 365 'sext' 'sext_ln153' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln153_1 = sext i58 %trunc_ln153_1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:153]   --->   Operation 366 'sext' 'sext_ln153_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln153_2 = sext i58 %trunc_ln153_2" [../HE_level_NTT_large_int_mul_src/ntt.cpp:153]   --->   Operation 367 'sext' 'sext_ln153_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 368 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln153_2" [../HE_level_NTT_large_int_mul_src/ntt.cpp:153]   --->   Operation 368 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 369 [1/1] (1.82ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr, i32 8192" [../HE_level_NTT_large_int_mul_src/ntt.cpp:153]   --->   Operation 369 'writereq' 'empty' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 370 [1/1] (0.46ns)   --->   "%br_ln153 = br void %_ZL4modq6ap_intILi1024EE.exit.i" [../HE_level_NTT_large_int_mul_src/ntt.cpp:153]   --->   Operation 370 'br' 'br_ln153' <Predicate = true> <Delay = 0.46>

State 6 <SV = 5> <Delay = 1.33>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "%phi_ln153 = phi i14 %add_ln153, void %_ZL4modq6ap_intILi1024EE.exit.i.split, i14 0, void %.lr.ph.i" [../HE_level_NTT_large_int_mul_src/ntt.cpp:153]   --->   Operation 371 'phi' 'phi_ln153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 372 [1/1] (1.05ns)   --->   "%add_ln153 = add i14 %phi_ln153, i14 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:153]   --->   Operation 372 'add' 'add_ln153' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 373 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 374 [1/1] (0.00ns)   --->   "%empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 374 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 375 [1/1] (0.88ns)   --->   "%icmp_ln153 = icmp_eq  i14 %phi_ln153, i14 8192" [../HE_level_NTT_large_int_mul_src/ntt.cpp:153]   --->   Operation 375 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %_ZL4modq6ap_intILi1024EE.exit.i.split, void %_Z9mul_arrayP6ap_intILi512EE7ap_uintILi512EES1_S1_.exit" [../HE_level_NTT_large_int_mul_src/ntt.cpp:153]   --->   Operation 376 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 377 [1/1] (0.00ns)   --->   "%lftr_wideiv_cast = zext i14 %phi_ln153" [../HE_level_NTT_large_int_mul_src/ntt.cpp:153]   --->   Operation 377 'zext' 'lftr_wideiv_cast' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_6 : Operation 378 [1/1] (1.33ns)   --->   "%add_ln154 = add i59 %lftr_wideiv_cast, i59 %sext_ln153" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 378 'add' 'add_ln154' <Predicate = (!icmp_ln153)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 379 [1/1] (1.33ns)   --->   "%add_ln154_1 = add i59 %lftr_wideiv_cast, i59 %sext_ln153_1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 379 'add' 'add_ln154_1' <Predicate = (!icmp_ln153)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.82>
ST_7 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln154 = sext i59 %add_ln154" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 380 'sext' 'sext_ln154' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_7 : Operation 381 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i512 %gmem, i64 %sext_ln154" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 381 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_7 : Operation 382 [70/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 382 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 1.82>
ST_8 : Operation 383 [69/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 383 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln154_1 = sext i59 %add_ln154_1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 384 'sext' 'sext_ln154_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_8 : Operation 385 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i512 %gmem, i64 %sext_ln154_1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 385 'getelementptr' 'gmem_addr_8' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_8 : Operation 386 [70/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 386 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 1.82>
ST_9 : Operation 387 [68/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 387 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 388 [69/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 388 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 1.82>
ST_10 : Operation 389 [67/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 389 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 390 [68/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 390 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.82>
ST_11 : Operation 391 [66/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 391 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 392 [67/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 392 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.82>
ST_12 : Operation 393 [65/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 393 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 394 [66/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 394 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 1.82>
ST_13 : Operation 395 [64/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 395 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 396 [65/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 396 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 1.82>
ST_14 : Operation 397 [63/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 397 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 398 [64/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 398 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 1.82>
ST_15 : Operation 399 [62/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 399 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 400 [63/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 400 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 1.82>
ST_16 : Operation 401 [61/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 401 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 402 [62/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 402 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 1.82>
ST_17 : Operation 403 [60/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 403 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 404 [61/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 404 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 1.82>
ST_18 : Operation 405 [59/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 405 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 406 [60/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 406 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 1.82>
ST_19 : Operation 407 [58/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 407 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 408 [59/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 408 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 1.82>
ST_20 : Operation 409 [57/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 409 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 410 [58/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 410 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 1.82>
ST_21 : Operation 411 [56/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 411 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 412 [57/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 412 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 1.82>
ST_22 : Operation 413 [55/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 413 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 414 [56/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 414 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 1.82>
ST_23 : Operation 415 [54/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 415 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 416 [55/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 416 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 1.82>
ST_24 : Operation 417 [53/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 417 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 418 [54/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 418 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 1.82>
ST_25 : Operation 419 [52/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 419 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 420 [53/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 420 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 1.82>
ST_26 : Operation 421 [51/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 421 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 422 [52/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 422 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 1.82>
ST_27 : Operation 423 [50/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 423 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 424 [51/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 424 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 1.82>
ST_28 : Operation 425 [49/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 425 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 426 [50/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 426 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 1.82>
ST_29 : Operation 427 [48/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 427 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 428 [49/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 428 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 1.82>
ST_30 : Operation 429 [47/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 429 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 430 [48/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 430 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 1.82>
ST_31 : Operation 431 [46/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 431 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 432 [47/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 432 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 1.82>
ST_32 : Operation 433 [45/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 433 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 434 [46/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 434 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 1.82>
ST_33 : Operation 435 [44/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 435 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 436 [45/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 436 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 1.82>
ST_34 : Operation 437 [43/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 437 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 438 [44/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 438 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 1.82>
ST_35 : Operation 439 [42/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 439 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 440 [43/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 440 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 1.82>
ST_36 : Operation 441 [41/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 441 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 442 [42/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 442 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 1.82>
ST_37 : Operation 443 [40/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 443 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 444 [41/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 444 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 1.82>
ST_38 : Operation 445 [39/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 445 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 446 [40/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 446 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 1.82>
ST_39 : Operation 447 [38/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 447 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 448 [39/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 448 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 1.82>
ST_40 : Operation 449 [37/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 449 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 450 [38/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 450 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 1.82>
ST_41 : Operation 451 [36/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 451 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 452 [37/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 452 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 1.82>
ST_42 : Operation 453 [35/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 453 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 454 [36/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 454 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 1.82>
ST_43 : Operation 455 [34/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 455 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 456 [35/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 456 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 1.82>
ST_44 : Operation 457 [33/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 457 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 458 [34/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 458 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 1.82>
ST_45 : Operation 459 [32/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 459 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 460 [33/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 460 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 1.82>
ST_46 : Operation 461 [31/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 461 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 462 [32/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 462 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 1.82>
ST_47 : Operation 463 [30/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 463 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 464 [31/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 464 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 1.82>
ST_48 : Operation 465 [29/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 465 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 466 [30/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 466 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 1.82>
ST_49 : Operation 467 [28/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 467 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 468 [29/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 468 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 1.82>
ST_50 : Operation 469 [27/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 469 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 470 [28/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 470 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 1.82>
ST_51 : Operation 471 [26/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 471 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 472 [27/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 472 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 1.82>
ST_52 : Operation 473 [25/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 473 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 474 [26/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 474 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 1.82>
ST_53 : Operation 475 [24/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 475 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 476 [25/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 476 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 1.82>
ST_54 : Operation 477 [23/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 477 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 478 [24/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 478 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 1.82>
ST_55 : Operation 479 [22/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 479 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 480 [23/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 480 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 1.82>
ST_56 : Operation 481 [21/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 481 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 482 [22/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 482 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 1.82>
ST_57 : Operation 483 [20/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 483 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 484 [21/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 484 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 1.82>
ST_58 : Operation 485 [19/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 485 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 486 [20/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 486 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 1.82>
ST_59 : Operation 487 [18/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 487 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 488 [19/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 488 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 1.82>
ST_60 : Operation 489 [17/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 489 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 490 [18/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 490 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 1.82>
ST_61 : Operation 491 [16/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 491 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 492 [17/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 492 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 1.82>
ST_62 : Operation 493 [15/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 493 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 494 [16/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 494 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 1.82>
ST_63 : Operation 495 [14/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 495 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 496 [15/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 496 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 1.82>
ST_64 : Operation 497 [13/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 497 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 498 [14/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 498 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 1.82>
ST_65 : Operation 499 [12/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 499 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 500 [13/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 500 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 1.82>
ST_66 : Operation 501 [11/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 501 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 502 [12/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 502 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 1.82>
ST_67 : Operation 503 [10/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 503 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 504 [11/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 504 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 1.82>
ST_68 : Operation 505 [9/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 505 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 506 [10/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 506 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 1.82>
ST_69 : Operation 507 [8/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 507 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 508 [9/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 508 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 1.82>
ST_70 : Operation 509 [7/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 509 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 510 [8/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 510 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 1.82>
ST_71 : Operation 511 [6/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 511 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 512 [7/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 512 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 1.82>
ST_72 : Operation 513 [5/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 513 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 514 [6/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 514 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 1.82>
ST_73 : Operation 515 [4/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 515 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 516 [5/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 516 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 1.82>
ST_74 : Operation 517 [3/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 517 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 518 [4/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 518 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 1.82>
ST_75 : Operation 519 [2/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 519 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 520 [3/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 520 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 1.82>
ST_76 : Operation 521 [1/70] (1.82ns)   --->   "%x_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_7, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 521 'readreq' 'x_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 522 [2/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 522 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 1.82>
ST_77 : Operation 523 [1/1] (1.82ns)   --->   "%x_V = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_7" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 523 'read' 'x_V' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 524 [1/70] (1.82ns)   --->   "%y_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_8, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 524 'readreq' 'y_V_req' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 1.82>
ST_78 : Operation 525 [1/1] (1.82ns)   --->   "%y_V = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_8" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 525 'read' 'y_V' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 2.02>
ST_79 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i512 %x_V"   --->   Operation 526 'sext' 'sext_ln215' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_79 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i512 %y_V"   --->   Operation 527 'sext' 'sext_ln215_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_79 : Operation 528 [7/7] (2.02ns)   --->   "%ret = mul i1024 %sext_ln215_1, i1024 %sext_ln215"   --->   Operation 528 'mul' 'ret' <Predicate = (!icmp_ln153)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.02>
ST_80 : Operation 529 [6/7] (2.02ns)   --->   "%ret = mul i1024 %sext_ln215_1, i1024 %sext_ln215"   --->   Operation 529 'mul' 'ret' <Predicate = (!icmp_ln153)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.02>
ST_81 : Operation 530 [5/7] (2.02ns)   --->   "%ret = mul i1024 %sext_ln215_1, i1024 %sext_ln215"   --->   Operation 530 'mul' 'ret' <Predicate = (!icmp_ln153)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 2.02>
ST_82 : Operation 531 [4/7] (2.02ns)   --->   "%ret = mul i1024 %sext_ln215_1, i1024 %sext_ln215"   --->   Operation 531 'mul' 'ret' <Predicate = (!icmp_ln153)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.02>
ST_83 : Operation 532 [3/7] (2.02ns)   --->   "%ret = mul i1024 %sext_ln215_1, i1024 %sext_ln215"   --->   Operation 532 'mul' 'ret' <Predicate = (!icmp_ln153)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 2.02>
ST_84 : Operation 533 [2/7] (2.02ns)   --->   "%ret = mul i1024 %sext_ln215_1, i1024 %sext_ln215"   --->   Operation 533 'mul' 'ret' <Predicate = (!icmp_ln153)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 2.02>
ST_85 : Operation 534 [1/7] (2.02ns)   --->   "%ret = mul i1024 %sext_ln215_1, i1024 %sext_ln215"   --->   Operation 534 'mul' 'ret' <Predicate = (!icmp_ln153)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i1024 %ret"   --->   Operation 535 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln153)> <Delay = 0.00>

State 86 <SV = 85> <Delay = 2.02>
ST_86 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln1345 = sext i1024 %ret"   --->   Operation 536 'sext' 'sext_ln1345' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_86 : Operation 537 [7/7] (2.02ns)   --->   "%ret_22 = mul i1523 %sext_ln1345, i1523 209496995783604555531045821396103118003227338503580001329650653043847119641592731339048731568541382678822228862390710833850959155081118836988764068315139"   --->   Operation 537 'mul' 'ret_22' <Predicate = (!icmp_ln153)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 2.02>
ST_87 : Operation 538 [6/7] (2.02ns)   --->   "%ret_22 = mul i1523 %sext_ln1345, i1523 209496995783604555531045821396103118003227338503580001329650653043847119641592731339048731568541382678822228862390710833850959155081118836988764068315139"   --->   Operation 538 'mul' 'ret_22' <Predicate = (!icmp_ln153)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 2.02>
ST_88 : Operation 539 [5/7] (2.02ns)   --->   "%ret_22 = mul i1523 %sext_ln1345, i1523 209496995783604555531045821396103118003227338503580001329650653043847119641592731339048731568541382678822228862390710833850959155081118836988764068315139"   --->   Operation 539 'mul' 'ret_22' <Predicate = (!icmp_ln153)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 2.02>
ST_89 : Operation 540 [4/7] (2.02ns)   --->   "%ret_22 = mul i1523 %sext_ln1345, i1523 209496995783604555531045821396103118003227338503580001329650653043847119641592731339048731568541382678822228862390710833850959155081118836988764068315139"   --->   Operation 540 'mul' 'ret_22' <Predicate = (!icmp_ln153)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 2.02>
ST_90 : Operation 541 [3/7] (2.02ns)   --->   "%ret_22 = mul i1523 %sext_ln1345, i1523 209496995783604555531045821396103118003227338503580001329650653043847119641592731339048731568541382678822228862390710833850959155081118836988764068315139"   --->   Operation 541 'mul' 'ret_22' <Predicate = (!icmp_ln153)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 2.02>
ST_91 : Operation 542 [2/7] (2.02ns)   --->   "%ret_22 = mul i1523 %sext_ln1345, i1523 209496995783604555531045821396103118003227338503580001329650653043847119641592731339048731568541382678822228862390710833850959155081118836988764068315139"   --->   Operation 542 'mul' 'ret_22' <Predicate = (!icmp_ln153)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 2.02>
ST_92 : Operation 543 [1/7] (2.02ns)   --->   "%ret_22 = mul i1523 %sext_ln1345, i1523 209496995783604555531045821396103118003227338503580001329650653043847119641592731339048731568541382678822228862390710833850959155081118836988764068315139"   --->   Operation 543 'mul' 'ret_22' <Predicate = (!icmp_ln153)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 544 [1/1] (0.00ns)   --->   "%trunc_ln69_s = partselect i513 @_ssdm_op_PartSelect.i513.i1523.i32.i32, i1523 %ret_22, i32 1010, i32 1522"   --->   Operation 544 'partselect' 'trunc_ln69_s' <Predicate = (!icmp_ln153)> <Delay = 0.00>

State 93 <SV = 92> <Delay = 2.02>
ST_93 : Operation 545 [7/7] (2.02ns)   --->   "%mul_ln69 = mul i513 %trunc_ln69_s, i513 26763241609378418786560969814394006345945452301924591634095171039484741504414838863141054529671979845566751439513617114440788540804102158476681875843710975"   --->   Operation 545 'mul' 'mul_ln69' <Predicate = (!icmp_ln153)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 2.02>
ST_94 : Operation 546 [6/7] (2.02ns)   --->   "%mul_ln69 = mul i513 %trunc_ln69_s, i513 26763241609378418786560969814394006345945452301924591634095171039484741504414838863141054529671979845566751439513617114440788540804102158476681875843710975"   --->   Operation 546 'mul' 'mul_ln69' <Predicate = (!icmp_ln153)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 2.02>
ST_95 : Operation 547 [5/7] (2.02ns)   --->   "%mul_ln69 = mul i513 %trunc_ln69_s, i513 26763241609378418786560969814394006345945452301924591634095171039484741504414838863141054529671979845566751439513617114440788540804102158476681875843710975"   --->   Operation 547 'mul' 'mul_ln69' <Predicate = (!icmp_ln153)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 2.02>
ST_96 : Operation 548 [4/7] (2.02ns)   --->   "%mul_ln69 = mul i513 %trunc_ln69_s, i513 26763241609378418786560969814394006345945452301924591634095171039484741504414838863141054529671979845566751439513617114440788540804102158476681875843710975"   --->   Operation 548 'mul' 'mul_ln69' <Predicate = (!icmp_ln153)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 2.02>
ST_97 : Operation 549 [3/7] (2.02ns)   --->   "%mul_ln69 = mul i513 %trunc_ln69_s, i513 26763241609378418786560969814394006345945452301924591634095171039484741504414838863141054529671979845566751439513617114440788540804102158476681875843710975"   --->   Operation 549 'mul' 'mul_ln69' <Predicate = (!icmp_ln153)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 2.02>
ST_98 : Operation 550 [2/7] (2.02ns)   --->   "%mul_ln69 = mul i513 %trunc_ln69_s, i513 26763241609378418786560969814394006345945452301924591634095171039484741504414838863141054529671979845566751439513617114440788540804102158476681875843710975"   --->   Operation 550 'mul' 'mul_ln69' <Predicate = (!icmp_ln153)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 2.02>
ST_99 : Operation 551 [1/7] (2.02ns)   --->   "%mul_ln69 = mul i513 %trunc_ln69_s, i513 26763241609378418786560969814394006345945452301924591634095171039484741504414838863141054529671979845566751439513617114440788540804102158476681875843710975"   --->   Operation 551 'mul' 'mul_ln69' <Predicate = (!icmp_ln153)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 1.30>
ST_100 : Operation 552 [2/2] (1.30ns)   --->   "%res1 = add i513 %mul_ln69, i513 %trunc_ln69"   --->   Operation 552 'add' 'res1' <Predicate = (!icmp_ln153)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 1.30>
ST_101 : Operation 553 [1/2] (1.30ns)   --->   "%res1 = add i513 %mul_ln69, i513 %trunc_ln69"   --->   Operation 553 'add' 'res1' <Predicate = (!icmp_ln153)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 554 [1/1] (0.00ns)   --->   "%res2_V_7 = trunc i513 %res1"   --->   Operation 554 'trunc' 'res2_V_7' <Predicate = (!icmp_ln153)> <Delay = 0.00>

State 102 <SV = 101> <Delay = 1.46>
ST_102 : Operation 555 [1/1] (1.46ns)   --->   "%icmp_ln886 = icmp_sgt  i513 %res1, i513 52374250506775412587080182017685909013279339260195121351951847958786555732255090462694066661827009813312276859354987266719224819790981416185422168457217"   --->   Operation 555 'icmp' 'icmp_ln886' <Predicate = (!icmp_ln153)> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 556 [2/2] (1.30ns)   --->   "%res2_V = add i512 %res2_V_7, i512 13355433679435821686986944816188160218466086481332198256371609595762977474341291886339180231505076417876719581327131063587034657992155588530248226837626879"   --->   Operation 556 'add' 'res2_V' <Predicate = (!icmp_ln153)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 1.30>
ST_103 : Operation 557 [1/2] (1.30ns)   --->   "%res2_V = add i512 %res2_V_7, i512 13355433679435821686986944816188160218466086481332198256371609595762977474341291886339180231505076417876719581327131063587034657992155588530248226837626879"   --->   Operation 557 'add' 'res2_V' <Predicate = (!icmp_ln153)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 0.60>
ST_104 : Operation 558 [1/1] (0.60ns)   --->   "%res2_V_8 = select i1 %icmp_ln886, i512 %res2_V, i512 %res2_V_7" [../HE_level_NTT_large_int_mul_src/ntt.cpp:124]   --->   Operation 558 'select' 'res2_V_8' <Predicate = (!icmp_ln153)> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 105 <SV = 104> <Delay = 1.82>
ST_105 : Operation 559 [1/1] (0.00ns)   --->   "%specloopname_ln151 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [../HE_level_NTT_large_int_mul_src/ntt.cpp:151]   --->   Operation 559 'specloopname' 'specloopname_ln151' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_105 : Operation 560 [1/1] (1.82ns)   --->   "%write_ln154 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr, i512 %res2_V_8, i64 18446744073709551615" [../HE_level_NTT_large_int_mul_src/ntt.cpp:154]   --->   Operation 560 'write' 'write_ln154' <Predicate = (!icmp_ln153)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 561 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZL4modq6ap_intILi1024EE.exit.i"   --->   Operation 561 'br' 'br_ln0' <Predicate = (!icmp_ln153)> <Delay = 0.00>

State 106 <SV = 6> <Delay = 1.82>
ST_106 : Operation 562 [68/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 562 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 7> <Delay = 1.82>
ST_107 : Operation 563 [67/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 563 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 8> <Delay = 1.82>
ST_108 : Operation 564 [66/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 564 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 9> <Delay = 1.82>
ST_109 : Operation 565 [65/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 565 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 10> <Delay = 1.82>
ST_110 : Operation 566 [64/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 566 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 11> <Delay = 1.82>
ST_111 : Operation 567 [63/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 567 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 12> <Delay = 1.82>
ST_112 : Operation 568 [62/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 568 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 13> <Delay = 1.82>
ST_113 : Operation 569 [61/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 569 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 14> <Delay = 1.82>
ST_114 : Operation 570 [60/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 570 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 15> <Delay = 1.82>
ST_115 : Operation 571 [59/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 571 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 16> <Delay = 1.82>
ST_116 : Operation 572 [58/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 572 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 17> <Delay = 1.82>
ST_117 : Operation 573 [57/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 573 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 18> <Delay = 1.82>
ST_118 : Operation 574 [56/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 574 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 19> <Delay = 1.82>
ST_119 : Operation 575 [55/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 575 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 20> <Delay = 1.82>
ST_120 : Operation 576 [54/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 576 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 21> <Delay = 1.82>
ST_121 : Operation 577 [53/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 577 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 22> <Delay = 1.82>
ST_122 : Operation 578 [52/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 578 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 23> <Delay = 1.82>
ST_123 : Operation 579 [51/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 579 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 24> <Delay = 1.82>
ST_124 : Operation 580 [50/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 580 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 25> <Delay = 1.82>
ST_125 : Operation 581 [49/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 581 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 26> <Delay = 1.82>
ST_126 : Operation 582 [48/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 582 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 27> <Delay = 1.82>
ST_127 : Operation 583 [47/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 583 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 28> <Delay = 1.82>
ST_128 : Operation 584 [46/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 584 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 29> <Delay = 1.82>
ST_129 : Operation 585 [45/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 585 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 30> <Delay = 1.82>
ST_130 : Operation 586 [44/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 586 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 31> <Delay = 1.82>
ST_131 : Operation 587 [43/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 587 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 32> <Delay = 1.82>
ST_132 : Operation 588 [42/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 588 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 33> <Delay = 1.82>
ST_133 : Operation 589 [41/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 589 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 34> <Delay = 1.82>
ST_134 : Operation 590 [40/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 590 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 35> <Delay = 1.82>
ST_135 : Operation 591 [39/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 591 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 36> <Delay = 1.82>
ST_136 : Operation 592 [38/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 592 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 37> <Delay = 1.82>
ST_137 : Operation 593 [37/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 593 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 38> <Delay = 1.82>
ST_138 : Operation 594 [36/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 594 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 39> <Delay = 1.82>
ST_139 : Operation 595 [35/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 595 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 40> <Delay = 1.82>
ST_140 : Operation 596 [34/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 596 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 41> <Delay = 1.82>
ST_141 : Operation 597 [33/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 597 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 42> <Delay = 1.82>
ST_142 : Operation 598 [32/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 598 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 43> <Delay = 1.82>
ST_143 : Operation 599 [31/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 599 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 44> <Delay = 1.82>
ST_144 : Operation 600 [30/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 600 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 45> <Delay = 1.82>
ST_145 : Operation 601 [29/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 601 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 46> <Delay = 1.82>
ST_146 : Operation 602 [28/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 602 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 47> <Delay = 1.82>
ST_147 : Operation 603 [27/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 603 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 48> <Delay = 1.82>
ST_148 : Operation 604 [26/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 604 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 49> <Delay = 1.82>
ST_149 : Operation 605 [25/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 605 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 50> <Delay = 1.82>
ST_150 : Operation 606 [24/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 606 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 51> <Delay = 1.82>
ST_151 : Operation 607 [23/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 607 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 52> <Delay = 1.82>
ST_152 : Operation 608 [22/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 608 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 53> <Delay = 1.82>
ST_153 : Operation 609 [21/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 609 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 54> <Delay = 1.82>
ST_154 : Operation 610 [20/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 610 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 55> <Delay = 1.82>
ST_155 : Operation 611 [19/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 611 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 56> <Delay = 1.82>
ST_156 : Operation 612 [18/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 612 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 57> <Delay = 1.82>
ST_157 : Operation 613 [17/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 613 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 58> <Delay = 1.82>
ST_158 : Operation 614 [16/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 614 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 59> <Delay = 1.82>
ST_159 : Operation 615 [15/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 615 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 160 <SV = 60> <Delay = 1.82>
ST_160 : Operation 616 [14/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 616 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 61> <Delay = 1.82>
ST_161 : Operation 617 [13/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 617 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 62> <Delay = 1.82>
ST_162 : Operation 618 [12/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 618 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 163 <SV = 63> <Delay = 1.82>
ST_163 : Operation 619 [11/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 619 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 164 <SV = 64> <Delay = 1.82>
ST_164 : Operation 620 [10/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 620 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 165 <SV = 65> <Delay = 1.82>
ST_165 : Operation 621 [9/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 621 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 166 <SV = 66> <Delay = 1.82>
ST_166 : Operation 622 [8/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 622 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 67> <Delay = 1.82>
ST_167 : Operation 623 [7/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 623 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 68> <Delay = 1.82>
ST_168 : Operation 624 [6/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 624 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 69> <Delay = 1.82>
ST_169 : Operation 625 [5/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 625 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 70> <Delay = 1.82>
ST_170 : Operation 626 [4/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 626 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 71> <Delay = 1.82>
ST_171 : Operation 627 [3/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 627 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 172 <SV = 72> <Delay = 1.82>
ST_172 : Operation 628 [2/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 628 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 173 <SV = 73> <Delay = 1.82>
ST_173 : Operation 629 [1/68] (1.82ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../HE_level_NTT_large_int_mul_src/ntt8192.h:28]   --->   Operation 629 'writeresp' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 174 <SV = 74> <Delay = 0.00>
ST_174 : Operation 630 [2/2] (0.00ns)   --->   "%call_ln29 = call void @ntt_ct_rev2std, i512 %gmem, i64 %c_read, i505 %ntt8192_inv_omega_powers_V" [../HE_level_NTT_large_int_mul_src/ntt8192.h:29]   --->   Operation 630 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 175 <SV = 75> <Delay = 0.46>
ST_175 : Operation 631 [1/2] (0.00ns)   --->   "%call_ln29 = call void @ntt_ct_rev2std, i512 %gmem, i64 %c_read, i505 %ntt8192_inv_omega_powers_V" [../HE_level_NTT_large_int_mul_src/ntt8192.h:29]   --->   Operation 631 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_175 : Operation 632 [1/1] (0.46ns)   --->   "%br_ln173 = br void %_ZL4modq6ap_intILi1024EE.exit.i67" [../HE_level_NTT_large_int_mul_src/ntt.cpp:173]   --->   Operation 632 'br' 'br_ln173' <Predicate = true> <Delay = 0.46>

State 176 <SV = 76> <Delay = 1.36>
ST_176 : Operation 633 [1/1] (0.00ns)   --->   "%i_V = phi i14 0, void %_Z9mul_arrayP6ap_intILi512EE7ap_uintILi512EES1_S1_.exit, i14 %i_V_1, void %_ZL4modq6ap_intILi1024EE.exit.i67.split"   --->   Operation 633 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 634 [1/1] (1.05ns)   --->   "%i_V_1 = add i14 %i_V, i14 1"   --->   Operation 634 'add' 'i_V_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 635 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 635 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 636 [1/1] (0.88ns)   --->   "%icmp_ln878 = icmp_eq  i14 %i_V, i14 8192"   --->   Operation 636 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 637 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 637 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 638 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %icmp_ln878, void %_ZL4modq6ap_intILi1024EE.exit.i67.split, void %_Z16scalar_mul_arrayP6ap_intILi512EE7ap_uintILi512EES0_.exit" [../HE_level_NTT_large_int_mul_src/ntt.cpp:173]   --->   Operation 638 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i14 %i_V" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 639 'trunc' 'trunc_ln174' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_176 : Operation 640 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i13.i6, i13 %trunc_ln174, i6 0" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 640 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_176 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i19 %shl_ln" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 641 'zext' 'zext_ln174' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_176 : Operation 642 [1/1] (1.36ns)   --->   "%add_ln174 = add i64 %zext_ln174, i64 %c_read" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 642 'add' 'add_ln174' <Predicate = (!icmp_ln878)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln174, i32 6, i32 63" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 643 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 177 <SV = 77> <Delay = 1.82>
ST_177 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i58 %trunc_ln1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 644 'sext' 'sext_ln174' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_177 : Operation 645 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i512 %gmem, i64 %sext_ln174" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 645 'getelementptr' 'gmem_addr_9' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_177 : Operation 646 [70/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 646 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 178 <SV = 78> <Delay = 1.82>
ST_178 : Operation 647 [69/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 647 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 179 <SV = 79> <Delay = 1.82>
ST_179 : Operation 648 [68/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 648 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 180 <SV = 80> <Delay = 1.82>
ST_180 : Operation 649 [67/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 649 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 181 <SV = 81> <Delay = 1.82>
ST_181 : Operation 650 [66/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 650 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 182 <SV = 82> <Delay = 1.82>
ST_182 : Operation 651 [65/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 651 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 183 <SV = 83> <Delay = 1.82>
ST_183 : Operation 652 [64/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 652 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 184 <SV = 84> <Delay = 1.82>
ST_184 : Operation 653 [63/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 653 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 185 <SV = 85> <Delay = 1.82>
ST_185 : Operation 654 [62/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 654 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 186 <SV = 86> <Delay = 1.82>
ST_186 : Operation 655 [61/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 655 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 187 <SV = 87> <Delay = 1.82>
ST_187 : Operation 656 [60/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 656 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 188 <SV = 88> <Delay = 1.82>
ST_188 : Operation 657 [59/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 657 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 189 <SV = 89> <Delay = 1.82>
ST_189 : Operation 658 [58/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 658 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 190 <SV = 90> <Delay = 1.82>
ST_190 : Operation 659 [57/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 659 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 191 <SV = 91> <Delay = 1.82>
ST_191 : Operation 660 [56/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 660 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 192 <SV = 92> <Delay = 1.82>
ST_192 : Operation 661 [55/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 661 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 193 <SV = 93> <Delay = 1.82>
ST_193 : Operation 662 [54/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 662 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 194 <SV = 94> <Delay = 1.82>
ST_194 : Operation 663 [53/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 663 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 95> <Delay = 1.82>
ST_195 : Operation 664 [52/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 664 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 196 <SV = 96> <Delay = 1.82>
ST_196 : Operation 665 [51/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 665 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 197 <SV = 97> <Delay = 1.82>
ST_197 : Operation 666 [50/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 666 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 198 <SV = 98> <Delay = 1.82>
ST_198 : Operation 667 [49/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 667 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 199 <SV = 99> <Delay = 1.82>
ST_199 : Operation 668 [48/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 668 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 200 <SV = 100> <Delay = 1.82>
ST_200 : Operation 669 [47/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 669 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 201 <SV = 101> <Delay = 1.82>
ST_201 : Operation 670 [46/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 670 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 202 <SV = 102> <Delay = 1.82>
ST_202 : Operation 671 [45/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 671 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 203 <SV = 103> <Delay = 1.82>
ST_203 : Operation 672 [44/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 672 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 204 <SV = 104> <Delay = 1.82>
ST_204 : Operation 673 [43/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 673 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 205 <SV = 105> <Delay = 1.82>
ST_205 : Operation 674 [42/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 674 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 206 <SV = 106> <Delay = 1.82>
ST_206 : Operation 675 [41/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 675 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 207 <SV = 107> <Delay = 1.82>
ST_207 : Operation 676 [40/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 676 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 208 <SV = 108> <Delay = 1.82>
ST_208 : Operation 677 [39/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 677 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 209 <SV = 109> <Delay = 1.82>
ST_209 : Operation 678 [38/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 678 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 210 <SV = 110> <Delay = 1.82>
ST_210 : Operation 679 [37/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 679 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 211 <SV = 111> <Delay = 1.82>
ST_211 : Operation 680 [36/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 680 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 212 <SV = 112> <Delay = 1.82>
ST_212 : Operation 681 [35/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 681 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 213 <SV = 113> <Delay = 1.82>
ST_213 : Operation 682 [34/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 682 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 214 <SV = 114> <Delay = 1.82>
ST_214 : Operation 683 [33/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 683 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 215 <SV = 115> <Delay = 1.82>
ST_215 : Operation 684 [32/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 684 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 216 <SV = 116> <Delay = 1.82>
ST_216 : Operation 685 [31/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 685 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 217 <SV = 117> <Delay = 1.82>
ST_217 : Operation 686 [30/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 686 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 218 <SV = 118> <Delay = 1.82>
ST_218 : Operation 687 [29/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 687 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 219 <SV = 119> <Delay = 1.82>
ST_219 : Operation 688 [28/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 688 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 220 <SV = 120> <Delay = 1.82>
ST_220 : Operation 689 [27/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 689 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 221 <SV = 121> <Delay = 1.82>
ST_221 : Operation 690 [26/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 690 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 222 <SV = 122> <Delay = 1.82>
ST_222 : Operation 691 [25/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 691 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 223 <SV = 123> <Delay = 1.82>
ST_223 : Operation 692 [24/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 692 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 224 <SV = 124> <Delay = 1.82>
ST_224 : Operation 693 [23/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 693 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 225 <SV = 125> <Delay = 1.82>
ST_225 : Operation 694 [22/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 694 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 226 <SV = 126> <Delay = 1.82>
ST_226 : Operation 695 [21/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 695 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 227 <SV = 127> <Delay = 1.82>
ST_227 : Operation 696 [20/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 696 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 228 <SV = 128> <Delay = 1.82>
ST_228 : Operation 697 [19/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 697 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 229 <SV = 129> <Delay = 1.82>
ST_229 : Operation 698 [18/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 698 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 230 <SV = 130> <Delay = 1.82>
ST_230 : Operation 699 [17/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 699 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 231 <SV = 131> <Delay = 1.82>
ST_231 : Operation 700 [16/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 700 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 232 <SV = 132> <Delay = 1.82>
ST_232 : Operation 701 [15/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 701 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 233 <SV = 133> <Delay = 1.82>
ST_233 : Operation 702 [14/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 702 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 234 <SV = 134> <Delay = 1.82>
ST_234 : Operation 703 [13/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 703 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 235 <SV = 135> <Delay = 1.82>
ST_235 : Operation 704 [12/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 704 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 236 <SV = 136> <Delay = 1.82>
ST_236 : Operation 705 [11/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 705 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 237 <SV = 137> <Delay = 1.82>
ST_237 : Operation 706 [10/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 706 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 238 <SV = 138> <Delay = 1.82>
ST_238 : Operation 707 [9/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 707 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 239 <SV = 139> <Delay = 1.82>
ST_239 : Operation 708 [8/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 708 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 240 <SV = 140> <Delay = 1.82>
ST_240 : Operation 709 [7/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 709 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 241 <SV = 141> <Delay = 1.82>
ST_241 : Operation 710 [6/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 710 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 242 <SV = 142> <Delay = 1.82>
ST_242 : Operation 711 [5/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 711 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 243 <SV = 143> <Delay = 1.82>
ST_243 : Operation 712 [4/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 712 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 244 <SV = 144> <Delay = 1.82>
ST_244 : Operation 713 [3/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 713 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 245 <SV = 145> <Delay = 1.82>
ST_245 : Operation 714 [2/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 714 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 246 <SV = 146> <Delay = 1.82>
ST_246 : Operation 715 [1/70] (1.82ns)   --->   "%x_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 715 'readreq' 'x_V_3_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 247 <SV = 147> <Delay = 1.82>
ST_247 : Operation 716 [1/1] (1.82ns)   --->   "%x_V_3 = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 716 'read' 'x_V_3' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 248 <SV = 148> <Delay = 2.02>
ST_248 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln1345_3 = sext i512 %x_V_3"   --->   Operation 717 'sext' 'sext_ln1345_3' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_248 : Operation 718 [7/7] (2.02ns)   --->   "%ret_23 = mul i1016 %sext_ln1345_3, i1016 52367857165649097229098360706404453213839241684601835814677439774221274170276055417471569827517704758403425263058679284875142883167471774899266721415169"   --->   Operation 718 'mul' 'ret_23' <Predicate = (!icmp_ln878)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 149> <Delay = 2.02>
ST_249 : Operation 719 [6/7] (2.02ns)   --->   "%ret_23 = mul i1016 %sext_ln1345_3, i1016 52367857165649097229098360706404453213839241684601835814677439774221274170276055417471569827517704758403425263058679284875142883167471774899266721415169"   --->   Operation 719 'mul' 'ret_23' <Predicate = (!icmp_ln878)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 150> <Delay = 2.02>
ST_250 : Operation 720 [5/7] (2.02ns)   --->   "%ret_23 = mul i1016 %sext_ln1345_3, i1016 52367857165649097229098360706404453213839241684601835814677439774221274170276055417471569827517704758403425263058679284875142883167471774899266721415169"   --->   Operation 720 'mul' 'ret_23' <Predicate = (!icmp_ln878)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 151> <Delay = 2.02>
ST_251 : Operation 721 [4/7] (2.02ns)   --->   "%ret_23 = mul i1016 %sext_ln1345_3, i1016 52367857165649097229098360706404453213839241684601835814677439774221274170276055417471569827517704758403425263058679284875142883167471774899266721415169"   --->   Operation 721 'mul' 'ret_23' <Predicate = (!icmp_ln878)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 152> <Delay = 2.02>
ST_252 : Operation 722 [3/7] (2.02ns)   --->   "%ret_23 = mul i1016 %sext_ln1345_3, i1016 52367857165649097229098360706404453213839241684601835814677439774221274170276055417471569827517704758403425263058679284875142883167471774899266721415169"   --->   Operation 722 'mul' 'ret_23' <Predicate = (!icmp_ln878)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 153> <Delay = 2.02>
ST_253 : Operation 723 [2/7] (2.02ns)   --->   "%ret_23 = mul i1016 %sext_ln1345_3, i1016 52367857165649097229098360706404453213839241684601835814677439774221274170276055417471569827517704758403425263058679284875142883167471774899266721415169"   --->   Operation 723 'mul' 'ret_23' <Predicate = (!icmp_ln878)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 154> <Delay = 2.02>
ST_254 : Operation 724 [1/7] (2.02ns)   --->   "%ret_23 = mul i1016 %sext_ln1345_3, i1016 52367857165649097229098360706404453213839241684601835814677439774221274170276055417471569827517704758403425263058679284875142883167471774899266721415169"   --->   Operation 724 'mul' 'ret_23' <Predicate = (!icmp_ln878)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 725 [1/1] (0.00ns)   --->   "%trunc_ln69_11 = trunc i1016 %ret_23"   --->   Operation 725 'trunc' 'trunc_ln69_11' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 255 <SV = 155> <Delay = 2.02>
ST_255 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln1345_4 = sext i1016 %ret_23"   --->   Operation 726 'sext' 'sext_ln1345_4' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_255 : Operation 727 [7/7] (2.02ns)   --->   "%ret_24 = mul i1522 %sext_ln1345_4, i1522 209496995783604555531045821396103118003227338503580001329650653043847119641592731339048731568541382678822228862390710833850959155081118836988764068315139"   --->   Operation 727 'mul' 'ret_24' <Predicate = (!icmp_ln878)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 156> <Delay = 2.02>
ST_256 : Operation 728 [6/7] (2.02ns)   --->   "%ret_24 = mul i1522 %sext_ln1345_4, i1522 209496995783604555531045821396103118003227338503580001329650653043847119641592731339048731568541382678822228862390710833850959155081118836988764068315139"   --->   Operation 728 'mul' 'ret_24' <Predicate = (!icmp_ln878)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 157> <Delay = 2.02>
ST_257 : Operation 729 [5/7] (2.02ns)   --->   "%ret_24 = mul i1522 %sext_ln1345_4, i1522 209496995783604555531045821396103118003227338503580001329650653043847119641592731339048731568541382678822228862390710833850959155081118836988764068315139"   --->   Operation 729 'mul' 'ret_24' <Predicate = (!icmp_ln878)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 158> <Delay = 2.02>
ST_258 : Operation 730 [4/7] (2.02ns)   --->   "%ret_24 = mul i1522 %sext_ln1345_4, i1522 209496995783604555531045821396103118003227338503580001329650653043847119641592731339048731568541382678822228862390710833850959155081118836988764068315139"   --->   Operation 730 'mul' 'ret_24' <Predicate = (!icmp_ln878)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 159> <Delay = 2.02>
ST_259 : Operation 731 [3/7] (2.02ns)   --->   "%ret_24 = mul i1522 %sext_ln1345_4, i1522 209496995783604555531045821396103118003227338503580001329650653043847119641592731339048731568541382678822228862390710833850959155081118836988764068315139"   --->   Operation 731 'mul' 'ret_24' <Predicate = (!icmp_ln878)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 160> <Delay = 2.02>
ST_260 : Operation 732 [2/7] (2.02ns)   --->   "%ret_24 = mul i1522 %sext_ln1345_4, i1522 209496995783604555531045821396103118003227338503580001329650653043847119641592731339048731568541382678822228862390710833850959155081118836988764068315139"   --->   Operation 732 'mul' 'ret_24' <Predicate = (!icmp_ln878)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 161> <Delay = 2.02>
ST_261 : Operation 733 [1/7] (2.02ns)   --->   "%ret_24 = mul i1522 %sext_ln1345_4, i1522 209496995783604555531045821396103118003227338503580001329650653043847119641592731339048731568541382678822228862390710833850959155081118836988764068315139"   --->   Operation 733 'mul' 'ret_24' <Predicate = (!icmp_ln878)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 734 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i512 @_ssdm_op_PartSelect.i512.i1522.i32.i32, i1522 %ret_24, i32 1010, i32 1521"   --->   Operation 734 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 262 <SV = 162> <Delay = 2.02>
ST_262 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln1497 = sext i512 %trunc_ln2"   --->   Operation 735 'sext' 'sext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_262 : Operation 736 [7/7] (2.02ns)   --->   "%mul_ln69_1 = mul i513 %sext_ln1497, i513 26763241609378418786560969814394006345945452301924591634095171039484741504414838863141054529671979845566751439513617114440788540804102158476681875843710975"   --->   Operation 736 'mul' 'mul_ln69_1' <Predicate = (!icmp_ln878)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 163> <Delay = 2.02>
ST_263 : Operation 737 [6/7] (2.02ns)   --->   "%mul_ln69_1 = mul i513 %sext_ln1497, i513 26763241609378418786560969814394006345945452301924591634095171039484741504414838863141054529671979845566751439513617114440788540804102158476681875843710975"   --->   Operation 737 'mul' 'mul_ln69_1' <Predicate = (!icmp_ln878)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 164> <Delay = 2.02>
ST_264 : Operation 738 [5/7] (2.02ns)   --->   "%mul_ln69_1 = mul i513 %sext_ln1497, i513 26763241609378418786560969814394006345945452301924591634095171039484741504414838863141054529671979845566751439513617114440788540804102158476681875843710975"   --->   Operation 738 'mul' 'mul_ln69_1' <Predicate = (!icmp_ln878)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 165> <Delay = 2.02>
ST_265 : Operation 739 [4/7] (2.02ns)   --->   "%mul_ln69_1 = mul i513 %sext_ln1497, i513 26763241609378418786560969814394006345945452301924591634095171039484741504414838863141054529671979845566751439513617114440788540804102158476681875843710975"   --->   Operation 739 'mul' 'mul_ln69_1' <Predicate = (!icmp_ln878)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 166> <Delay = 2.02>
ST_266 : Operation 740 [3/7] (2.02ns)   --->   "%mul_ln69_1 = mul i513 %sext_ln1497, i513 26763241609378418786560969814394006345945452301924591634095171039484741504414838863141054529671979845566751439513617114440788540804102158476681875843710975"   --->   Operation 740 'mul' 'mul_ln69_1' <Predicate = (!icmp_ln878)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 167> <Delay = 2.02>
ST_267 : Operation 741 [2/7] (2.02ns)   --->   "%mul_ln69_1 = mul i513 %sext_ln1497, i513 26763241609378418786560969814394006345945452301924591634095171039484741504414838863141054529671979845566751439513617114440788540804102158476681875843710975"   --->   Operation 741 'mul' 'mul_ln69_1' <Predicate = (!icmp_ln878)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 168> <Delay = 2.02>
ST_268 : Operation 742 [1/7] (2.02ns)   --->   "%mul_ln69_1 = mul i513 %sext_ln1497, i513 26763241609378418786560969814394006345945452301924591634095171039484741504414838863141054529671979845566751439513617114440788540804102158476681875843710975"   --->   Operation 742 'mul' 'mul_ln69_1' <Predicate = (!icmp_ln878)> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 6> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 169> <Delay = 1.30>
ST_269 : Operation 743 [2/2] (1.30ns)   --->   "%res1_1 = add i513 %mul_ln69_1, i513 %trunc_ln69_11"   --->   Operation 743 'add' 'res1_1' <Predicate = (!icmp_ln878)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 170> <Delay = 1.30>
ST_270 : Operation 744 [1/2] (1.30ns)   --->   "%res1_1 = add i513 %mul_ln69_1, i513 %trunc_ln69_11"   --->   Operation 744 'add' 'res1_1' <Predicate = (!icmp_ln878)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 745 [1/1] (0.00ns)   --->   "%res2_V_10 = trunc i513 %res1_1"   --->   Operation 745 'trunc' 'res2_V_10' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 271 <SV = 171> <Delay = 1.46>
ST_271 : Operation 746 [1/1] (1.46ns)   --->   "%icmp_ln886_1 = icmp_sgt  i513 %res1_1, i513 52374250506775412587080182017685909013279339260195121351951847958786555732255090462694066661827009813312276859354987266719224819790981416185422168457217"   --->   Operation 746 'icmp' 'icmp_ln886_1' <Predicate = (!icmp_ln878)> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 747 [2/2] (1.30ns)   --->   "%res2_V_9 = add i512 %res2_V_10, i512 13355433679435821686986944816188160218466086481332198256371609595762977474341291886339180231505076417876719581327131063587034657992155588530248226837626879"   --->   Operation 747 'add' 'res2_V_9' <Predicate = (!icmp_ln878)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 172> <Delay = 1.30>
ST_272 : Operation 748 [1/2] (1.30ns)   --->   "%res2_V_9 = add i512 %res2_V_10, i512 13355433679435821686986944816188160218466086481332198256371609595762977474341291886339180231505076417876719581327131063587034657992155588530248226837626879"   --->   Operation 748 'add' 'res2_V_9' <Predicate = (!icmp_ln878)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 173> <Delay = 1.82>
ST_273 : Operation 749 [1/1] (0.60ns)   --->   "%res2_V_11 = select i1 %icmp_ln886_1, i512 %res2_V_9, i512 %res2_V_10" [../HE_level_NTT_large_int_mul_src/ntt.cpp:124]   --->   Operation 749 'select' 'res2_V_11' <Predicate = (!icmp_ln878)> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_273 : Operation 750 [1/1] (1.82ns)   --->   "%gmem_addr_9_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i512P1A, i512 %gmem_addr_9, i32 1" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 750 'writereq' 'gmem_addr_9_req' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 274 <SV = 174> <Delay = 1.82>
ST_274 : Operation 751 [1/1] (1.82ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.m_axi.i512P1A, i512 %gmem_addr_9, i512 %res2_V_11, i64 18446744073709551615" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 751 'write' 'write_ln174' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 275 <SV = 175> <Delay = 1.82>
ST_275 : Operation 752 [68/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 752 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 276 <SV = 176> <Delay = 1.82>
ST_276 : Operation 753 [67/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 753 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 277 <SV = 177> <Delay = 1.82>
ST_277 : Operation 754 [66/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 754 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 278 <SV = 178> <Delay = 1.82>
ST_278 : Operation 755 [65/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 755 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 279 <SV = 179> <Delay = 1.82>
ST_279 : Operation 756 [64/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 756 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 280 <SV = 180> <Delay = 1.82>
ST_280 : Operation 757 [63/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 757 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 281 <SV = 181> <Delay = 1.82>
ST_281 : Operation 758 [62/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 758 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 282 <SV = 182> <Delay = 1.82>
ST_282 : Operation 759 [61/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 759 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 283 <SV = 183> <Delay = 1.82>
ST_283 : Operation 760 [60/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 760 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 284 <SV = 184> <Delay = 1.82>
ST_284 : Operation 761 [59/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 761 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 285 <SV = 185> <Delay = 1.82>
ST_285 : Operation 762 [58/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 762 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 286 <SV = 186> <Delay = 1.82>
ST_286 : Operation 763 [57/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 763 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 287 <SV = 187> <Delay = 1.82>
ST_287 : Operation 764 [56/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 764 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 288 <SV = 188> <Delay = 1.82>
ST_288 : Operation 765 [55/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 765 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 289 <SV = 189> <Delay = 1.82>
ST_289 : Operation 766 [54/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 766 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 290 <SV = 190> <Delay = 1.82>
ST_290 : Operation 767 [53/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 767 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 291 <SV = 191> <Delay = 1.82>
ST_291 : Operation 768 [52/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 768 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 292 <SV = 192> <Delay = 1.82>
ST_292 : Operation 769 [51/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 769 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 293 <SV = 193> <Delay = 1.82>
ST_293 : Operation 770 [50/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 770 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 294 <SV = 194> <Delay = 1.82>
ST_294 : Operation 771 [49/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 771 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 295 <SV = 195> <Delay = 1.82>
ST_295 : Operation 772 [48/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 772 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 296 <SV = 196> <Delay = 1.82>
ST_296 : Operation 773 [47/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 773 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 297 <SV = 197> <Delay = 1.82>
ST_297 : Operation 774 [46/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 774 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 298 <SV = 198> <Delay = 1.82>
ST_298 : Operation 775 [45/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 775 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 299 <SV = 199> <Delay = 1.82>
ST_299 : Operation 776 [44/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 776 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 300 <SV = 200> <Delay = 1.82>
ST_300 : Operation 777 [43/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 777 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 301 <SV = 201> <Delay = 1.82>
ST_301 : Operation 778 [42/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 778 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 302 <SV = 202> <Delay = 1.82>
ST_302 : Operation 779 [41/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 779 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 303 <SV = 203> <Delay = 1.82>
ST_303 : Operation 780 [40/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 780 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 304 <SV = 204> <Delay = 1.82>
ST_304 : Operation 781 [39/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 781 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 305 <SV = 205> <Delay = 1.82>
ST_305 : Operation 782 [38/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 782 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 306 <SV = 206> <Delay = 1.82>
ST_306 : Operation 783 [37/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 783 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 307 <SV = 207> <Delay = 1.82>
ST_307 : Operation 784 [36/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 784 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 308 <SV = 208> <Delay = 1.82>
ST_308 : Operation 785 [35/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 785 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 309 <SV = 209> <Delay = 1.82>
ST_309 : Operation 786 [34/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 786 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 310 <SV = 210> <Delay = 1.82>
ST_310 : Operation 787 [33/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 787 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 311 <SV = 211> <Delay = 1.82>
ST_311 : Operation 788 [32/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 788 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 312 <SV = 212> <Delay = 1.82>
ST_312 : Operation 789 [31/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 789 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 313 <SV = 213> <Delay = 1.82>
ST_313 : Operation 790 [30/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 790 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 314 <SV = 214> <Delay = 1.82>
ST_314 : Operation 791 [29/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 791 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 315 <SV = 215> <Delay = 1.82>
ST_315 : Operation 792 [28/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 792 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 316 <SV = 216> <Delay = 1.82>
ST_316 : Operation 793 [27/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 793 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 317 <SV = 217> <Delay = 1.82>
ST_317 : Operation 794 [26/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 794 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 318 <SV = 218> <Delay = 1.82>
ST_318 : Operation 795 [25/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 795 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 319 <SV = 219> <Delay = 1.82>
ST_319 : Operation 796 [24/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 796 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 320 <SV = 220> <Delay = 1.82>
ST_320 : Operation 797 [23/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 797 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 321 <SV = 221> <Delay = 1.82>
ST_321 : Operation 798 [22/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 798 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 322 <SV = 222> <Delay = 1.82>
ST_322 : Operation 799 [21/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 799 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 323 <SV = 223> <Delay = 1.82>
ST_323 : Operation 800 [20/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 800 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 324 <SV = 224> <Delay = 1.82>
ST_324 : Operation 801 [19/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 801 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 325 <SV = 225> <Delay = 1.82>
ST_325 : Operation 802 [18/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 802 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 326 <SV = 226> <Delay = 1.82>
ST_326 : Operation 803 [17/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 803 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 327 <SV = 227> <Delay = 1.82>
ST_327 : Operation 804 [16/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 804 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 328 <SV = 228> <Delay = 1.82>
ST_328 : Operation 805 [15/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 805 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 329 <SV = 229> <Delay = 1.82>
ST_329 : Operation 806 [14/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 806 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 330 <SV = 230> <Delay = 1.82>
ST_330 : Operation 807 [13/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 807 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 331 <SV = 231> <Delay = 1.82>
ST_331 : Operation 808 [12/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 808 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 332 <SV = 232> <Delay = 1.82>
ST_332 : Operation 809 [11/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 809 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 333 <SV = 233> <Delay = 1.82>
ST_333 : Operation 810 [10/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 810 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 334 <SV = 234> <Delay = 1.82>
ST_334 : Operation 811 [9/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 811 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 335 <SV = 235> <Delay = 1.82>
ST_335 : Operation 812 [8/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 812 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 336 <SV = 236> <Delay = 1.82>
ST_336 : Operation 813 [7/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 813 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 337 <SV = 237> <Delay = 1.82>
ST_337 : Operation 814 [6/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 814 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 338 <SV = 238> <Delay = 1.82>
ST_338 : Operation 815 [5/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 815 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 339 <SV = 239> <Delay = 1.82>
ST_339 : Operation 816 [4/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 816 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 340 <SV = 240> <Delay = 1.82>
ST_340 : Operation 817 [3/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 817 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 341 <SV = 241> <Delay = 1.82>
ST_341 : Operation 818 [2/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 818 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 342 <SV = 242> <Delay = 1.82>
ST_342 : Operation 819 [1/1] (0.00ns)   --->   "%specloopname_ln171 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [../HE_level_NTT_large_int_mul_src/ntt.cpp:171]   --->   Operation 819 'specloopname' 'specloopname_ln171' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_342 : Operation 820 [1/68] (1.82ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem_addr_9" [../HE_level_NTT_large_int_mul_src/ntt.cpp:174]   --->   Operation 820 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln878)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_342 : Operation 821 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZL4modq6ap_intILi1024EE.exit.i67"   --->   Operation 821 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 343 <SV = 77> <Delay = 0.00>
ST_343 : Operation 822 [1/1] (0.00ns)   --->   "%ret_ln74 = ret" [../HE_level_NTT_large_int_mul_src/ntt8192.cpp:74]   --->   Operation 822 'ret' 'ret_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.5ns, clock uncertainty: 0.675ns.

 <State 1>: 1.46ns
The critical path consists of the following:
	wire read on port 'a' (../HE_level_NTT_large_int_mul_src/ntt8192.cpp:40) [21]  (1 ns)
	'call' operation ('call_ln24', ../HE_level_NTT_large_int_mul_src/ntt8192.h:24) to 'ntt_ct_std2rev' [23]  (0.46 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.46ns
The critical path consists of the following:
	wire read on port 'b' (../HE_level_NTT_large_int_mul_src/ntt8192.cpp:40) [20]  (1 ns)
	'call' operation ('call_ln24', ../HE_level_NTT_large_int_mul_src/ntt8192.h:24) to 'ntt_ct_std2rev' [24]  (0.46 ns)

 <State 4>: 1ns
The critical path consists of the following:
	s_axi read on port 'c' (../HE_level_NTT_large_int_mul_src/ntt8192.cpp:40) [22]  (1 ns)

 <State 5>: 1.83ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', ../HE_level_NTT_large_int_mul_src/ntt.cpp:153) [31]  (0 ns)
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:153) [32]  (1.83 ns)

 <State 6>: 1.34ns
The critical path consists of the following:
	'phi' operation ('phi_ln153', ../HE_level_NTT_large_int_mul_src/ntt.cpp:153) with incoming values : ('add_ln153', ../HE_level_NTT_large_int_mul_src/ntt.cpp:153) [35]  (0 ns)
	'add' operation ('add_ln154', ../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [44]  (1.34 ns)

 <State 7>: 1.83ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_7', ../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [46]  (0 ns)
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 8>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 9>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 10>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 11>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 12>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 13>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 14>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 15>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 16>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 17>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 18>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 19>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 20>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 21>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 22>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 23>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 24>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 25>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 26>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 27>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 28>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 29>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 30>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 31>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 32>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 33>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 34>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 35>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 36>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 37>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 38>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 39>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 40>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 41>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 42>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 43>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 44>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 45>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 46>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 47>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 48>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 49>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 50>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 51>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 52>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 53>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 54>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 55>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 56>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 57>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 58>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 59>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 60>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 61>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 62>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 63>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 64>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 65>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 66>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 67>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 68>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 69>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 70>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 71>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 72>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 73>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 74>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 75>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 76>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [47]  (1.83 ns)

 <State 77>: 1.83ns
The critical path consists of the following:
	bus read on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [48]  (1.83 ns)

 <State 78>: 1.83ns
The critical path consists of the following:
	bus read on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [53]  (1.83 ns)

 <State 79>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [56]  (2.03 ns)

 <State 80>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [56]  (2.03 ns)

 <State 81>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [56]  (2.03 ns)

 <State 82>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [56]  (2.03 ns)

 <State 83>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [56]  (2.03 ns)

 <State 84>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [56]  (2.03 ns)

 <State 85>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [56]  (2.03 ns)

 <State 86>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [59]  (2.03 ns)

 <State 87>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [59]  (2.03 ns)

 <State 88>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [59]  (2.03 ns)

 <State 89>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [59]  (2.03 ns)

 <State 90>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [59]  (2.03 ns)

 <State 91>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [59]  (2.03 ns)

 <State 92>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [59]  (2.03 ns)

 <State 93>: 2.03ns
The critical path consists of the following:
	'mul' operation ('mul_ln69') [61]  (2.03 ns)

 <State 94>: 2.03ns
The critical path consists of the following:
	'mul' operation ('mul_ln69') [61]  (2.03 ns)

 <State 95>: 2.03ns
The critical path consists of the following:
	'mul' operation ('mul_ln69') [61]  (2.03 ns)

 <State 96>: 2.03ns
The critical path consists of the following:
	'mul' operation ('mul_ln69') [61]  (2.03 ns)

 <State 97>: 2.03ns
The critical path consists of the following:
	'mul' operation ('mul_ln69') [61]  (2.03 ns)

 <State 98>: 2.03ns
The critical path consists of the following:
	'mul' operation ('mul_ln69') [61]  (2.03 ns)

 <State 99>: 2.03ns
The critical path consists of the following:
	'mul' operation ('mul_ln69') [61]  (2.03 ns)

 <State 100>: 1.31ns
The critical path consists of the following:
	'add' operation ('res1') [62]  (1.31 ns)

 <State 101>: 1.31ns
The critical path consists of the following:
	'add' operation ('res1') [62]  (1.31 ns)

 <State 102>: 1.46ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln886') [63]  (1.46 ns)

 <State 103>: 1.31ns
The critical path consists of the following:
	'add' operation ('res2.V') [65]  (1.31 ns)

 <State 104>: 0.6ns
The critical path consists of the following:
	'select' operation ('res2.V', ../HE_level_NTT_large_int_mul_src/ntt.cpp:124) [66]  (0.6 ns)

 <State 105>: 1.83ns
The critical path consists of the following:
	bus write on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:154) [67]  (1.83 ns)

 <State 106>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 107>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 108>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 109>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 110>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 111>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 112>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 113>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 114>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 115>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 116>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 117>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 118>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 119>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 120>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 121>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 122>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 123>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 124>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 125>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 126>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 127>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 128>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 129>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 130>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 131>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 132>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 133>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 134>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 135>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 136>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 137>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 138>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 139>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 140>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 141>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 142>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 143>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 144>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 145>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 146>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 147>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 148>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 149>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 150>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 151>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 152>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 153>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 154>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 155>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 156>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 157>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 158>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 159>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 160>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 161>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 162>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 163>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 164>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 165>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 166>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 167>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 168>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 169>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 170>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 171>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 172>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 173>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt8192.h:28) [70]  (1.83 ns)

 <State 174>: 0ns
The critical path consists of the following:

 <State 175>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i.V') with incoming values : ('i.V') [74]  (0.46 ns)

 <State 176>: 1.36ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V') [74]  (0 ns)
	'add' operation ('add_ln174', ../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [85]  (1.36 ns)

 <State 177>: 1.83ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_9', ../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [88]  (0 ns)
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 178>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 179>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 180>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 181>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 182>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 183>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 184>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 185>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 186>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 187>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 188>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 189>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 190>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 191>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 192>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 193>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 194>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 195>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 196>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 197>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 198>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 199>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 200>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 201>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 202>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 203>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 204>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 205>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 206>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 207>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 208>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 209>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 210>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 211>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 212>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 213>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 214>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 215>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 216>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 217>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 218>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 219>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 220>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 221>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 222>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 223>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 224>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 225>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 226>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 227>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 228>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 229>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 230>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 231>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 232>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 233>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 234>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 235>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 236>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 237>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 238>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 239>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 240>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 241>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 242>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 243>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 244>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 245>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 246>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [89]  (1.83 ns)

 <State 247>: 1.83ns
The critical path consists of the following:
	bus read on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [90]  (1.83 ns)

 <State 248>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [92]  (2.03 ns)

 <State 249>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [92]  (2.03 ns)

 <State 250>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [92]  (2.03 ns)

 <State 251>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [92]  (2.03 ns)

 <State 252>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [92]  (2.03 ns)

 <State 253>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [92]  (2.03 ns)

 <State 254>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [92]  (2.03 ns)

 <State 255>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [95]  (2.03 ns)

 <State 256>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [95]  (2.03 ns)

 <State 257>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [95]  (2.03 ns)

 <State 258>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [95]  (2.03 ns)

 <State 259>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [95]  (2.03 ns)

 <State 260>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [95]  (2.03 ns)

 <State 261>: 2.03ns
The critical path consists of the following:
	'mul' operation ('ret') [95]  (2.03 ns)

 <State 262>: 2.03ns
The critical path consists of the following:
	'mul' operation ('mul_ln69_1') [98]  (2.03 ns)

 <State 263>: 2.03ns
The critical path consists of the following:
	'mul' operation ('mul_ln69_1') [98]  (2.03 ns)

 <State 264>: 2.03ns
The critical path consists of the following:
	'mul' operation ('mul_ln69_1') [98]  (2.03 ns)

 <State 265>: 2.03ns
The critical path consists of the following:
	'mul' operation ('mul_ln69_1') [98]  (2.03 ns)

 <State 266>: 2.03ns
The critical path consists of the following:
	'mul' operation ('mul_ln69_1') [98]  (2.03 ns)

 <State 267>: 2.03ns
The critical path consists of the following:
	'mul' operation ('mul_ln69_1') [98]  (2.03 ns)

 <State 268>: 2.03ns
The critical path consists of the following:
	'mul' operation ('mul_ln69_1') [98]  (2.03 ns)

 <State 269>: 1.31ns
The critical path consists of the following:
	'add' operation ('res1') [99]  (1.31 ns)

 <State 270>: 1.31ns
The critical path consists of the following:
	'add' operation ('res1') [99]  (1.31 ns)

 <State 271>: 1.46ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln886_1') [100]  (1.46 ns)

 <State 272>: 1.31ns
The critical path consists of the following:
	'add' operation ('res2.V') [102]  (1.31 ns)

 <State 273>: 1.83ns
The critical path consists of the following:
	bus request on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [104]  (1.83 ns)

 <State 274>: 1.83ns
The critical path consists of the following:
	bus write on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [105]  (1.83 ns)

 <State 275>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 276>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 277>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 278>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 279>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 280>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 281>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 282>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 283>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 284>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 285>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 286>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 287>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 288>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 289>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 290>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 291>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 292>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 293>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 294>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 295>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 296>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 297>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 298>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 299>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 300>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 301>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 302>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 303>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 304>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 305>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 306>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 307>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 308>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 309>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 310>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 311>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 312>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 313>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 314>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 315>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 316>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 317>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 318>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 319>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 320>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 321>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 322>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 323>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 324>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 325>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 326>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 327>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 328>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 329>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 330>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 331>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 332>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 333>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 334>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 335>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 336>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 337>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 338>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 339>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 340>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 341>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 342>: 1.83ns
The critical path consists of the following:
	bus response on port 'gmem' (../HE_level_NTT_large_int_mul_src/ntt.cpp:174) [106]  (1.83 ns)

 <State 343>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
