Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jul 10 15:57:19 2021
| Host         : DESKTOP-6I6NG23 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_top_timing_summary_routed.rpt -pb display_top_timing_summary_routed.pb -rpx display_top_timing_summary_routed.rpx -warn_on_violation
| Design       : display_top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: clk_i (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: rst_n (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_v_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mini_rv_u/Control/branch_sel_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mini_rv_u/Control/wb_sel_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mini_rv_u/Control/wb_sel_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mini_rv_u/PC/new_PC_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mini_rv_u/PC/new_PC_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mini_rv_u/PC/new_PC_reg[12]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mini_rv_u/PC/new_PC_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mini_rv_u/PC/new_PC_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mini_rv_u/PC/new_PC_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mini_rv_u/PC/new_PC_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mini_rv_u/PC/new_PC_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mini_rv_u/PC/new_PC_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mini_rv_u/PC/new_PC_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mini_rv_u/PC/new_PC_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mini_rv_u/PC/new_PC_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mini_rv_u/PC/new_PC_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mini_rv_u/PC/new_PC_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 112 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.300        0.000                      0                75840        0.918        0.000                      0                75840        2.633        0.000                       0                  9287  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
UCLK/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 12.500}     25.000          40.000          
  clkfbout_cpuclk  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
UCLK/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk        0.300        0.000                      0                75840        0.918        0.000                      0                75840       11.250        0.000                       0                  9283  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  UCLK/inst/clk_in1
  To Clock:  UCLK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         UCLK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { UCLK/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.918ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 mini_rv_u/Regfile/RegFile_reg[17][3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_4_4/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@25.000ns - clk_out1_cpuclk fall@12.500ns)
  Data Path Delay:        11.967ns  (logic 1.714ns (14.323%)  route 10.253ns (85.677%))
  Logic Levels:           8  (LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.601ns = ( 24.399 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.693ns = ( 11.807 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     12.500    12.500 f  
    Y18                  IBUF                         0.000    12.500 f  clk_i_IBUF_inst/O
                         net (fo=14, routed)          1.253    13.753    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     5.163 f  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     6.868    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.964 f  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292     9.256    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.380 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    10.077    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.173 f  clk_BUFG_inst/O
                         net (fo=9280, routed)        1.634    11.807    mini_rv_u/Regfile/CLK
    SLICE_X44Y99         FDCE                                         r  mini_rv_u/Regfile/RegFile_reg[17][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.459    12.266 r  mini_rv_u/Regfile/RegFile_reg[17][3]/Q
                         net (fo=1, routed)           0.784    13.050    mini_rv_u/Regfile/RegFile_reg[17]_17[3]
    SLICE_X44Y100        LUT6 (Prop_lut6_I3_O)        0.124    13.174 r  mini_rv_u/Regfile/dmem_i_479/O
                         net (fo=1, routed)           0.000    13.174    mini_rv_u/Regfile/dmem_i_479_n_1
    SLICE_X44Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    13.386 r  mini_rv_u/Regfile/dmem_i_200/O
                         net (fo=1, routed)           0.924    14.310    mini_rv_u/Regfile/dmem_i_200_n_1
    SLICE_X47Y102        LUT6 (Prop_lut6_I1_O)        0.299    14.609 r  mini_rv_u/Regfile/dmem_i_43/O
                         net (fo=260, routed)         0.903    15.512    mini_rv_u/Control/d[3]
    SLICE_X47Y112        LUT3 (Prop_lut3_I2_O)        0.124    15.636 r  mini_rv_u/Control/i__carry_i_25/O
                         net (fo=121, routed)         1.006    16.642    mini_rv_u/Regfile/_wb_data_reg[22]_i_3[1]
    SLICE_X53Y117        LUT6 (Prop_lut6_I4_O)        0.124    16.766 f  mini_rv_u/Regfile/dmem_i_543/O
                         net (fo=4, routed)           0.992    17.758    mini_rv_u/Regfile/dmem_i_543_n_1
    SLICE_X53Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.882 f  mini_rv_u/Regfile/dmem_i_245/O
                         net (fo=2, routed)           0.721    18.603    mini_rv_u/Regfile/dmem_i_245_n_1
    SLICE_X51Y115        LUT6 (Prop_lut6_I3_O)        0.124    18.727 f  mini_rv_u/Regfile/_wb_data_reg[3]_i_4/O
                         net (fo=1, routed)           0.737    19.465    mini_rv_u/Control/branch_legal_reg_i_14_0
    SLICE_X45Y115        LUT6 (Prop_lut6_I1_O)        0.124    19.589 r  mini_rv_u/Control/_wb_data_reg[3]_i_2/O
                         net (fo=8194, routed)        4.186    23.774    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_4_4/A1
    SLICE_X66Y57         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_4_4/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    Y18                  IBUF                         0.000    25.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          1.181    26.181    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    18.326 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    19.952    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.043 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    22.082    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    22.182 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    22.800    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.891 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        1.508    24.399    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_4_4/WCLK
    SLICE_X66Y57         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_4_4/RAMS64E_A/CLK
                         clock pessimism             -0.210    24.189    
                         clock uncertainty           -0.173    24.016    
    SLICE_X66Y57         RAMS64E (Setup_rams64e_CLK_ADR1)
                                                      0.058    24.074    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.074    
                         arrival time                         -23.774    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 mini_rv_u/Regfile/RegFile_reg[17][3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_4_4/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@25.000ns - clk_out1_cpuclk fall@12.500ns)
  Data Path Delay:        11.967ns  (logic 1.714ns (14.323%)  route 10.253ns (85.677%))
  Logic Levels:           8  (LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.601ns = ( 24.399 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.693ns = ( 11.807 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     12.500    12.500 f  
    Y18                  IBUF                         0.000    12.500 f  clk_i_IBUF_inst/O
                         net (fo=14, routed)          1.253    13.753    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     5.163 f  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     6.868    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.964 f  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292     9.256    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.380 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    10.077    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.173 f  clk_BUFG_inst/O
                         net (fo=9280, routed)        1.634    11.807    mini_rv_u/Regfile/CLK
    SLICE_X44Y99         FDCE                                         r  mini_rv_u/Regfile/RegFile_reg[17][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.459    12.266 r  mini_rv_u/Regfile/RegFile_reg[17][3]/Q
                         net (fo=1, routed)           0.784    13.050    mini_rv_u/Regfile/RegFile_reg[17]_17[3]
    SLICE_X44Y100        LUT6 (Prop_lut6_I3_O)        0.124    13.174 r  mini_rv_u/Regfile/dmem_i_479/O
                         net (fo=1, routed)           0.000    13.174    mini_rv_u/Regfile/dmem_i_479_n_1
    SLICE_X44Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    13.386 r  mini_rv_u/Regfile/dmem_i_200/O
                         net (fo=1, routed)           0.924    14.310    mini_rv_u/Regfile/dmem_i_200_n_1
    SLICE_X47Y102        LUT6 (Prop_lut6_I1_O)        0.299    14.609 r  mini_rv_u/Regfile/dmem_i_43/O
                         net (fo=260, routed)         0.903    15.512    mini_rv_u/Control/d[3]
    SLICE_X47Y112        LUT3 (Prop_lut3_I2_O)        0.124    15.636 r  mini_rv_u/Control/i__carry_i_25/O
                         net (fo=121, routed)         1.006    16.642    mini_rv_u/Regfile/_wb_data_reg[22]_i_3[1]
    SLICE_X53Y117        LUT6 (Prop_lut6_I4_O)        0.124    16.766 f  mini_rv_u/Regfile/dmem_i_543/O
                         net (fo=4, routed)           0.992    17.758    mini_rv_u/Regfile/dmem_i_543_n_1
    SLICE_X53Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.882 f  mini_rv_u/Regfile/dmem_i_245/O
                         net (fo=2, routed)           0.721    18.603    mini_rv_u/Regfile/dmem_i_245_n_1
    SLICE_X51Y115        LUT6 (Prop_lut6_I3_O)        0.124    18.727 f  mini_rv_u/Regfile/_wb_data_reg[3]_i_4/O
                         net (fo=1, routed)           0.737    19.465    mini_rv_u/Control/branch_legal_reg_i_14_0
    SLICE_X45Y115        LUT6 (Prop_lut6_I1_O)        0.124    19.589 r  mini_rv_u/Control/_wb_data_reg[3]_i_2/O
                         net (fo=8194, routed)        4.186    23.774    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_4_4/A1
    SLICE_X66Y57         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_4_4/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    Y18                  IBUF                         0.000    25.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          1.181    26.181    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    18.326 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    19.952    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.043 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    22.082    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    22.182 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    22.800    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.891 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        1.508    24.399    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_4_4/WCLK
    SLICE_X66Y57         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_4_4/RAMS64E_B/CLK
                         clock pessimism             -0.210    24.189    
                         clock uncertainty           -0.173    24.016    
    SLICE_X66Y57         RAMS64E (Setup_rams64e_CLK_ADR1)
                                                      0.058    24.074    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         24.074    
                         arrival time                         -23.774    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 mini_rv_u/Regfile/RegFile_reg[17][3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_4_4/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@25.000ns - clk_out1_cpuclk fall@12.500ns)
  Data Path Delay:        11.967ns  (logic 1.714ns (14.323%)  route 10.253ns (85.677%))
  Logic Levels:           8  (LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.601ns = ( 24.399 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.693ns = ( 11.807 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     12.500    12.500 f  
    Y18                  IBUF                         0.000    12.500 f  clk_i_IBUF_inst/O
                         net (fo=14, routed)          1.253    13.753    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     5.163 f  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     6.868    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.964 f  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292     9.256    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.380 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    10.077    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.173 f  clk_BUFG_inst/O
                         net (fo=9280, routed)        1.634    11.807    mini_rv_u/Regfile/CLK
    SLICE_X44Y99         FDCE                                         r  mini_rv_u/Regfile/RegFile_reg[17][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.459    12.266 r  mini_rv_u/Regfile/RegFile_reg[17][3]/Q
                         net (fo=1, routed)           0.784    13.050    mini_rv_u/Regfile/RegFile_reg[17]_17[3]
    SLICE_X44Y100        LUT6 (Prop_lut6_I3_O)        0.124    13.174 r  mini_rv_u/Regfile/dmem_i_479/O
                         net (fo=1, routed)           0.000    13.174    mini_rv_u/Regfile/dmem_i_479_n_1
    SLICE_X44Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    13.386 r  mini_rv_u/Regfile/dmem_i_200/O
                         net (fo=1, routed)           0.924    14.310    mini_rv_u/Regfile/dmem_i_200_n_1
    SLICE_X47Y102        LUT6 (Prop_lut6_I1_O)        0.299    14.609 r  mini_rv_u/Regfile/dmem_i_43/O
                         net (fo=260, routed)         0.903    15.512    mini_rv_u/Control/d[3]
    SLICE_X47Y112        LUT3 (Prop_lut3_I2_O)        0.124    15.636 r  mini_rv_u/Control/i__carry_i_25/O
                         net (fo=121, routed)         1.006    16.642    mini_rv_u/Regfile/_wb_data_reg[22]_i_3[1]
    SLICE_X53Y117        LUT6 (Prop_lut6_I4_O)        0.124    16.766 f  mini_rv_u/Regfile/dmem_i_543/O
                         net (fo=4, routed)           0.992    17.758    mini_rv_u/Regfile/dmem_i_543_n_1
    SLICE_X53Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.882 f  mini_rv_u/Regfile/dmem_i_245/O
                         net (fo=2, routed)           0.721    18.603    mini_rv_u/Regfile/dmem_i_245_n_1
    SLICE_X51Y115        LUT6 (Prop_lut6_I3_O)        0.124    18.727 f  mini_rv_u/Regfile/_wb_data_reg[3]_i_4/O
                         net (fo=1, routed)           0.737    19.465    mini_rv_u/Control/branch_legal_reg_i_14_0
    SLICE_X45Y115        LUT6 (Prop_lut6_I1_O)        0.124    19.589 r  mini_rv_u/Control/_wb_data_reg[3]_i_2/O
                         net (fo=8194, routed)        4.186    23.774    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_4_4/A1
    SLICE_X66Y57         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_4_4/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    Y18                  IBUF                         0.000    25.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          1.181    26.181    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    18.326 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    19.952    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.043 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    22.082    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    22.182 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    22.800    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.891 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        1.508    24.399    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_4_4/WCLK
    SLICE_X66Y57         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_4_4/RAMS64E_C/CLK
                         clock pessimism             -0.210    24.189    
                         clock uncertainty           -0.173    24.016    
    SLICE_X66Y57         RAMS64E (Setup_rams64e_CLK_ADR1)
                                                      0.058    24.074    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_4_4/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         24.074    
                         arrival time                         -23.774    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 mini_rv_u/Regfile/RegFile_reg[17][3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_4_4/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@25.000ns - clk_out1_cpuclk fall@12.500ns)
  Data Path Delay:        11.967ns  (logic 1.714ns (14.323%)  route 10.253ns (85.677%))
  Logic Levels:           8  (LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.601ns = ( 24.399 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.693ns = ( 11.807 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     12.500    12.500 f  
    Y18                  IBUF                         0.000    12.500 f  clk_i_IBUF_inst/O
                         net (fo=14, routed)          1.253    13.753    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     5.163 f  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     6.868    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.964 f  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292     9.256    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.380 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    10.077    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.173 f  clk_BUFG_inst/O
                         net (fo=9280, routed)        1.634    11.807    mini_rv_u/Regfile/CLK
    SLICE_X44Y99         FDCE                                         r  mini_rv_u/Regfile/RegFile_reg[17][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.459    12.266 r  mini_rv_u/Regfile/RegFile_reg[17][3]/Q
                         net (fo=1, routed)           0.784    13.050    mini_rv_u/Regfile/RegFile_reg[17]_17[3]
    SLICE_X44Y100        LUT6 (Prop_lut6_I3_O)        0.124    13.174 r  mini_rv_u/Regfile/dmem_i_479/O
                         net (fo=1, routed)           0.000    13.174    mini_rv_u/Regfile/dmem_i_479_n_1
    SLICE_X44Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    13.386 r  mini_rv_u/Regfile/dmem_i_200/O
                         net (fo=1, routed)           0.924    14.310    mini_rv_u/Regfile/dmem_i_200_n_1
    SLICE_X47Y102        LUT6 (Prop_lut6_I1_O)        0.299    14.609 r  mini_rv_u/Regfile/dmem_i_43/O
                         net (fo=260, routed)         0.903    15.512    mini_rv_u/Control/d[3]
    SLICE_X47Y112        LUT3 (Prop_lut3_I2_O)        0.124    15.636 r  mini_rv_u/Control/i__carry_i_25/O
                         net (fo=121, routed)         1.006    16.642    mini_rv_u/Regfile/_wb_data_reg[22]_i_3[1]
    SLICE_X53Y117        LUT6 (Prop_lut6_I4_O)        0.124    16.766 f  mini_rv_u/Regfile/dmem_i_543/O
                         net (fo=4, routed)           0.992    17.758    mini_rv_u/Regfile/dmem_i_543_n_1
    SLICE_X53Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.882 f  mini_rv_u/Regfile/dmem_i_245/O
                         net (fo=2, routed)           0.721    18.603    mini_rv_u/Regfile/dmem_i_245_n_1
    SLICE_X51Y115        LUT6 (Prop_lut6_I3_O)        0.124    18.727 f  mini_rv_u/Regfile/_wb_data_reg[3]_i_4/O
                         net (fo=1, routed)           0.737    19.465    mini_rv_u/Control/branch_legal_reg_i_14_0
    SLICE_X45Y115        LUT6 (Prop_lut6_I1_O)        0.124    19.589 r  mini_rv_u/Control/_wb_data_reg[3]_i_2/O
                         net (fo=8194, routed)        4.186    23.774    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_4_4/A1
    SLICE_X66Y57         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_4_4/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    Y18                  IBUF                         0.000    25.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          1.181    26.181    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    18.326 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    19.952    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.043 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    22.082    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    22.182 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    22.800    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.891 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        1.508    24.399    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_4_4/WCLK
    SLICE_X66Y57         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_4_4/RAMS64E_D/CLK
                         clock pessimism             -0.210    24.189    
                         clock uncertainty           -0.173    24.016    
    SLICE_X66Y57         RAMS64E (Setup_rams64e_CLK_ADR1)
                                                      0.058    24.074    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         24.074    
                         arrival time                         -23.774    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 mini_rv_u/Regfile/RegFile_reg[17][3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_A/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@25.000ns - clk_out1_cpuclk fall@12.500ns)
  Data Path Delay:        11.547ns  (logic 2.106ns (18.239%)  route 9.441ns (81.761%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.442ns = ( 24.558 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.693ns = ( 11.807 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     12.500    12.500 f  
    Y18                  IBUF                         0.000    12.500 f  clk_i_IBUF_inst/O
                         net (fo=14, routed)          1.253    13.753    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     5.163 f  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     6.868    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.964 f  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292     9.256    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.380 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    10.077    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.173 f  clk_BUFG_inst/O
                         net (fo=9280, routed)        1.634    11.807    mini_rv_u/Regfile/CLK
    SLICE_X44Y99         FDCE                                         r  mini_rv_u/Regfile/RegFile_reg[17][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.459    12.266 r  mini_rv_u/Regfile/RegFile_reg[17][3]/Q
                         net (fo=1, routed)           0.784    13.050    mini_rv_u/Regfile/RegFile_reg[17]_17[3]
    SLICE_X44Y100        LUT6 (Prop_lut6_I3_O)        0.124    13.174 r  mini_rv_u/Regfile/dmem_i_479/O
                         net (fo=1, routed)           0.000    13.174    mini_rv_u/Regfile/dmem_i_479_n_1
    SLICE_X44Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    13.386 r  mini_rv_u/Regfile/dmem_i_200/O
                         net (fo=1, routed)           0.924    14.310    mini_rv_u/Regfile/dmem_i_200_n_1
    SLICE_X47Y102        LUT6 (Prop_lut6_I1_O)        0.299    14.609 r  mini_rv_u/Regfile/dmem_i_43/O
                         net (fo=260, routed)         0.903    15.512    mini_rv_u/Control/d[3]
    SLICE_X47Y112        LUT3 (Prop_lut3_I2_O)        0.124    15.636 r  mini_rv_u/Control/i__carry_i_25/O
                         net (fo=121, routed)         1.387    17.022    mini_rv_u/Regfile/_wb_data_reg[22]_i_3[1]
    SLICE_X51Y116        LUT5 (Prop_lut5_I3_O)        0.124    17.146 f  mini_rv_u/Regfile/dmem_i_536/O
                         net (fo=3, routed)           0.802    17.948    mini_rv_u/Regfile/dmem_i_536_n_1
    SLICE_X53Y116        LUT6 (Prop_lut6_I0_O)        0.124    18.072 f  mini_rv_u/Regfile/dmem_i_529/O
                         net (fo=2, routed)           0.797    18.869    mini_rv_u/Regfile/dmem_i_529_n_1
    SLICE_X53Y114        LUT6 (Prop_lut6_I1_O)        0.124    18.993 r  mini_rv_u/Regfile/dmem_i_228/O
                         net (fo=2, routed)           0.000    18.993    mini_rv_u/Control/dmem_i_7_0
    SLICE_X53Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    19.210 r  mini_rv_u/Control/dmem_i_62/O
                         net (fo=1, routed)           0.584    19.795    mini_rv_u/Control/dmem_i_62_n_1
    SLICE_X57Y110        LUT6 (Prop_lut6_I5_O)        0.299    20.094 r  mini_rv_u/Control/dmem_i_7/O
                         net (fo=10241, routed)       3.260    23.354    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/A7
    SLICE_X56Y43         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    Y18                  IBUF                         0.000    25.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          1.181    26.181    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    18.326 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    19.952    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.043 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    22.082    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    22.182 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    22.800    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.891 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        1.667    24.558    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/WCLK
    SLICE_X56Y43         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_A/CLK
                         clock pessimism             -0.210    24.348    
                         clock uncertainty           -0.173    24.175    
    SLICE_X56Y43         RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.507    23.668    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         23.668    
                         arrival time                         -23.354    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 mini_rv_u/Regfile/RegFile_reg[17][3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_B/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@25.000ns - clk_out1_cpuclk fall@12.500ns)
  Data Path Delay:        11.547ns  (logic 2.106ns (18.239%)  route 9.441ns (81.761%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.442ns = ( 24.558 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.693ns = ( 11.807 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     12.500    12.500 f  
    Y18                  IBUF                         0.000    12.500 f  clk_i_IBUF_inst/O
                         net (fo=14, routed)          1.253    13.753    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     5.163 f  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     6.868    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.964 f  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292     9.256    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.380 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    10.077    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.173 f  clk_BUFG_inst/O
                         net (fo=9280, routed)        1.634    11.807    mini_rv_u/Regfile/CLK
    SLICE_X44Y99         FDCE                                         r  mini_rv_u/Regfile/RegFile_reg[17][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.459    12.266 r  mini_rv_u/Regfile/RegFile_reg[17][3]/Q
                         net (fo=1, routed)           0.784    13.050    mini_rv_u/Regfile/RegFile_reg[17]_17[3]
    SLICE_X44Y100        LUT6 (Prop_lut6_I3_O)        0.124    13.174 r  mini_rv_u/Regfile/dmem_i_479/O
                         net (fo=1, routed)           0.000    13.174    mini_rv_u/Regfile/dmem_i_479_n_1
    SLICE_X44Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    13.386 r  mini_rv_u/Regfile/dmem_i_200/O
                         net (fo=1, routed)           0.924    14.310    mini_rv_u/Regfile/dmem_i_200_n_1
    SLICE_X47Y102        LUT6 (Prop_lut6_I1_O)        0.299    14.609 r  mini_rv_u/Regfile/dmem_i_43/O
                         net (fo=260, routed)         0.903    15.512    mini_rv_u/Control/d[3]
    SLICE_X47Y112        LUT3 (Prop_lut3_I2_O)        0.124    15.636 r  mini_rv_u/Control/i__carry_i_25/O
                         net (fo=121, routed)         1.387    17.022    mini_rv_u/Regfile/_wb_data_reg[22]_i_3[1]
    SLICE_X51Y116        LUT5 (Prop_lut5_I3_O)        0.124    17.146 f  mini_rv_u/Regfile/dmem_i_536/O
                         net (fo=3, routed)           0.802    17.948    mini_rv_u/Regfile/dmem_i_536_n_1
    SLICE_X53Y116        LUT6 (Prop_lut6_I0_O)        0.124    18.072 f  mini_rv_u/Regfile/dmem_i_529/O
                         net (fo=2, routed)           0.797    18.869    mini_rv_u/Regfile/dmem_i_529_n_1
    SLICE_X53Y114        LUT6 (Prop_lut6_I1_O)        0.124    18.993 r  mini_rv_u/Regfile/dmem_i_228/O
                         net (fo=2, routed)           0.000    18.993    mini_rv_u/Control/dmem_i_7_0
    SLICE_X53Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    19.210 r  mini_rv_u/Control/dmem_i_62/O
                         net (fo=1, routed)           0.584    19.795    mini_rv_u/Control/dmem_i_62_n_1
    SLICE_X57Y110        LUT6 (Prop_lut6_I5_O)        0.299    20.094 r  mini_rv_u/Control/dmem_i_7/O
                         net (fo=10241, routed)       3.260    23.354    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/A7
    SLICE_X56Y43         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    Y18                  IBUF                         0.000    25.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          1.181    26.181    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    18.326 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    19.952    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.043 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    22.082    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    22.182 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    22.800    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.891 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        1.667    24.558    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/WCLK
    SLICE_X56Y43         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_B/CLK
                         clock pessimism             -0.210    24.348    
                         clock uncertainty           -0.173    24.175    
    SLICE_X56Y43         RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.507    23.668    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         23.668    
                         arrival time                         -23.354    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 mini_rv_u/Regfile/RegFile_reg[17][3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_C/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@25.000ns - clk_out1_cpuclk fall@12.500ns)
  Data Path Delay:        11.547ns  (logic 2.106ns (18.239%)  route 9.441ns (81.761%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.442ns = ( 24.558 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.693ns = ( 11.807 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     12.500    12.500 f  
    Y18                  IBUF                         0.000    12.500 f  clk_i_IBUF_inst/O
                         net (fo=14, routed)          1.253    13.753    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     5.163 f  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     6.868    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.964 f  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292     9.256    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.380 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    10.077    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.173 f  clk_BUFG_inst/O
                         net (fo=9280, routed)        1.634    11.807    mini_rv_u/Regfile/CLK
    SLICE_X44Y99         FDCE                                         r  mini_rv_u/Regfile/RegFile_reg[17][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.459    12.266 r  mini_rv_u/Regfile/RegFile_reg[17][3]/Q
                         net (fo=1, routed)           0.784    13.050    mini_rv_u/Regfile/RegFile_reg[17]_17[3]
    SLICE_X44Y100        LUT6 (Prop_lut6_I3_O)        0.124    13.174 r  mini_rv_u/Regfile/dmem_i_479/O
                         net (fo=1, routed)           0.000    13.174    mini_rv_u/Regfile/dmem_i_479_n_1
    SLICE_X44Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    13.386 r  mini_rv_u/Regfile/dmem_i_200/O
                         net (fo=1, routed)           0.924    14.310    mini_rv_u/Regfile/dmem_i_200_n_1
    SLICE_X47Y102        LUT6 (Prop_lut6_I1_O)        0.299    14.609 r  mini_rv_u/Regfile/dmem_i_43/O
                         net (fo=260, routed)         0.903    15.512    mini_rv_u/Control/d[3]
    SLICE_X47Y112        LUT3 (Prop_lut3_I2_O)        0.124    15.636 r  mini_rv_u/Control/i__carry_i_25/O
                         net (fo=121, routed)         1.387    17.022    mini_rv_u/Regfile/_wb_data_reg[22]_i_3[1]
    SLICE_X51Y116        LUT5 (Prop_lut5_I3_O)        0.124    17.146 f  mini_rv_u/Regfile/dmem_i_536/O
                         net (fo=3, routed)           0.802    17.948    mini_rv_u/Regfile/dmem_i_536_n_1
    SLICE_X53Y116        LUT6 (Prop_lut6_I0_O)        0.124    18.072 f  mini_rv_u/Regfile/dmem_i_529/O
                         net (fo=2, routed)           0.797    18.869    mini_rv_u/Regfile/dmem_i_529_n_1
    SLICE_X53Y114        LUT6 (Prop_lut6_I1_O)        0.124    18.993 r  mini_rv_u/Regfile/dmem_i_228/O
                         net (fo=2, routed)           0.000    18.993    mini_rv_u/Control/dmem_i_7_0
    SLICE_X53Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    19.210 r  mini_rv_u/Control/dmem_i_62/O
                         net (fo=1, routed)           0.584    19.795    mini_rv_u/Control/dmem_i_62_n_1
    SLICE_X57Y110        LUT6 (Prop_lut6_I5_O)        0.299    20.094 r  mini_rv_u/Control/dmem_i_7/O
                         net (fo=10241, routed)       3.260    23.354    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/A7
    SLICE_X56Y43         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_C/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    Y18                  IBUF                         0.000    25.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          1.181    26.181    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    18.326 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    19.952    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.043 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    22.082    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    22.182 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    22.800    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.891 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        1.667    24.558    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/WCLK
    SLICE_X56Y43         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_C/CLK
                         clock pessimism             -0.210    24.348    
                         clock uncertainty           -0.173    24.175    
    SLICE_X56Y43         RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.507    23.668    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         23.668    
                         arrival time                         -23.354    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 mini_rv_u/Regfile/RegFile_reg[17][3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_D/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@25.000ns - clk_out1_cpuclk fall@12.500ns)
  Data Path Delay:        11.547ns  (logic 2.106ns (18.239%)  route 9.441ns (81.761%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.442ns = ( 24.558 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.693ns = ( 11.807 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     12.500    12.500 f  
    Y18                  IBUF                         0.000    12.500 f  clk_i_IBUF_inst/O
                         net (fo=14, routed)          1.253    13.753    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     5.163 f  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     6.868    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.964 f  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292     9.256    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.380 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    10.077    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.173 f  clk_BUFG_inst/O
                         net (fo=9280, routed)        1.634    11.807    mini_rv_u/Regfile/CLK
    SLICE_X44Y99         FDCE                                         r  mini_rv_u/Regfile/RegFile_reg[17][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.459    12.266 r  mini_rv_u/Regfile/RegFile_reg[17][3]/Q
                         net (fo=1, routed)           0.784    13.050    mini_rv_u/Regfile/RegFile_reg[17]_17[3]
    SLICE_X44Y100        LUT6 (Prop_lut6_I3_O)        0.124    13.174 r  mini_rv_u/Regfile/dmem_i_479/O
                         net (fo=1, routed)           0.000    13.174    mini_rv_u/Regfile/dmem_i_479_n_1
    SLICE_X44Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    13.386 r  mini_rv_u/Regfile/dmem_i_200/O
                         net (fo=1, routed)           0.924    14.310    mini_rv_u/Regfile/dmem_i_200_n_1
    SLICE_X47Y102        LUT6 (Prop_lut6_I1_O)        0.299    14.609 r  mini_rv_u/Regfile/dmem_i_43/O
                         net (fo=260, routed)         0.903    15.512    mini_rv_u/Control/d[3]
    SLICE_X47Y112        LUT3 (Prop_lut3_I2_O)        0.124    15.636 r  mini_rv_u/Control/i__carry_i_25/O
                         net (fo=121, routed)         1.387    17.022    mini_rv_u/Regfile/_wb_data_reg[22]_i_3[1]
    SLICE_X51Y116        LUT5 (Prop_lut5_I3_O)        0.124    17.146 f  mini_rv_u/Regfile/dmem_i_536/O
                         net (fo=3, routed)           0.802    17.948    mini_rv_u/Regfile/dmem_i_536_n_1
    SLICE_X53Y116        LUT6 (Prop_lut6_I0_O)        0.124    18.072 f  mini_rv_u/Regfile/dmem_i_529/O
                         net (fo=2, routed)           0.797    18.869    mini_rv_u/Regfile/dmem_i_529_n_1
    SLICE_X53Y114        LUT6 (Prop_lut6_I1_O)        0.124    18.993 r  mini_rv_u/Regfile/dmem_i_228/O
                         net (fo=2, routed)           0.000    18.993    mini_rv_u/Control/dmem_i_7_0
    SLICE_X53Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    19.210 r  mini_rv_u/Control/dmem_i_62/O
                         net (fo=1, routed)           0.584    19.795    mini_rv_u/Control/dmem_i_62_n_1
    SLICE_X57Y110        LUT6 (Prop_lut6_I5_O)        0.299    20.094 r  mini_rv_u/Control/dmem_i_7/O
                         net (fo=10241, routed)       3.260    23.354    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/A7
    SLICE_X56Y43         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_D/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    Y18                  IBUF                         0.000    25.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          1.181    26.181    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    18.326 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    19.952    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.043 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    22.082    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    22.182 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    22.800    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.891 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        1.667    24.558    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/WCLK
    SLICE_X56Y43         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_D/CLK
                         clock pessimism             -0.210    24.348    
                         clock uncertainty           -0.173    24.175    
    SLICE_X56Y43         RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.507    23.668    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         23.668    
                         arrival time                         -23.354    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 mini_rv_u/Regfile/RegFile_reg[17][3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_4_4/RAMS64E_A/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@25.000ns - clk_out1_cpuclk fall@12.500ns)
  Data Path Delay:        11.543ns  (logic 2.106ns (18.244%)  route 9.437ns (81.756%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.442ns = ( 24.558 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.693ns = ( 11.807 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     12.500    12.500 f  
    Y18                  IBUF                         0.000    12.500 f  clk_i_IBUF_inst/O
                         net (fo=14, routed)          1.253    13.753    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     5.163 f  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     6.868    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.964 f  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292     9.256    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.380 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    10.077    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.173 f  clk_BUFG_inst/O
                         net (fo=9280, routed)        1.634    11.807    mini_rv_u/Regfile/CLK
    SLICE_X44Y99         FDCE                                         r  mini_rv_u/Regfile/RegFile_reg[17][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.459    12.266 r  mini_rv_u/Regfile/RegFile_reg[17][3]/Q
                         net (fo=1, routed)           0.784    13.050    mini_rv_u/Regfile/RegFile_reg[17]_17[3]
    SLICE_X44Y100        LUT6 (Prop_lut6_I3_O)        0.124    13.174 r  mini_rv_u/Regfile/dmem_i_479/O
                         net (fo=1, routed)           0.000    13.174    mini_rv_u/Regfile/dmem_i_479_n_1
    SLICE_X44Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    13.386 r  mini_rv_u/Regfile/dmem_i_200/O
                         net (fo=1, routed)           0.924    14.310    mini_rv_u/Regfile/dmem_i_200_n_1
    SLICE_X47Y102        LUT6 (Prop_lut6_I1_O)        0.299    14.609 r  mini_rv_u/Regfile/dmem_i_43/O
                         net (fo=260, routed)         0.903    15.512    mini_rv_u/Control/d[3]
    SLICE_X47Y112        LUT3 (Prop_lut3_I2_O)        0.124    15.636 r  mini_rv_u/Control/i__carry_i_25/O
                         net (fo=121, routed)         1.387    17.022    mini_rv_u/Regfile/_wb_data_reg[22]_i_3[1]
    SLICE_X51Y116        LUT5 (Prop_lut5_I3_O)        0.124    17.146 f  mini_rv_u/Regfile/dmem_i_536/O
                         net (fo=3, routed)           0.802    17.948    mini_rv_u/Regfile/dmem_i_536_n_1
    SLICE_X53Y116        LUT6 (Prop_lut6_I0_O)        0.124    18.072 f  mini_rv_u/Regfile/dmem_i_529/O
                         net (fo=2, routed)           0.797    18.869    mini_rv_u/Regfile/dmem_i_529_n_1
    SLICE_X53Y114        LUT6 (Prop_lut6_I1_O)        0.124    18.993 r  mini_rv_u/Regfile/dmem_i_228/O
                         net (fo=2, routed)           0.000    18.993    mini_rv_u/Control/dmem_i_7_0
    SLICE_X53Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    19.210 r  mini_rv_u/Control/dmem_i_62/O
                         net (fo=1, routed)           0.584    19.795    mini_rv_u/Control/dmem_i_62_n_1
    SLICE_X57Y110        LUT6 (Prop_lut6_I5_O)        0.299    20.094 r  mini_rv_u/Control/dmem_i_7/O
                         net (fo=10241, routed)       3.257    23.351    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_4_4/A7
    SLICE_X56Y44         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_4_4/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    Y18                  IBUF                         0.000    25.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          1.181    26.181    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    18.326 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    19.952    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.043 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    22.082    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    22.182 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    22.800    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.891 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        1.667    24.558    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_4_4/WCLK
    SLICE_X56Y44         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_4_4/RAMS64E_A/CLK
                         clock pessimism             -0.210    24.348    
                         clock uncertainty           -0.173    24.175    
    SLICE_X56Y44         RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.507    23.668    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         23.668    
                         arrival time                         -23.351    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 mini_rv_u/Regfile/RegFile_reg[17][3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_4_4/RAMS64E_B/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@25.000ns - clk_out1_cpuclk fall@12.500ns)
  Data Path Delay:        11.543ns  (logic 2.106ns (18.244%)  route 9.437ns (81.756%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.442ns = ( 24.558 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.693ns = ( 11.807 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     12.500    12.500 f  
    Y18                  IBUF                         0.000    12.500 f  clk_i_IBUF_inst/O
                         net (fo=14, routed)          1.253    13.753    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     5.163 f  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     6.868    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.964 f  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292     9.256    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.380 f  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    10.077    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.173 f  clk_BUFG_inst/O
                         net (fo=9280, routed)        1.634    11.807    mini_rv_u/Regfile/CLK
    SLICE_X44Y99         FDCE                                         r  mini_rv_u/Regfile/RegFile_reg[17][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.459    12.266 r  mini_rv_u/Regfile/RegFile_reg[17][3]/Q
                         net (fo=1, routed)           0.784    13.050    mini_rv_u/Regfile/RegFile_reg[17]_17[3]
    SLICE_X44Y100        LUT6 (Prop_lut6_I3_O)        0.124    13.174 r  mini_rv_u/Regfile/dmem_i_479/O
                         net (fo=1, routed)           0.000    13.174    mini_rv_u/Regfile/dmem_i_479_n_1
    SLICE_X44Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    13.386 r  mini_rv_u/Regfile/dmem_i_200/O
                         net (fo=1, routed)           0.924    14.310    mini_rv_u/Regfile/dmem_i_200_n_1
    SLICE_X47Y102        LUT6 (Prop_lut6_I1_O)        0.299    14.609 r  mini_rv_u/Regfile/dmem_i_43/O
                         net (fo=260, routed)         0.903    15.512    mini_rv_u/Control/d[3]
    SLICE_X47Y112        LUT3 (Prop_lut3_I2_O)        0.124    15.636 r  mini_rv_u/Control/i__carry_i_25/O
                         net (fo=121, routed)         1.387    17.022    mini_rv_u/Regfile/_wb_data_reg[22]_i_3[1]
    SLICE_X51Y116        LUT5 (Prop_lut5_I3_O)        0.124    17.146 f  mini_rv_u/Regfile/dmem_i_536/O
                         net (fo=3, routed)           0.802    17.948    mini_rv_u/Regfile/dmem_i_536_n_1
    SLICE_X53Y116        LUT6 (Prop_lut6_I0_O)        0.124    18.072 f  mini_rv_u/Regfile/dmem_i_529/O
                         net (fo=2, routed)           0.797    18.869    mini_rv_u/Regfile/dmem_i_529_n_1
    SLICE_X53Y114        LUT6 (Prop_lut6_I1_O)        0.124    18.993 r  mini_rv_u/Regfile/dmem_i_228/O
                         net (fo=2, routed)           0.000    18.993    mini_rv_u/Control/dmem_i_7_0
    SLICE_X53Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    19.210 r  mini_rv_u/Control/dmem_i_62/O
                         net (fo=1, routed)           0.584    19.795    mini_rv_u/Control/dmem_i_62_n_1
    SLICE_X57Y110        LUT6 (Prop_lut6_I5_O)        0.299    20.094 r  mini_rv_u/Control/dmem_i_7/O
                         net (fo=10241, routed)       3.257    23.351    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_4_4/A7
    SLICE_X56Y44         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_4_4/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    Y18                  IBUF                         0.000    25.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          1.181    26.181    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    18.326 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    19.952    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.043 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    22.082    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    22.182 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    22.800    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.891 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        1.667    24.558    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_4_4/WCLK
    SLICE_X56Y44         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_4_4/RAMS64E_B/CLK
                         clock pessimism             -0.210    24.348    
                         clock uncertainty           -0.173    24.175    
    SLICE_X56Y44         RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.507    23.668    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         23.668    
                         arrival time                         -23.351    
  -------------------------------------------------------------------
                         slack                                  0.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.918ns  (arrival time - required time)
  Source:                 mini_rv_u/PC/new_PC_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_12_12/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.231ns (17.247%)  route 1.108ns (82.753%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    0.316ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.576    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.531 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    -0.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.247 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        0.563     0.316    mini_rv_u/PC/CLK
    SLICE_X35Y112        FDPE                                         r  mini_rv_u/PC/new_PC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDPE (Prop_fdpe_C_Q)         0.141     0.457 f  mini_rv_u/PC/new_PC_reg[8]/Q
                         net (fo=29, routed)          0.399     0.856    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X33Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.901 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0/O
                         net (fo=39, routed)          0.342     1.243    mini_rv_u/Regfile/spo[13]
    SLICE_X29Y106        LUT6 (Prop_lut6_I4_O)        0.045     1.288 r  mini_rv_u/Regfile/dmem_i_34/O
                         net (fo=257, routed)         0.367     1.655    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_12_12/D
    SLICE_X30Y94         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_12_12/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          0.481     0.481    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.484    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.428 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    -0.136    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.107 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        0.840     0.732    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_12_12/WCLK
    SLICE_X30Y94         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_12_12/RAMS64E_D/CLK
                         clock pessimism             -0.140     0.593    
    SLICE_X30Y94         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.737    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_12_12/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 mini_rv_u/PC/new_PC_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_12_12/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.231ns (17.247%)  route 1.108ns (82.753%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    0.316ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.576    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.531 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    -0.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.247 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        0.563     0.316    mini_rv_u/PC/CLK
    SLICE_X35Y112        FDPE                                         r  mini_rv_u/PC/new_PC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDPE (Prop_fdpe_C_Q)         0.141     0.457 f  mini_rv_u/PC/new_PC_reg[8]/Q
                         net (fo=29, routed)          0.399     0.856    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X33Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.901 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0/O
                         net (fo=39, routed)          0.342     1.243    mini_rv_u/Regfile/spo[13]
    SLICE_X29Y106        LUT6 (Prop_lut6_I4_O)        0.045     1.288 r  mini_rv_u/Regfile/dmem_i_34/O
                         net (fo=257, routed)         0.367     1.655    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_12_12/D
    SLICE_X30Y94         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_12_12/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          0.481     0.481    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.484    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.428 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    -0.136    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.107 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        0.840     0.732    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_12_12/WCLK
    SLICE_X30Y94         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_12_12/RAMS64E_B/CLK
                         clock pessimism             -0.140     0.593    
    SLICE_X30Y94         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     0.698    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_12_12/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 mini_rv_u/PC/new_PC_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_12_12/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.231ns (17.247%)  route 1.108ns (82.753%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    0.316ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.576    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.531 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    -0.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.247 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        0.563     0.316    mini_rv_u/PC/CLK
    SLICE_X35Y112        FDPE                                         r  mini_rv_u/PC/new_PC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDPE (Prop_fdpe_C_Q)         0.141     0.457 f  mini_rv_u/PC/new_PC_reg[8]/Q
                         net (fo=29, routed)          0.399     0.856    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X33Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.901 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0/O
                         net (fo=39, routed)          0.342     1.243    mini_rv_u/Regfile/spo[13]
    SLICE_X29Y106        LUT6 (Prop_lut6_I4_O)        0.045     1.288 r  mini_rv_u/Regfile/dmem_i_34/O
                         net (fo=257, routed)         0.367     1.655    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_12_12/D
    SLICE_X30Y94         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_12_12/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          0.481     0.481    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.484    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.428 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    -0.136    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.107 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        0.840     0.732    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_12_12/WCLK
    SLICE_X30Y94         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_12_12/RAMS64E_C/CLK
                         clock pessimism             -0.140     0.593    
    SLICE_X30Y94         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     0.694    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_12_12/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 mini_rv_u/PC/new_PC_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_12_12/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.231ns (16.569%)  route 1.163ns (83.431%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    0.316ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.576    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.531 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    -0.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.247 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        0.563     0.316    mini_rv_u/PC/CLK
    SLICE_X35Y112        FDPE                                         r  mini_rv_u/PC/new_PC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDPE (Prop_fdpe_C_Q)         0.141     0.457 f  mini_rv_u/PC/new_PC_reg[8]/Q
                         net (fo=29, routed)          0.399     0.856    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X33Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.901 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0/O
                         net (fo=39, routed)          0.342     1.243    mini_rv_u/Regfile/spo[13]
    SLICE_X29Y106        LUT6 (Prop_lut6_I4_O)        0.045     1.288 r  mini_rv_u/Regfile/dmem_i_34/O
                         net (fo=257, routed)         0.422     1.710    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_12_12/D
    SLICE_X30Y95         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_12_12/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          0.481     0.481    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.484    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.428 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    -0.136    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.107 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        0.840     0.732    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_12_12/WCLK
    SLICE_X30Y95         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_12_12/RAMS64E_D/CLK
                         clock pessimism             -0.140     0.593    
    SLICE_X30Y95         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.737    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_12_12/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 mini_rv_u/PC/new_PC_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_5_5/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.231ns (16.526%)  route 1.167ns (83.474%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.733ns
    Source Clock Delay      (SCD):    0.316ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.576    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.531 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    -0.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.247 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        0.563     0.316    mini_rv_u/PC/CLK
    SLICE_X35Y112        FDPE                                         r  mini_rv_u/PC/new_PC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDPE (Prop_fdpe_C_Q)         0.141     0.457 f  mini_rv_u/PC/new_PC_reg[8]/Q
                         net (fo=29, routed)          0.399     0.856    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X33Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.901 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0/O
                         net (fo=39, routed)          0.488     1.388    mini_rv_u/Regfile/spo[13]
    SLICE_X35Y104        LUT6 (Prop_lut6_I4_O)        0.045     1.433 r  mini_rv_u/Regfile/dmem_i_41/O
                         net (fo=257, routed)         0.280     1.714    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_5_5/D
    SLICE_X30Y97         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_5_5/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          0.481     0.481    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.484    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.428 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    -0.136    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.107 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        0.841     0.733    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_5_5/WCLK
    SLICE_X30Y97         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_5_5/RAMS64E_D/CLK
                         clock pessimism             -0.140     0.594    
    SLICE_X30Y97         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.738    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_5_5/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 mini_rv_u/PC/new_PC_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_12_12/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.231ns (16.475%)  route 1.171ns (83.525%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    0.316ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.576    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.531 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    -0.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.247 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        0.563     0.316    mini_rv_u/PC/CLK
    SLICE_X35Y112        FDPE                                         r  mini_rv_u/PC/new_PC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDPE (Prop_fdpe_C_Q)         0.141     0.457 f  mini_rv_u/PC/new_PC_reg[8]/Q
                         net (fo=29, routed)          0.399     0.856    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X33Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.901 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0/O
                         net (fo=39, routed)          0.342     1.243    mini_rv_u/Regfile/spo[13]
    SLICE_X29Y106        LUT6 (Prop_lut6_I4_O)        0.045     1.288 r  mini_rv_u/Regfile/dmem_i_34/O
                         net (fo=257, routed)         0.430     1.718    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_12_12/D
    SLICE_X30Y93         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_12_12/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          0.481     0.481    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.484    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.428 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    -0.136    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.107 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        0.840     0.732    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_12_12/WCLK
    SLICE_X30Y93         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_12_12/RAMS64E_D/CLK
                         clock pessimism             -0.140     0.593    
    SLICE_X30Y93         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.737    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_12_12/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 mini_rv_u/PC/new_PC_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_12_12/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.231ns (16.569%)  route 1.163ns (83.431%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    0.316ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.576    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.531 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    -0.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.247 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        0.563     0.316    mini_rv_u/PC/CLK
    SLICE_X35Y112        FDPE                                         r  mini_rv_u/PC/new_PC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDPE (Prop_fdpe_C_Q)         0.141     0.457 f  mini_rv_u/PC/new_PC_reg[8]/Q
                         net (fo=29, routed)          0.399     0.856    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X33Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.901 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0/O
                         net (fo=39, routed)          0.342     1.243    mini_rv_u/Regfile/spo[13]
    SLICE_X29Y106        LUT6 (Prop_lut6_I4_O)        0.045     1.288 r  mini_rv_u/Regfile/dmem_i_34/O
                         net (fo=257, routed)         0.422     1.710    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_12_12/D
    SLICE_X30Y95         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_12_12/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          0.481     0.481    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.484    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.428 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    -0.136    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.107 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        0.840     0.732    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_12_12/WCLK
    SLICE_X30Y95         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_12_12/RAMS64E_B/CLK
                         clock pessimism             -0.140     0.593    
    SLICE_X30Y95         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     0.698    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_12_12/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 mini_rv_u/PC/new_PC_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_5_5/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.231ns (16.526%)  route 1.167ns (83.474%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.733ns
    Source Clock Delay      (SCD):    0.316ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.576    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.531 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    -0.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.247 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        0.563     0.316    mini_rv_u/PC/CLK
    SLICE_X35Y112        FDPE                                         r  mini_rv_u/PC/new_PC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDPE (Prop_fdpe_C_Q)         0.141     0.457 f  mini_rv_u/PC/new_PC_reg[8]/Q
                         net (fo=29, routed)          0.399     0.856    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X33Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.901 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0/O
                         net (fo=39, routed)          0.488     1.388    mini_rv_u/Regfile/spo[13]
    SLICE_X35Y104        LUT6 (Prop_lut6_I4_O)        0.045     1.433 r  mini_rv_u/Regfile/dmem_i_41/O
                         net (fo=257, routed)         0.280     1.714    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_5_5/D
    SLICE_X30Y97         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_5_5/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          0.481     0.481    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.484    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.428 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    -0.136    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.107 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        0.841     0.733    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_5_5/WCLK
    SLICE_X30Y97         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_5_5/RAMS64E_B/CLK
                         clock pessimism             -0.140     0.594    
    SLICE_X30Y97         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     0.699    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_5_5/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.016ns  (arrival time - required time)
  Source:                 mini_rv_u/PC/new_PC_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_12_12/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.231ns (16.569%)  route 1.163ns (83.431%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    0.316ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.576    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.531 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    -0.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.247 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        0.563     0.316    mini_rv_u/PC/CLK
    SLICE_X35Y112        FDPE                                         r  mini_rv_u/PC/new_PC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDPE (Prop_fdpe_C_Q)         0.141     0.457 f  mini_rv_u/PC/new_PC_reg[8]/Q
                         net (fo=29, routed)          0.399     0.856    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X33Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.901 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0/O
                         net (fo=39, routed)          0.342     1.243    mini_rv_u/Regfile/spo[13]
    SLICE_X29Y106        LUT6 (Prop_lut6_I4_O)        0.045     1.288 r  mini_rv_u/Regfile/dmem_i_34/O
                         net (fo=257, routed)         0.422     1.710    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_12_12/D
    SLICE_X30Y95         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_12_12/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          0.481     0.481    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.484    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.428 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    -0.136    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.107 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        0.840     0.732    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_12_12/WCLK
    SLICE_X30Y95         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_12_12/RAMS64E_C/CLK
                         clock pessimism             -0.140     0.593    
    SLICE_X30Y95         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     0.694    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_12_12/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 mini_rv_u/PC/new_PC_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_5_5/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.231ns (16.526%)  route 1.167ns (83.474%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.733ns
    Source Clock Delay      (SCD):    0.316ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.576    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.531 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    -0.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.247 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        0.563     0.316    mini_rv_u/PC/CLK
    SLICE_X35Y112        FDPE                                         r  mini_rv_u/PC/new_PC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDPE (Prop_fdpe_C_Q)         0.141     0.457 f  mini_rv_u/PC/new_PC_reg[8]/Q
                         net (fo=29, routed)          0.399     0.856    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X33Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.901 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[23]_INST_0/O
                         net (fo=39, routed)          0.488     1.388    mini_rv_u/Regfile/spo[13]
    SLICE_X35Y104        LUT6 (Prop_lut6_I4_O)        0.045     1.433 r  mini_rv_u/Regfile/dmem_i_41/O
                         net (fo=257, routed)         0.280     1.714    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_5_5/D
    SLICE_X30Y97         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_5_5/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=14, routed)          0.481     0.481    UCLK/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.484    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.428 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    -0.136    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.107 r  clk_BUFG_inst/O
                         net (fo=9280, routed)        0.841     0.733    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_5_5/WCLK
    SLICE_X30Y97         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_5_5/RAMS64E_C/CLK
                         clock pessimism             -0.140     0.594    
    SLICE_X30Y97         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     0.695    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_5_5/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  1.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { UCLK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y3   UCLK/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0   clk_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X35Y113   mini_rv_u/PC/new_PC_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         25.000      24.000     SLICE_X35Y113   mini_rv_u/PC/new_PC_reg[10]/C
Min Period        n/a     FDPE/C             n/a            1.000         25.000      24.000     SLICE_X44Y114   mini_rv_u/PC/new_PC_reg[11]/C
Min Period        n/a     FDPE/C             n/a            1.000         25.000      24.000     SLICE_X35Y115   mini_rv_u/PC/new_PC_reg[12]/C
Min Period        n/a     FDPE/C             n/a            1.000         25.000      24.000     SLICE_X35Y113   mini_rv_u/PC/new_PC_reg[13]/C
Min Period        n/a     FDPE/C             n/a            1.000         25.000      24.000     SLICE_X37Y114   mini_rv_u/PC/new_PC_reg[14]/C
Min Period        n/a     FDPE/C             n/a            1.000         25.000      24.000     SLICE_X44Y113   mini_rv_u/PC/new_PC_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X58Y128   dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_28_28/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X58Y128   dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_28_28/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X58Y128   dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_28_28/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X60Y63    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_9_9/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X60Y63    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_9_9/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X70Y124   dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_18_18/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X70Y124   dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_18_18/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X70Y124   dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_18_18/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X70Y124   dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_18_18/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X54Y118   dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_21_21/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X54Y104   dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_16_16/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X54Y104   dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_16_16/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X54Y104   dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_16_16/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X54Y104   dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_16_16/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X38Y140   dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_17_17/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X38Y140   dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_17_17/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X58Y128   dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_28_28/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X58Y128   dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_28_28/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X58Y128   dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_28_28/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X62Y94    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_1_1/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { UCLK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2   UCLK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBOUT



