Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar  8 14:37:54 2023
| Host         : DESKTOP-VEN7OOV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7s25
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            4 |
| Yes          | No                    | No                     |              11 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              60 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-------------------------------------------------+------------------------------------+------------------+----------------+--------------+
|         Clock Signal         |                  Enable Signal                  |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+-------------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  nolabel_line78/inst/clk_out | uart_writer/dout_i_1_n_0                        | btn_IBUF[0]                        |                1 |              1 |         1.00 |
|  nolabel_line78/inst/clk_out | uart_writer/FSM_sequential_current_state_reg[2] | uart_writer/rdy_reg_0              |                1 |              5 |         5.00 |
|  nolabel_line78/inst/clk_out |                                                 | btn_IBUF[0]                        |                4 |              8 |         2.00 |
|  nolabel_line78/inst/clk_out | uart_reader/bit_cnt[0]_i_2_n_0                  | uart_reader/bit_cnt[0]_i_1_n_0     |                2 |              8 |         4.00 |
|  nolabel_line78/inst/clk_out | uart_reader/E[0]                                | btn_IBUF[0]                        |                2 |              8 |         4.00 |
|  nolabel_line78/inst/clk_out | uart_reader/E[1]                                | btn_IBUF[0]                        |                2 |              8 |         4.00 |
|  nolabel_line78/inst/clk_out | uart_writer/bit_cnt[2]_i_1_n_0                  |                                    |                2 |             11 |         5.50 |
|  nolabel_line78/inst/clk_out |                                                 |                                    |                6 |             13 |         2.17 |
|  nolabel_line78/inst/clk_out | uart_writer/btn[0]                              | uart_reader/etu_cnt[14]_i_1_n_0    |                5 |             15 |         3.00 |
|  nolabel_line78/inst/clk_out | uart_writer/btn[0]                              | uart_writer/etu_cnt[14]_i_1__0_n_0 |                5 |             15 |         3.00 |
+------------------------------+-------------------------------------------------+------------------------------------+------------------+----------------+--------------+


