

================================================================
== Vivado HLS Report for 'DCT_MAT_Multiply2'
================================================================
* Date:           Wed Oct 28 17:34:07 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.41|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  802|  802|  802|  802|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row          |  144|  144|        18|          -|          -|     8|    no    |
        | + RowCaching  |   16|   16|         2|          -|          -|     8|    no    |
        |- Col          |  656|  656|        82|          -|          -|     8|    no    |
        | + Product     |   80|   80|        10|          -|          -|     8|    no    |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond3)
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	3  / true
5 --> 
	6  / (!exitcond1)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	6  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: A_cached_row [1/1] 0.00ns
:0  %A_cached_row = alloca [8 x float], align 16

ST_1: stg_17 [1/1] 1.57ns
:1  br label %1


 <State 2>: 3.45ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %tmp_1, %5 ]

ST_2: exitcond3 [1/1] 1.88ns
:1  %exitcond3 = icmp eq i4 %i, -8

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: tmp_1 [1/1] 0.80ns
:3  %tmp_1 = add i4 %i, 1

ST_2: stg_22 [1/1] 1.57ns
:4  br i1 %exitcond3, label %.preheader, label %2

ST_2: stg_23 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind

ST_2: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str2)

ST_2: tmp [1/1] 0.00ns
:2  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i, i3 0)

ST_2: p_addr_cast [1/1] 0.00ns
:3  %p_addr_cast = zext i7 %tmp to i8

ST_2: stg_27 [1/1] 1.57ns
:4  br label %3


 <State 3>: 4.43ns
ST_3: k [1/1] 0.00ns
:0  %k = phi i4 [ 0, %2 ], [ %k_2, %4 ]

ST_3: exitcond2 [1/1] 1.88ns
:1  %exitcond2 = icmp eq i4 %k, -8

ST_3: empty_3 [1/1] 0.00ns
:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: k_2 [1/1] 0.80ns
:3  %k_2 = add i4 %k, 1

ST_3: stg_32 [1/1] 0.00ns
:4  br i1 %exitcond2, label %5, label %4

ST_3: tmp_2_trn_cast [1/1] 0.00ns
:2  %tmp_2_trn_cast = zext i4 %k to i8

ST_3: p_addr1 [1/1] 1.72ns
:3  %p_addr1 = add i8 %tmp_2_trn_cast, %p_addr_cast

ST_3: tmp_7 [1/1] 0.00ns
:4  %tmp_7 = zext i8 %p_addr1 to i64

ST_3: A_addr [1/1] 0.00ns
:5  %A_addr = getelementptr [64 x float]* %A, i64 0, i64 %tmp_7

ST_3: A_load [2/2] 2.71ns
:6  %A_load = load float* %A_addr, align 4

ST_3: empty_4 [1/1] 0.00ns
:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str2, i32 %tmp_5)

ST_3: stg_39 [1/1] 0.00ns
:1  br label %1


 <State 4>: 5.10ns
ST_4: stg_40 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

ST_4: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = zext i4 %k to i64

ST_4: A_load [1/2] 2.71ns
:6  %A_load = load float* %A_addr, align 4

ST_4: A_cached_row_addr [1/1] 0.00ns
:7  %A_cached_row_addr = getelementptr inbounds [8 x float]* %A_cached_row, i64 0, i64 %tmp_2

ST_4: stg_44 [1/1] 2.39ns
:8  store float %A_load, float* %A_cached_row_addr, align 4

ST_4: stg_45 [1/1] 0.00ns
:9  br label %3


 <State 5>: 1.88ns
ST_5: j [1/1] 0.00ns
.preheader:0  %j = phi i4 [ %j_1, %9 ], [ 0, %1 ]

ST_5: exitcond1 [1/1] 1.88ns
.preheader:1  %exitcond1 = icmp eq i4 %j, -8

ST_5: empty_5 [1/1] 0.00ns
.preheader:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_5: j_1 [1/1] 0.80ns
.preheader:3  %j_1 = add i4 %j, 1

ST_5: stg_50 [1/1] 0.00ns
.preheader:4  br i1 %exitcond1, label %10, label %6

ST_5: stg_51 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind

ST_5: tmp_6 [1/1] 0.00ns
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3)

ST_5: tmp_trn_cast [1/1] 0.00ns
:2  %tmp_trn_cast = zext i4 %j to i8

ST_5: stg_54 [1/1] 1.57ns
:3  br label %7

ST_5: stg_55 [1/1] 0.00ns
:0  ret void


 <State 6>: 4.43ns
ST_6: k_1 [1/1] 0.00ns
:0  %k_1 = phi i4 [ 0, %6 ], [ %k_3, %8 ]

ST_6: temp [1/1] 0.00ns
:1  %temp = phi float [ 0.000000e+00, %6 ], [ %temp_1, %8 ]

ST_6: exitcond [1/1] 1.88ns
:2  %exitcond = icmp eq i4 %k_1, -8

ST_6: empty_6 [1/1] 0.00ns
:3  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_6: k_3 [1/1] 0.80ns
:4  %k_3 = add i4 %k_1, 1

ST_6: stg_61 [1/1] 0.00ns
:5  br i1 %exitcond, label %9, label %8

ST_6: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = zext i4 %k_1 to i64

ST_6: A_cached_row_addr_1 [1/1] 0.00ns
:2  %A_cached_row_addr_1 = getelementptr inbounds [8 x float]* %A_cached_row, i64 0, i64 %tmp_3

ST_6: A_cached_row_load [2/2] 2.39ns
:3  %A_cached_row_load = load float* %A_cached_row_addr_1, align 4

ST_6: tmp_9 [1/1] 0.00ns
:4  %tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_1, i3 0)

ST_6: p_addr2_cast [1/1] 0.00ns
:5  %p_addr2_cast = zext i7 %tmp_9 to i8

ST_6: p_addr3 [1/1] 1.72ns
:6  %p_addr3 = add i8 %tmp_trn_cast, %p_addr2_cast

ST_6: tmp_s [1/1] 0.00ns
:7  %tmp_s = zext i8 %p_addr3 to i64

ST_6: B_addr [1/1] 0.00ns
:8  %B_addr = getelementptr [64 x float]* %B, i64 0, i64 %tmp_s

ST_6: B_load [2/2] 2.71ns
:9  %B_load = load float* %B_addr, align 4

ST_6: p_addr4 [1/1] 0.00ns
:0  %p_addr4 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 4, i4 %j)

ST_6: tmp_8 [1/1] 0.00ns
:1  %tmp_8 = zext i32 %p_addr4 to i64

ST_6: C_addr [1/1] 0.00ns
:2  %C_addr = getelementptr [64 x float]* %C, i64 0, i64 %tmp_8

ST_6: stg_74 [1/1] 2.71ns
:3  store float %temp, float* %C_addr, align 4

ST_6: empty_7 [1/1] 0.00ns
:4  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_6)

ST_6: stg_76 [1/1] 0.00ns
:5  br label %.preheader


 <State 7>: 8.41ns
ST_7: A_cached_row_load [1/2] 2.39ns
:3  %A_cached_row_load = load float* %A_cached_row_addr_1, align 4

ST_7: B_load [1/2] 2.71ns
:9  %B_load = load float* %B_addr, align 4

ST_7: tmp_4 [4/4] 5.70ns
:10  %tmp_4 = fmul float %A_cached_row_load, %B_load


 <State 8>: 5.70ns
ST_8: tmp_4 [3/4] 5.70ns
:10  %tmp_4 = fmul float %A_cached_row_load, %B_load


 <State 9>: 5.70ns
ST_9: tmp_4 [2/4] 5.70ns
:10  %tmp_4 = fmul float %A_cached_row_load, %B_load


 <State 10>: 5.70ns
ST_10: tmp_4 [1/4] 5.70ns
:10  %tmp_4 = fmul float %A_cached_row_load, %B_load


 <State 11>: 7.26ns
ST_11: temp_1 [5/5] 7.26ns
:11  %temp_1 = fadd float %temp, %tmp_4


 <State 12>: 7.26ns
ST_12: temp_1 [4/5] 7.26ns
:11  %temp_1 = fadd float %temp, %tmp_4


 <State 13>: 7.26ns
ST_13: temp_1 [3/5] 7.26ns
:11  %temp_1 = fadd float %temp, %tmp_4


 <State 14>: 7.26ns
ST_14: temp_1 [2/5] 7.26ns
:11  %temp_1 = fadd float %temp, %tmp_4


 <State 15>: 7.26ns
ST_15: stg_87 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind

ST_15: temp_1 [1/5] 7.26ns
:11  %temp_1 = fadd float %temp, %tmp_4

ST_15: stg_89 [1/1] 0.00ns
:12  br label %7



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
