module square_wave (
    input wire clk,
    input wire [7:0] freq,
    output reg wave_out
);

reg [7:0] count;

always @(posedge clk) begin
    if (count == freq - 1) begin
        wave_out <= ~wave_out; // Toggle the output wave
        count <= 0; // Reset counter
    end else begin
        count <= count + 1; // Increment the counter
    end
end

initial begin
    wave_out = 0; // Initialize wave_out to 0
    count = 0; // Initialize count to 0
end

endmodule