;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; SW1
SW1__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
SW1__0__MASK EQU 0x04
SW1__0__PC EQU CYREG_PRT1_PC2
SW1__0__PORT EQU 1
SW1__0__SHIFT EQU 2
SW1__AG EQU CYREG_PRT1_AG
SW1__AMUX EQU CYREG_PRT1_AMUX
SW1__BIE EQU CYREG_PRT1_BIE
SW1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SW1__BYP EQU CYREG_PRT1_BYP
SW1__CTL EQU CYREG_PRT1_CTL
SW1__DM0 EQU CYREG_PRT1_DM0
SW1__DM1 EQU CYREG_PRT1_DM1
SW1__DM2 EQU CYREG_PRT1_DM2
SW1__DR EQU CYREG_PRT1_DR
SW1__INP_DIS EQU CYREG_PRT1_INP_DIS
SW1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SW1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SW1__LCD_EN EQU CYREG_PRT1_LCD_EN
SW1__MASK EQU 0x04
SW1__PORT EQU 1
SW1__PRT EQU CYREG_PRT1_PRT
SW1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SW1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SW1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SW1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SW1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SW1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SW1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SW1__PS EQU CYREG_PRT1_PS
SW1__SHIFT EQU 2
SW1__SLW EQU CYREG_PRT1_SLW

; SF2F
SF2F__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
SF2F__0__MASK EQU 0x80
SF2F__0__PC EQU CYREG_PRT12_PC7
SF2F__0__PORT EQU 12
SF2F__0__SHIFT EQU 7
SF2F__AG EQU CYREG_PRT12_AG
SF2F__BIE EQU CYREG_PRT12_BIE
SF2F__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SF2F__BYP EQU CYREG_PRT12_BYP
SF2F__DM0 EQU CYREG_PRT12_DM0
SF2F__DM1 EQU CYREG_PRT12_DM1
SF2F__DM2 EQU CYREG_PRT12_DM2
SF2F__DR EQU CYREG_PRT12_DR
SF2F__INP_DIS EQU CYREG_PRT12_INP_DIS
SF2F__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SF2F__MASK EQU 0x80
SF2F__PORT EQU 12
SF2F__PRT EQU CYREG_PRT12_PRT
SF2F__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SF2F__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SF2F__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SF2F__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SF2F__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SF2F__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SF2F__PS EQU CYREG_PRT12_PS
SF2F__SHIFT EQU 7
SF2F__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SF2F__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SF2F__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SF2F__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SF2F__SLW EQU CYREG_PRT12_SLW

; CR_DE
CR_DE__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
CR_DE__0__MASK EQU 0x20
CR_DE__0__PC EQU CYREG_PRT3_PC5
CR_DE__0__PORT EQU 3
CR_DE__0__SHIFT EQU 5
CR_DE__AG EQU CYREG_PRT3_AG
CR_DE__AMUX EQU CYREG_PRT3_AMUX
CR_DE__BIE EQU CYREG_PRT3_BIE
CR_DE__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CR_DE__BYP EQU CYREG_PRT3_BYP
CR_DE__CTL EQU CYREG_PRT3_CTL
CR_DE__DM0 EQU CYREG_PRT3_DM0
CR_DE__DM1 EQU CYREG_PRT3_DM1
CR_DE__DM2 EQU CYREG_PRT3_DM2
CR_DE__DR EQU CYREG_PRT3_DR
CR_DE__INP_DIS EQU CYREG_PRT3_INP_DIS
CR_DE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
CR_DE__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CR_DE__LCD_EN EQU CYREG_PRT3_LCD_EN
CR_DE__MASK EQU 0x20
CR_DE__PORT EQU 3
CR_DE__PRT EQU CYREG_PRT3_PRT
CR_DE__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CR_DE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CR_DE__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CR_DE__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CR_DE__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CR_DE__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CR_DE__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CR_DE__PS EQU CYREG_PRT3_PS
CR_DE__SHIFT EQU 5
CR_DE__SLW EQU CYREG_PRT3_SLW

; CR_Rx
CR_Rx__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
CR_Rx__0__MASK EQU 0x08
CR_Rx__0__PC EQU CYREG_PRT3_PC3
CR_Rx__0__PORT EQU 3
CR_Rx__0__SHIFT EQU 3
CR_Rx__AG EQU CYREG_PRT3_AG
CR_Rx__AMUX EQU CYREG_PRT3_AMUX
CR_Rx__BIE EQU CYREG_PRT3_BIE
CR_Rx__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CR_Rx__BYP EQU CYREG_PRT3_BYP
CR_Rx__CTL EQU CYREG_PRT3_CTL
CR_Rx__DM0 EQU CYREG_PRT3_DM0
CR_Rx__DM1 EQU CYREG_PRT3_DM1
CR_Rx__DM2 EQU CYREG_PRT3_DM2
CR_Rx__DR EQU CYREG_PRT3_DR
CR_Rx__INP_DIS EQU CYREG_PRT3_INP_DIS
CR_Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
CR_Rx__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CR_Rx__LCD_EN EQU CYREG_PRT3_LCD_EN
CR_Rx__MASK EQU 0x08
CR_Rx__PORT EQU 3
CR_Rx__PRT EQU CYREG_PRT3_PRT
CR_Rx__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CR_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CR_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CR_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CR_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CR_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CR_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CR_Rx__PS EQU CYREG_PRT3_PS
CR_Rx__SHIFT EQU 3
CR_Rx__SLW EQU CYREG_PRT3_SLW

; CR_Tx
CR_Tx__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
CR_Tx__0__MASK EQU 0x02
CR_Tx__0__PC EQU CYREG_PRT3_PC1
CR_Tx__0__PORT EQU 3
CR_Tx__0__SHIFT EQU 1
CR_Tx__AG EQU CYREG_PRT3_AG
CR_Tx__AMUX EQU CYREG_PRT3_AMUX
CR_Tx__BIE EQU CYREG_PRT3_BIE
CR_Tx__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CR_Tx__BYP EQU CYREG_PRT3_BYP
CR_Tx__CTL EQU CYREG_PRT3_CTL
CR_Tx__DM0 EQU CYREG_PRT3_DM0
CR_Tx__DM1 EQU CYREG_PRT3_DM1
CR_Tx__DM2 EQU CYREG_PRT3_DM2
CR_Tx__DR EQU CYREG_PRT3_DR
CR_Tx__INP_DIS EQU CYREG_PRT3_INP_DIS
CR_Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
CR_Tx__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CR_Tx__LCD_EN EQU CYREG_PRT3_LCD_EN
CR_Tx__MASK EQU 0x02
CR_Tx__PORT EQU 3
CR_Tx__PRT EQU CYREG_PRT3_PRT
CR_Tx__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CR_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CR_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CR_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CR_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CR_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CR_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CR_Tx__PS EQU CYREG_PRT3_PS
CR_Tx__SHIFT EQU 1
CR_Tx__SLW EQU CYREG_PRT3_SLW

; PS_D0
PS_D0__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
PS_D0__0__MASK EQU 0x01
PS_D0__0__PC EQU CYREG_PRT0_PC0
PS_D0__0__PORT EQU 0
PS_D0__0__SHIFT EQU 0
PS_D0__AG EQU CYREG_PRT0_AG
PS_D0__AMUX EQU CYREG_PRT0_AMUX
PS_D0__BIE EQU CYREG_PRT0_BIE
PS_D0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PS_D0__BYP EQU CYREG_PRT0_BYP
PS_D0__CTL EQU CYREG_PRT0_CTL
PS_D0__DM0 EQU CYREG_PRT0_DM0
PS_D0__DM1 EQU CYREG_PRT0_DM1
PS_D0__DM2 EQU CYREG_PRT0_DM2
PS_D0__DR EQU CYREG_PRT0_DR
PS_D0__INP_DIS EQU CYREG_PRT0_INP_DIS
PS_D0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PS_D0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PS_D0__LCD_EN EQU CYREG_PRT0_LCD_EN
PS_D0__MASK EQU 0x01
PS_D0__PORT EQU 0
PS_D0__PRT EQU CYREG_PRT0_PRT
PS_D0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PS_D0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PS_D0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PS_D0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PS_D0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PS_D0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PS_D0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PS_D0__PS EQU CYREG_PRT0_PS
PS_D0__SHIFT EQU 0
PS_D0__SLW EQU CYREG_PRT0_SLW

; PS_D1
PS_D1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
PS_D1__0__MASK EQU 0x02
PS_D1__0__PC EQU CYREG_PRT0_PC1
PS_D1__0__PORT EQU 0
PS_D1__0__SHIFT EQU 1
PS_D1__AG EQU CYREG_PRT0_AG
PS_D1__AMUX EQU CYREG_PRT0_AMUX
PS_D1__BIE EQU CYREG_PRT0_BIE
PS_D1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PS_D1__BYP EQU CYREG_PRT0_BYP
PS_D1__CTL EQU CYREG_PRT0_CTL
PS_D1__DM0 EQU CYREG_PRT0_DM0
PS_D1__DM1 EQU CYREG_PRT0_DM1
PS_D1__DM2 EQU CYREG_PRT0_DM2
PS_D1__DR EQU CYREG_PRT0_DR
PS_D1__INP_DIS EQU CYREG_PRT0_INP_DIS
PS_D1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PS_D1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PS_D1__LCD_EN EQU CYREG_PRT0_LCD_EN
PS_D1__MASK EQU 0x02
PS_D1__PORT EQU 0
PS_D1__PRT EQU CYREG_PRT0_PRT
PS_D1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PS_D1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PS_D1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PS_D1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PS_D1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PS_D1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PS_D1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PS_D1__PS EQU CYREG_PRT0_PS
PS_D1__SHIFT EQU 1
PS_D1__SLW EQU CYREG_PRT0_SLW

; TX_EN
TX_EN__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
TX_EN__0__MASK EQU 0x04
TX_EN__0__PC EQU CYREG_PRT3_PC2
TX_EN__0__PORT EQU 3
TX_EN__0__SHIFT EQU 2
TX_EN__AG EQU CYREG_PRT3_AG
TX_EN__AMUX EQU CYREG_PRT3_AMUX
TX_EN__BIE EQU CYREG_PRT3_BIE
TX_EN__BIT_MASK EQU CYREG_PRT3_BIT_MASK
TX_EN__BYP EQU CYREG_PRT3_BYP
TX_EN__CTL EQU CYREG_PRT3_CTL
TX_EN__DM0 EQU CYREG_PRT3_DM0
TX_EN__DM1 EQU CYREG_PRT3_DM1
TX_EN__DM2 EQU CYREG_PRT3_DM2
TX_EN__DR EQU CYREG_PRT3_DR
TX_EN__INP_DIS EQU CYREG_PRT3_INP_DIS
TX_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
TX_EN__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
TX_EN__LCD_EN EQU CYREG_PRT3_LCD_EN
TX_EN__MASK EQU 0x04
TX_EN__PORT EQU 3
TX_EN__PRT EQU CYREG_PRT3_PRT
TX_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
TX_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
TX_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
TX_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
TX_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
TX_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
TX_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
TX_EN__PS EQU CYREG_PRT3_PS
TX_EN__SHIFT EQU 2
TX_EN__SLW EQU CYREG_PRT3_SLW

; ACS_Rx
ACS_Rx__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
ACS_Rx__0__MASK EQU 0x01
ACS_Rx__0__PC EQU CYREG_PRT3_PC0
ACS_Rx__0__PORT EQU 3
ACS_Rx__0__SHIFT EQU 0
ACS_Rx__AG EQU CYREG_PRT3_AG
ACS_Rx__AMUX EQU CYREG_PRT3_AMUX
ACS_Rx__BIE EQU CYREG_PRT3_BIE
ACS_Rx__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ACS_Rx__BYP EQU CYREG_PRT3_BYP
ACS_Rx__CTL EQU CYREG_PRT3_CTL
ACS_Rx__DM0 EQU CYREG_PRT3_DM0
ACS_Rx__DM1 EQU CYREG_PRT3_DM1
ACS_Rx__DM2 EQU CYREG_PRT3_DM2
ACS_Rx__DR EQU CYREG_PRT3_DR
ACS_Rx__INP_DIS EQU CYREG_PRT3_INP_DIS
ACS_Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ACS_Rx__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ACS_Rx__LCD_EN EQU CYREG_PRT3_LCD_EN
ACS_Rx__MASK EQU 0x01
ACS_Rx__PORT EQU 3
ACS_Rx__PRT EQU CYREG_PRT3_PRT
ACS_Rx__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ACS_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ACS_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ACS_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ACS_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ACS_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ACS_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ACS_Rx__PS EQU CYREG_PRT3_PS
ACS_Rx__SHIFT EQU 0
ACS_Rx__SLW EQU CYREG_PRT3_SLW

; ACS_Tx
ACS_Tx__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
ACS_Tx__0__MASK EQU 0x10
ACS_Tx__0__PC EQU CYREG_PRT3_PC4
ACS_Tx__0__PORT EQU 3
ACS_Tx__0__SHIFT EQU 4
ACS_Tx__AG EQU CYREG_PRT3_AG
ACS_Tx__AMUX EQU CYREG_PRT3_AMUX
ACS_Tx__BIE EQU CYREG_PRT3_BIE
ACS_Tx__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ACS_Tx__BYP EQU CYREG_PRT3_BYP
ACS_Tx__CTL EQU CYREG_PRT3_CTL
ACS_Tx__DM0 EQU CYREG_PRT3_DM0
ACS_Tx__DM1 EQU CYREG_PRT3_DM1
ACS_Tx__DM2 EQU CYREG_PRT3_DM2
ACS_Tx__DR EQU CYREG_PRT3_DR
ACS_Tx__INP_DIS EQU CYREG_PRT3_INP_DIS
ACS_Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ACS_Tx__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ACS_Tx__LCD_EN EQU CYREG_PRT3_LCD_EN
ACS_Tx__MASK EQU 0x10
ACS_Tx__PORT EQU 3
ACS_Tx__PRT EQU CYREG_PRT3_PRT
ACS_Tx__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ACS_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ACS_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ACS_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ACS_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ACS_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ACS_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ACS_Tx__PS EQU CYREG_PRT3_PS
ACS_Tx__SHIFT EQU 4
ACS_Tx__SLW EQU CYREG_PRT3_SLW

; EZI2Cs
EZI2Cs_I2C_Prim__ADR EQU CYREG_I2C_ADR
EZI2Cs_I2C_Prim__CFG EQU CYREG_I2C_CFG
EZI2Cs_I2C_Prim__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
EZI2Cs_I2C_Prim__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
EZI2Cs_I2C_Prim__CSR EQU CYREG_I2C_CSR
EZI2Cs_I2C_Prim__D EQU CYREG_I2C_D
EZI2Cs_I2C_Prim__MCSR EQU CYREG_I2C_MCSR
EZI2Cs_I2C_Prim__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
EZI2Cs_I2C_Prim__PM_ACT_MSK EQU 0x04
EZI2Cs_I2C_Prim__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
EZI2Cs_I2C_Prim__PM_STBY_MSK EQU 0x04
EZI2Cs_I2C_Prim__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
EZI2Cs_I2C_Prim__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
EZI2Cs_I2C_Prim__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
EZI2Cs_I2C_Prim__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
EZI2Cs_I2C_Prim__XCFG EQU CYREG_I2C_XCFG
EZI2Cs_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
EZI2Cs_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
EZI2Cs_isr__INTC_MASK EQU 0x8000
EZI2Cs_isr__INTC_NUMBER EQU 15
EZI2Cs_isr__INTC_PRIOR_NUM EQU 7
EZI2Cs_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
EZI2Cs_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
EZI2Cs_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; REED_1
REED_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
REED_1__0__MASK EQU 0x10
REED_1__0__PC EQU CYREG_PRT1_PC4
REED_1__0__PORT EQU 1
REED_1__0__SHIFT EQU 4
REED_1__AG EQU CYREG_PRT1_AG
REED_1__AMUX EQU CYREG_PRT1_AMUX
REED_1__BIE EQU CYREG_PRT1_BIE
REED_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
REED_1__BYP EQU CYREG_PRT1_BYP
REED_1__CTL EQU CYREG_PRT1_CTL
REED_1__DM0 EQU CYREG_PRT1_DM0
REED_1__DM1 EQU CYREG_PRT1_DM1
REED_1__DM2 EQU CYREG_PRT1_DM2
REED_1__DR EQU CYREG_PRT1_DR
REED_1__INP_DIS EQU CYREG_PRT1_INP_DIS
REED_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
REED_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
REED_1__LCD_EN EQU CYREG_PRT1_LCD_EN
REED_1__MASK EQU 0x10
REED_1__PORT EQU 1
REED_1__PRT EQU CYREG_PRT1_PRT
REED_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
REED_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
REED_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
REED_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
REED_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
REED_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
REED_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
REED_1__PS EQU CYREG_PRT1_PS
REED_1__SHIFT EQU 4
REED_1__SLW EQU CYREG_PRT1_SLW

; REED_2
REED_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
REED_2__0__MASK EQU 0x08
REED_2__0__PC EQU CYREG_PRT1_PC3
REED_2__0__PORT EQU 1
REED_2__0__SHIFT EQU 3
REED_2__AG EQU CYREG_PRT1_AG
REED_2__AMUX EQU CYREG_PRT1_AMUX
REED_2__BIE EQU CYREG_PRT1_BIE
REED_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
REED_2__BYP EQU CYREG_PRT1_BYP
REED_2__CTL EQU CYREG_PRT1_CTL
REED_2__DM0 EQU CYREG_PRT1_DM0
REED_2__DM1 EQU CYREG_PRT1_DM1
REED_2__DM2 EQU CYREG_PRT1_DM2
REED_2__DR EQU CYREG_PRT1_DR
REED_2__INP_DIS EQU CYREG_PRT1_INP_DIS
REED_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
REED_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
REED_2__LCD_EN EQU CYREG_PRT1_LCD_EN
REED_2__MASK EQU 0x08
REED_2__PORT EQU 1
REED_2__PRT EQU CYREG_PRT1_PRT
REED_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
REED_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
REED_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
REED_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
REED_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
REED_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
REED_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
REED_2__PS EQU CYREG_PRT1_PS
REED_2__SHIFT EQU 3
REED_2__SLW EQU CYREG_PRT1_SLW

; SW_Rst
SW_Rst__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
SW_Rst__0__MASK EQU 0x20
SW_Rst__0__PC EQU CYREG_PRT2_PC5
SW_Rst__0__PORT EQU 2
SW_Rst__0__SHIFT EQU 5
SW_Rst__AG EQU CYREG_PRT2_AG
SW_Rst__AMUX EQU CYREG_PRT2_AMUX
SW_Rst__BIE EQU CYREG_PRT2_BIE
SW_Rst__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SW_Rst__BYP EQU CYREG_PRT2_BYP
SW_Rst__CTL EQU CYREG_PRT2_CTL
SW_Rst__DM0 EQU CYREG_PRT2_DM0
SW_Rst__DM1 EQU CYREG_PRT2_DM1
SW_Rst__DM2 EQU CYREG_PRT2_DM2
SW_Rst__DR EQU CYREG_PRT2_DR
SW_Rst__INP_DIS EQU CYREG_PRT2_INP_DIS
SW_Rst__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SW_Rst__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SW_Rst__LCD_EN EQU CYREG_PRT2_LCD_EN
SW_Rst__MASK EQU 0x20
SW_Rst__PORT EQU 2
SW_Rst__PRT EQU CYREG_PRT2_PRT
SW_Rst__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SW_Rst__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SW_Rst__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SW_Rst__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SW_Rst__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SW_Rst__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SW_Rst__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SW_Rst__PS EQU CYREG_PRT2_PS
SW_Rst__SHIFT EQU 5
SW_Rst__SLW EQU CYREG_PRT2_SLW

; UART_1
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
UART_1_BUART_sCR_SyncCtl_CtrlReg__2__MASK EQU 0x04
UART_1_BUART_sCR_SyncCtl_CtrlReg__2__POS EQU 2
UART_1_BUART_sCR_SyncCtl_CtrlReg__3__MASK EQU 0x08
UART_1_BUART_sCR_SyncCtl_CtrlReg__3__POS EQU 3
UART_1_BUART_sCR_SyncCtl_CtrlReg__4__MASK EQU 0x10
UART_1_BUART_sCR_SyncCtl_CtrlReg__4__POS EQU 4
UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB11_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__MASK EQU 0x1C
UART_1_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB01_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB01_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB01_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB01_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB01_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB05_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB05_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB05_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB05_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB05_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB05_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
UART_1_BUART_sRX_RxSts__2__MASK EQU 0x04
UART_1_BUART_sRX_RxSts__2__POS EQU 2
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x3C
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB05_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB05_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB15_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB15_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB15_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB15_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB15_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB15_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB14_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB14_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB14_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB14_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB14_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB14_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB14_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB14_ST

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x03
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x08
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x08

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x06
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x40
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x40

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x00
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x01
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x01

; Clock_4
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x05
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x20
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x20

; Clock_5
Clock_5__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_5__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_5__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_5__CFG2_SRC_SEL_MASK EQU 0x07
Clock_5__INDEX EQU 0x04
Clock_5__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_5__PM_ACT_MSK EQU 0x10
Clock_5__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_5__PM_STBY_MSK EQU 0x10

; Clock_6
Clock_6__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
Clock_6__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
Clock_6__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
Clock_6__CFG2_SRC_SEL_MASK EQU 0x07
Clock_6__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
Clock_6__CFG3_PHASE_DLY_MASK EQU 0x0F
Clock_6__INDEX EQU 0x00
Clock_6__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
Clock_6__PM_ACT_MSK EQU 0x01
Clock_6__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
Clock_6__PM_STBY_MSK EQU 0x01

; FltrReg
FltrReg_sts_sts_reg__0__MASK EQU 0x01
FltrReg_sts_sts_reg__0__POS EQU 0
FltrReg_sts_sts_reg__1__MASK EQU 0x02
FltrReg_sts_sts_reg__1__POS EQU 1
FltrReg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
FltrReg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
FltrReg_sts_sts_reg__MASK EQU 0x03
FltrReg_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB08_MSK
FltrReg_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
FltrReg_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
FltrReg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
FltrReg_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
FltrReg_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
FltrReg_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB08_ST

; LEDG_IN
LEDG_IN__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
LEDG_IN__0__MASK EQU 0x40
LEDG_IN__0__PC EQU CYREG_PRT0_PC6
LEDG_IN__0__PORT EQU 0
LEDG_IN__0__SHIFT EQU 6
LEDG_IN__AG EQU CYREG_PRT0_AG
LEDG_IN__AMUX EQU CYREG_PRT0_AMUX
LEDG_IN__BIE EQU CYREG_PRT0_BIE
LEDG_IN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LEDG_IN__BYP EQU CYREG_PRT0_BYP
LEDG_IN__CTL EQU CYREG_PRT0_CTL
LEDG_IN__DM0 EQU CYREG_PRT0_DM0
LEDG_IN__DM1 EQU CYREG_PRT0_DM1
LEDG_IN__DM2 EQU CYREG_PRT0_DM2
LEDG_IN__DR EQU CYREG_PRT0_DR
LEDG_IN__INP_DIS EQU CYREG_PRT0_INP_DIS
LEDG_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LEDG_IN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LEDG_IN__LCD_EN EQU CYREG_PRT0_LCD_EN
LEDG_IN__MASK EQU 0x40
LEDG_IN__PORT EQU 0
LEDG_IN__PRT EQU CYREG_PRT0_PRT
LEDG_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LEDG_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LEDG_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LEDG_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LEDG_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LEDG_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LEDG_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LEDG_IN__PS EQU CYREG_PRT0_PS
LEDG_IN__SHIFT EQU 6
LEDG_IN__SLW EQU CYREG_PRT0_SLW

; LEDR_IN
LEDR_IN__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
LEDR_IN__0__MASK EQU 0x10
LEDR_IN__0__PC EQU CYREG_IO_PC_PRT15_PC4
LEDR_IN__0__PORT EQU 15
LEDR_IN__0__SHIFT EQU 4
LEDR_IN__AG EQU CYREG_PRT15_AG
LEDR_IN__AMUX EQU CYREG_PRT15_AMUX
LEDR_IN__BIE EQU CYREG_PRT15_BIE
LEDR_IN__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LEDR_IN__BYP EQU CYREG_PRT15_BYP
LEDR_IN__CTL EQU CYREG_PRT15_CTL
LEDR_IN__DM0 EQU CYREG_PRT15_DM0
LEDR_IN__DM1 EQU CYREG_PRT15_DM1
LEDR_IN__DM2 EQU CYREG_PRT15_DM2
LEDR_IN__DR EQU CYREG_PRT15_DR
LEDR_IN__INP_DIS EQU CYREG_PRT15_INP_DIS
LEDR_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
LEDR_IN__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LEDR_IN__LCD_EN EQU CYREG_PRT15_LCD_EN
LEDR_IN__MASK EQU 0x10
LEDR_IN__PORT EQU 15
LEDR_IN__PRT EQU CYREG_PRT15_PRT
LEDR_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LEDR_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LEDR_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LEDR_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LEDR_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LEDR_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LEDR_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LEDR_IN__PS EQU CYREG_PRT15_PS
LEDR_IN__SHIFT EQU 4
LEDR_IN__SLW EQU CYREG_PRT15_SLW

; LED_GRN
LED_GRN__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
LED_GRN__0__MASK EQU 0x40
LED_GRN__0__PC EQU CYREG_PRT1_PC6
LED_GRN__0__PORT EQU 1
LED_GRN__0__SHIFT EQU 6
LED_GRN__AG EQU CYREG_PRT1_AG
LED_GRN__AMUX EQU CYREG_PRT1_AMUX
LED_GRN__BIE EQU CYREG_PRT1_BIE
LED_GRN__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED_GRN__BYP EQU CYREG_PRT1_BYP
LED_GRN__CTL EQU CYREG_PRT1_CTL
LED_GRN__DM0 EQU CYREG_PRT1_DM0
LED_GRN__DM1 EQU CYREG_PRT1_DM1
LED_GRN__DM2 EQU CYREG_PRT1_DM2
LED_GRN__DR EQU CYREG_PRT1_DR
LED_GRN__INP_DIS EQU CYREG_PRT1_INP_DIS
LED_GRN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED_GRN__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED_GRN__LCD_EN EQU CYREG_PRT1_LCD_EN
LED_GRN__MASK EQU 0x40
LED_GRN__PORT EQU 1
LED_GRN__PRT EQU CYREG_PRT1_PRT
LED_GRN__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED_GRN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED_GRN__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED_GRN__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED_GRN__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED_GRN__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED_GRN__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED_GRN__PS EQU CYREG_PRT1_PS
LED_GRN__SHIFT EQU 6
LED_GRN__SLW EQU CYREG_PRT1_SLW

; LED_RED
LED_RED__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
LED_RED__0__MASK EQU 0x10
LED_RED__0__PC EQU CYREG_PRT2_PC4
LED_RED__0__PORT EQU 2
LED_RED__0__SHIFT EQU 4
LED_RED__AG EQU CYREG_PRT2_AG
LED_RED__AMUX EQU CYREG_PRT2_AMUX
LED_RED__BIE EQU CYREG_PRT2_BIE
LED_RED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_RED__BYP EQU CYREG_PRT2_BYP
LED_RED__CTL EQU CYREG_PRT2_CTL
LED_RED__DM0 EQU CYREG_PRT2_DM0
LED_RED__DM1 EQU CYREG_PRT2_DM1
LED_RED__DM2 EQU CYREG_PRT2_DM2
LED_RED__DR EQU CYREG_PRT2_DR
LED_RED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_RED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_RED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_RED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_RED__MASK EQU 0x10
LED_RED__PORT EQU 2
LED_RED__PRT EQU CYREG_PRT2_PRT
LED_RED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_RED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_RED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_RED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_RED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_RED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_RED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_RED__PS EQU CYREG_PRT2_PS
LED_RED__SHIFT EQU 4
LED_RED__SLW EQU CYREG_PRT2_SLW

; LED_YEL
LED_YEL__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
LED_YEL__0__MASK EQU 0x80
LED_YEL__0__PC EQU CYREG_PRT1_PC7
LED_YEL__0__PORT EQU 1
LED_YEL__0__SHIFT EQU 7
LED_YEL__AG EQU CYREG_PRT1_AG
LED_YEL__AMUX EQU CYREG_PRT1_AMUX
LED_YEL__BIE EQU CYREG_PRT1_BIE
LED_YEL__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED_YEL__BYP EQU CYREG_PRT1_BYP
LED_YEL__CTL EQU CYREG_PRT1_CTL
LED_YEL__DM0 EQU CYREG_PRT1_DM0
LED_YEL__DM1 EQU CYREG_PRT1_DM1
LED_YEL__DM2 EQU CYREG_PRT1_DM2
LED_YEL__DR EQU CYREG_PRT1_DR
LED_YEL__INP_DIS EQU CYREG_PRT1_INP_DIS
LED_YEL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED_YEL__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED_YEL__LCD_EN EQU CYREG_PRT1_LCD_EN
LED_YEL__MASK EQU 0x80
LED_YEL__PORT EQU 1
LED_YEL__PRT EQU CYREG_PRT1_PRT
LED_YEL__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED_YEL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED_YEL__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED_YEL__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED_YEL__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED_YEL__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED_YEL__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED_YEL__PS EQU CYREG_PRT1_PS
LED_YEL__SHIFT EQU 7
LED_YEL__SLW EQU CYREG_PRT1_SLW

; POE_RST
POE_RST__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
POE_RST__0__MASK EQU 0x80
POE_RST__0__PC EQU CYREG_PRT2_PC7
POE_RST__0__PORT EQU 2
POE_RST__0__SHIFT EQU 7
POE_RST__AG EQU CYREG_PRT2_AG
POE_RST__AMUX EQU CYREG_PRT2_AMUX
POE_RST__BIE EQU CYREG_PRT2_BIE
POE_RST__BIT_MASK EQU CYREG_PRT2_BIT_MASK
POE_RST__BYP EQU CYREG_PRT2_BYP
POE_RST__CTL EQU CYREG_PRT2_CTL
POE_RST__DM0 EQU CYREG_PRT2_DM0
POE_RST__DM1 EQU CYREG_PRT2_DM1
POE_RST__DM2 EQU CYREG_PRT2_DM2
POE_RST__DR EQU CYREG_PRT2_DR
POE_RST__INP_DIS EQU CYREG_PRT2_INP_DIS
POE_RST__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
POE_RST__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
POE_RST__LCD_EN EQU CYREG_PRT2_LCD_EN
POE_RST__MASK EQU 0x80
POE_RST__PORT EQU 2
POE_RST__PRT EQU CYREG_PRT2_PRT
POE_RST__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
POE_RST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
POE_RST__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
POE_RST__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
POE_RST__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
POE_RST__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
POE_RST__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
POE_RST__PS EQU CYREG_PRT2_PS
POE_RST__SHIFT EQU 7
POE_RST__SLW EQU CYREG_PRT2_SLW

; Pin_WD0
Pin_WD0__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_WD0__0__MASK EQU 0x02
Pin_WD0__0__PC EQU CYREG_PRT2_PC1
Pin_WD0__0__PORT EQU 2
Pin_WD0__0__SHIFT EQU 1
Pin_WD0__AG EQU CYREG_PRT2_AG
Pin_WD0__AMUX EQU CYREG_PRT2_AMUX
Pin_WD0__BIE EQU CYREG_PRT2_BIE
Pin_WD0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_WD0__BYP EQU CYREG_PRT2_BYP
Pin_WD0__CTL EQU CYREG_PRT2_CTL
Pin_WD0__DM0 EQU CYREG_PRT2_DM0
Pin_WD0__DM1 EQU CYREG_PRT2_DM1
Pin_WD0__DM2 EQU CYREG_PRT2_DM2
Pin_WD0__DR EQU CYREG_PRT2_DR
Pin_WD0__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_WD0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_WD0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_WD0__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_WD0__MASK EQU 0x02
Pin_WD0__PORT EQU 2
Pin_WD0__PRT EQU CYREG_PRT2_PRT
Pin_WD0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_WD0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_WD0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_WD0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_WD0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_WD0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_WD0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_WD0__PS EQU CYREG_PRT2_PS
Pin_WD0__SHIFT EQU 1
Pin_WD0__SLW EQU CYREG_PRT2_SLW

; Pin_WD1
Pin_WD1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Pin_WD1__0__MASK EQU 0x01
Pin_WD1__0__PC EQU CYREG_PRT2_PC0
Pin_WD1__0__PORT EQU 2
Pin_WD1__0__SHIFT EQU 0
Pin_WD1__AG EQU CYREG_PRT2_AG
Pin_WD1__AMUX EQU CYREG_PRT2_AMUX
Pin_WD1__BIE EQU CYREG_PRT2_BIE
Pin_WD1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_WD1__BYP EQU CYREG_PRT2_BYP
Pin_WD1__CTL EQU CYREG_PRT2_CTL
Pin_WD1__DM0 EQU CYREG_PRT2_DM0
Pin_WD1__DM1 EQU CYREG_PRT2_DM1
Pin_WD1__DM2 EQU CYREG_PRT2_DM2
Pin_WD1__DR EQU CYREG_PRT2_DR
Pin_WD1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_WD1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_WD1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_WD1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_WD1__MASK EQU 0x01
Pin_WD1__PORT EQU 2
Pin_WD1__PRT EQU CYREG_PRT2_PRT
Pin_WD1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_WD1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_WD1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_WD1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_WD1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_WD1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_WD1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_WD1__PS EQU CYREG_PRT2_PS
Pin_WD1__SHIFT EQU 0
Pin_WD1__SLW EQU CYREG_PRT2_SLW

; RELAY_A
RELAY_A__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
RELAY_A__0__MASK EQU 0x04
RELAY_A__0__PC EQU CYREG_PRT2_PC2
RELAY_A__0__PORT EQU 2
RELAY_A__0__SHIFT EQU 2
RELAY_A__AG EQU CYREG_PRT2_AG
RELAY_A__AMUX EQU CYREG_PRT2_AMUX
RELAY_A__BIE EQU CYREG_PRT2_BIE
RELAY_A__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RELAY_A__BYP EQU CYREG_PRT2_BYP
RELAY_A__CTL EQU CYREG_PRT2_CTL
RELAY_A__DM0 EQU CYREG_PRT2_DM0
RELAY_A__DM1 EQU CYREG_PRT2_DM1
RELAY_A__DM2 EQU CYREG_PRT2_DM2
RELAY_A__DR EQU CYREG_PRT2_DR
RELAY_A__INP_DIS EQU CYREG_PRT2_INP_DIS
RELAY_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RELAY_A__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RELAY_A__LCD_EN EQU CYREG_PRT2_LCD_EN
RELAY_A__MASK EQU 0x04
RELAY_A__PORT EQU 2
RELAY_A__PRT EQU CYREG_PRT2_PRT
RELAY_A__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RELAY_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RELAY_A__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RELAY_A__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RELAY_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RELAY_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RELAY_A__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RELAY_A__PS EQU CYREG_PRT2_PS
RELAY_A__SHIFT EQU 2
RELAY_A__SLW EQU CYREG_PRT2_SLW

; RELAY_B
RELAY_B__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
RELAY_B__0__MASK EQU 0x08
RELAY_B__0__PC EQU CYREG_PRT2_PC3
RELAY_B__0__PORT EQU 2
RELAY_B__0__SHIFT EQU 3
RELAY_B__AG EQU CYREG_PRT2_AG
RELAY_B__AMUX EQU CYREG_PRT2_AMUX
RELAY_B__BIE EQU CYREG_PRT2_BIE
RELAY_B__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RELAY_B__BYP EQU CYREG_PRT2_BYP
RELAY_B__CTL EQU CYREG_PRT2_CTL
RELAY_B__DM0 EQU CYREG_PRT2_DM0
RELAY_B__DM1 EQU CYREG_PRT2_DM1
RELAY_B__DM2 EQU CYREG_PRT2_DM2
RELAY_B__DR EQU CYREG_PRT2_DR
RELAY_B__INP_DIS EQU CYREG_PRT2_INP_DIS
RELAY_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RELAY_B__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RELAY_B__LCD_EN EQU CYREG_PRT2_LCD_EN
RELAY_B__MASK EQU 0x08
RELAY_B__PORT EQU 2
RELAY_B__PRT EQU CYREG_PRT2_PRT
RELAY_B__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RELAY_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RELAY_B__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RELAY_B__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RELAY_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RELAY_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RELAY_B__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RELAY_B__PS EQU CYREG_PRT2_PS
RELAY_B__SHIFT EQU 3
RELAY_B__SLW EQU CYREG_PRT2_SLW

; SCL_RTC
SCL_RTC__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL_RTC__0__MASK EQU 0x01
SCL_RTC__0__PC EQU CYREG_PRT12_PC0
SCL_RTC__0__PORT EQU 12
SCL_RTC__0__SHIFT EQU 0
SCL_RTC__AG EQU CYREG_PRT12_AG
SCL_RTC__BIE EQU CYREG_PRT12_BIE
SCL_RTC__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_RTC__BYP EQU CYREG_PRT12_BYP
SCL_RTC__DM0 EQU CYREG_PRT12_DM0
SCL_RTC__DM1 EQU CYREG_PRT12_DM1
SCL_RTC__DM2 EQU CYREG_PRT12_DM2
SCL_RTC__DR EQU CYREG_PRT12_DR
SCL_RTC__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_RTC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_RTC__MASK EQU 0x01
SCL_RTC__PORT EQU 12
SCL_RTC__PRT EQU CYREG_PRT12_PRT
SCL_RTC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_RTC__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_RTC__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_RTC__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_RTC__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_RTC__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_RTC__PS EQU CYREG_PRT12_PS
SCL_RTC__SHIFT EQU 0
SCL_RTC__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_RTC__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_RTC__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_RTC__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_RTC__SLW EQU CYREG_PRT12_SLW

; SDA_RTC
SDA_RTC__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA_RTC__0__MASK EQU 0x02
SDA_RTC__0__PC EQU CYREG_PRT12_PC1
SDA_RTC__0__PORT EQU 12
SDA_RTC__0__SHIFT EQU 1
SDA_RTC__AG EQU CYREG_PRT12_AG
SDA_RTC__BIE EQU CYREG_PRT12_BIE
SDA_RTC__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_RTC__BYP EQU CYREG_PRT12_BYP
SDA_RTC__DM0 EQU CYREG_PRT12_DM0
SDA_RTC__DM1 EQU CYREG_PRT12_DM1
SDA_RTC__DM2 EQU CYREG_PRT12_DM2
SDA_RTC__DR EQU CYREG_PRT12_DR
SDA_RTC__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_RTC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_RTC__MASK EQU 0x02
SDA_RTC__PORT EQU 12
SDA_RTC__PRT EQU CYREG_PRT12_PRT
SDA_RTC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_RTC__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_RTC__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_RTC__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_RTC__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_RTC__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_RTC__PS EQU CYREG_PRT12_PS
SDA_RTC__SHIFT EQU 1
SDA_RTC__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_RTC__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_RTC__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_RTC__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_RTC__SLW EQU CYREG_PRT12_SLW

; USBUART
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x08
USBUART_ep_1__INTC_NUMBER EQU 3
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x10
USBUART_ep_2__INTC_NUMBER EQU 4
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x20
USBUART_ep_3__INTC_NUMBER EQU 5
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; EZI2CPin
EZI2CPin__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
EZI2CPin__0__MASK EQU 0x04
EZI2CPin__0__PC EQU CYREG_PRT12_PC2
EZI2CPin__0__PORT EQU 12
EZI2CPin__0__SHIFT EQU 2
EZI2CPin__1__INTTYPE EQU CYREG_PICU12_INTTYPE3
EZI2CPin__1__MASK EQU 0x08
EZI2CPin__1__PC EQU CYREG_PRT12_PC3
EZI2CPin__1__PORT EQU 12
EZI2CPin__1__SHIFT EQU 3
EZI2CPin__AG EQU CYREG_PRT12_AG
EZI2CPin__BIE EQU CYREG_PRT12_BIE
EZI2CPin__BIT_MASK EQU CYREG_PRT12_BIT_MASK
EZI2CPin__BYP EQU CYREG_PRT12_BYP
EZI2CPin__DM0 EQU CYREG_PRT12_DM0
EZI2CPin__DM1 EQU CYREG_PRT12_DM1
EZI2CPin__DM2 EQU CYREG_PRT12_DM2
EZI2CPin__DR EQU CYREG_PRT12_DR
EZI2CPin__INP_DIS EQU CYREG_PRT12_INP_DIS
EZI2CPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
EZI2CPin__MASK EQU 0x0C
EZI2CPin__PORT EQU 12
EZI2CPin__PRT EQU CYREG_PRT12_PRT
EZI2CPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
EZI2CPin__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
EZI2CPin__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
EZI2CPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
EZI2CPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
EZI2CPin__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
EZI2CPin__PS EQU CYREG_PRT12_PS
EZI2CPin__scl__INTTYPE EQU CYREG_PICU12_INTTYPE2
EZI2CPin__scl__MASK EQU 0x04
EZI2CPin__scl__PC EQU CYREG_PRT12_PC2
EZI2CPin__scl__PORT EQU 12
EZI2CPin__scl__SHIFT EQU 2
EZI2CPin__sda__INTTYPE EQU CYREG_PICU12_INTTYPE3
EZI2CPin__sda__MASK EQU 0x08
EZI2CPin__sda__PC EQU CYREG_PRT12_PC3
EZI2CPin__sda__PORT EQU 12
EZI2CPin__sda__SHIFT EQU 3
EZI2CPin__SHIFT EQU 2
EZI2CPin__SIO_CFG EQU CYREG_PRT12_SIO_CFG
EZI2CPin__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
EZI2CPin__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
EZI2CPin__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
EZI2CPin__SLW EQU CYREG_PRT12_SLW

; LEDG_OUT
LEDG_OUT__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
LEDG_OUT__0__MASK EQU 0x08
LEDG_OUT__0__PC EQU CYREG_PRT0_PC3
LEDG_OUT__0__PORT EQU 0
LEDG_OUT__0__SHIFT EQU 3
LEDG_OUT__AG EQU CYREG_PRT0_AG
LEDG_OUT__AMUX EQU CYREG_PRT0_AMUX
LEDG_OUT__BIE EQU CYREG_PRT0_BIE
LEDG_OUT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LEDG_OUT__BYP EQU CYREG_PRT0_BYP
LEDG_OUT__CTL EQU CYREG_PRT0_CTL
LEDG_OUT__DM0 EQU CYREG_PRT0_DM0
LEDG_OUT__DM1 EQU CYREG_PRT0_DM1
LEDG_OUT__DM2 EQU CYREG_PRT0_DM2
LEDG_OUT__DR EQU CYREG_PRT0_DR
LEDG_OUT__INP_DIS EQU CYREG_PRT0_INP_DIS
LEDG_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LEDG_OUT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LEDG_OUT__LCD_EN EQU CYREG_PRT0_LCD_EN
LEDG_OUT__MASK EQU 0x08
LEDG_OUT__PORT EQU 0
LEDG_OUT__PRT EQU CYREG_PRT0_PRT
LEDG_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LEDG_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LEDG_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LEDG_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LEDG_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LEDG_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LEDG_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LEDG_OUT__PS EQU CYREG_PRT0_PS
LEDG_OUT__SHIFT EQU 3
LEDG_OUT__SLW EQU CYREG_PRT0_SLW

; LEDR_OUT
LEDR_OUT__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
LEDR_OUT__0__MASK EQU 0x20
LEDR_OUT__0__PC EQU CYREG_IO_PC_PRT15_PC5
LEDR_OUT__0__PORT EQU 15
LEDR_OUT__0__SHIFT EQU 5
LEDR_OUT__AG EQU CYREG_PRT15_AG
LEDR_OUT__AMUX EQU CYREG_PRT15_AMUX
LEDR_OUT__BIE EQU CYREG_PRT15_BIE
LEDR_OUT__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LEDR_OUT__BYP EQU CYREG_PRT15_BYP
LEDR_OUT__CTL EQU CYREG_PRT15_CTL
LEDR_OUT__DM0 EQU CYREG_PRT15_DM0
LEDR_OUT__DM1 EQU CYREG_PRT15_DM1
LEDR_OUT__DM2 EQU CYREG_PRT15_DM2
LEDR_OUT__DR EQU CYREG_PRT15_DR
LEDR_OUT__INP_DIS EQU CYREG_PRT15_INP_DIS
LEDR_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
LEDR_OUT__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LEDR_OUT__LCD_EN EQU CYREG_PRT15_LCD_EN
LEDR_OUT__MASK EQU 0x20
LEDR_OUT__PORT EQU 15
LEDR_OUT__PRT EQU CYREG_PRT15_PRT
LEDR_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LEDR_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LEDR_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LEDR_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LEDR_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LEDR_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LEDR_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LEDR_OUT__PS EQU CYREG_PRT15_PS
LEDR_OUT__SHIFT EQU 5
LEDR_OUT__SLW EQU CYREG_PRT15_SLW

; Pin_VRef
Pin_VRef__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Pin_VRef__0__MASK EQU 0x40
Pin_VRef__0__PC EQU CYREG_PRT3_PC6
Pin_VRef__0__PORT EQU 3
Pin_VRef__0__SHIFT EQU 6
Pin_VRef__AG EQU CYREG_PRT3_AG
Pin_VRef__AMUX EQU CYREG_PRT3_AMUX
Pin_VRef__BIE EQU CYREG_PRT3_BIE
Pin_VRef__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_VRef__BYP EQU CYREG_PRT3_BYP
Pin_VRef__CTL EQU CYREG_PRT3_CTL
Pin_VRef__DM0 EQU CYREG_PRT3_DM0
Pin_VRef__DM1 EQU CYREG_PRT3_DM1
Pin_VRef__DM2 EQU CYREG_PRT3_DM2
Pin_VRef__DR EQU CYREG_PRT3_DR
Pin_VRef__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_VRef__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_VRef__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_VRef__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_VRef__MASK EQU 0x40
Pin_VRef__PORT EQU 3
Pin_VRef__PRT EQU CYREG_PRT3_PRT
Pin_VRef__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_VRef__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_VRef__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_VRef__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_VRef__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_VRef__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_VRef__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_VRef__PS EQU CYREG_PRT3_PS
Pin_VRef__SHIFT EQU 6
Pin_VRef__SLW EQU CYREG_PRT3_SLW

; SOUND_IN
SOUND_IN__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
SOUND_IN__0__MASK EQU 0x80
SOUND_IN__0__PC EQU CYREG_PRT0_PC7
SOUND_IN__0__PORT EQU 0
SOUND_IN__0__SHIFT EQU 7
SOUND_IN__AG EQU CYREG_PRT0_AG
SOUND_IN__AMUX EQU CYREG_PRT0_AMUX
SOUND_IN__BIE EQU CYREG_PRT0_BIE
SOUND_IN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SOUND_IN__BYP EQU CYREG_PRT0_BYP
SOUND_IN__CTL EQU CYREG_PRT0_CTL
SOUND_IN__DM0 EQU CYREG_PRT0_DM0
SOUND_IN__DM1 EQU CYREG_PRT0_DM1
SOUND_IN__DM2 EQU CYREG_PRT0_DM2
SOUND_IN__DR EQU CYREG_PRT0_DR
SOUND_IN__INP_DIS EQU CYREG_PRT0_INP_DIS
SOUND_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SOUND_IN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SOUND_IN__LCD_EN EQU CYREG_PRT0_LCD_EN
SOUND_IN__MASK EQU 0x80
SOUND_IN__PORT EQU 0
SOUND_IN__PRT EQU CYREG_PRT0_PRT
SOUND_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SOUND_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SOUND_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SOUND_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SOUND_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SOUND_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SOUND_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SOUND_IN__PS EQU CYREG_PRT0_PS
SOUND_IN__SHIFT EQU 7
SOUND_IN__SLW EQU CYREG_PRT0_SLW

; ST_LED_0
ST_LED_0__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
ST_LED_0__0__MASK EQU 0x40
ST_LED_0__0__PC EQU CYREG_PRT12_PC6
ST_LED_0__0__PORT EQU 12
ST_LED_0__0__SHIFT EQU 6
ST_LED_0__AG EQU CYREG_PRT12_AG
ST_LED_0__BIE EQU CYREG_PRT12_BIE
ST_LED_0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ST_LED_0__BYP EQU CYREG_PRT12_BYP
ST_LED_0__DM0 EQU CYREG_PRT12_DM0
ST_LED_0__DM1 EQU CYREG_PRT12_DM1
ST_LED_0__DM2 EQU CYREG_PRT12_DM2
ST_LED_0__DR EQU CYREG_PRT12_DR
ST_LED_0__INP_DIS EQU CYREG_PRT12_INP_DIS
ST_LED_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
ST_LED_0__MASK EQU 0x40
ST_LED_0__PORT EQU 12
ST_LED_0__PRT EQU CYREG_PRT12_PRT
ST_LED_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ST_LED_0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ST_LED_0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ST_LED_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ST_LED_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ST_LED_0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ST_LED_0__PS EQU CYREG_PRT12_PS
ST_LED_0__SHIFT EQU 6
ST_LED_0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ST_LED_0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ST_LED_0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ST_LED_0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ST_LED_0__SLW EQU CYREG_PRT12_SLW

; ST_LED_1
ST_LED_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
ST_LED_1__0__MASK EQU 0x10
ST_LED_1__0__PC EQU CYREG_PRT12_PC4
ST_LED_1__0__PORT EQU 12
ST_LED_1__0__SHIFT EQU 4
ST_LED_1__AG EQU CYREG_PRT12_AG
ST_LED_1__BIE EQU CYREG_PRT12_BIE
ST_LED_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ST_LED_1__BYP EQU CYREG_PRT12_BYP
ST_LED_1__DM0 EQU CYREG_PRT12_DM0
ST_LED_1__DM1 EQU CYREG_PRT12_DM1
ST_LED_1__DM2 EQU CYREG_PRT12_DM2
ST_LED_1__DR EQU CYREG_PRT12_DR
ST_LED_1__INP_DIS EQU CYREG_PRT12_INP_DIS
ST_LED_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
ST_LED_1__MASK EQU 0x10
ST_LED_1__PORT EQU 12
ST_LED_1__PRT EQU CYREG_PRT12_PRT
ST_LED_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ST_LED_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ST_LED_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ST_LED_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ST_LED_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ST_LED_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ST_LED_1__PS EQU CYREG_PRT12_PS
ST_LED_1__SHIFT EQU 4
ST_LED_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ST_LED_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ST_LED_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ST_LED_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ST_LED_1__SLW EQU CYREG_PRT12_SLW

; ST_LED_2
ST_LED_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
ST_LED_2__0__MASK EQU 0x20
ST_LED_2__0__PC EQU CYREG_PRT12_PC5
ST_LED_2__0__PORT EQU 12
ST_LED_2__0__SHIFT EQU 5
ST_LED_2__AG EQU CYREG_PRT12_AG
ST_LED_2__BIE EQU CYREG_PRT12_BIE
ST_LED_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ST_LED_2__BYP EQU CYREG_PRT12_BYP
ST_LED_2__DM0 EQU CYREG_PRT12_DM0
ST_LED_2__DM1 EQU CYREG_PRT12_DM1
ST_LED_2__DM2 EQU CYREG_PRT12_DM2
ST_LED_2__DR EQU CYREG_PRT12_DR
ST_LED_2__INP_DIS EQU CYREG_PRT12_INP_DIS
ST_LED_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
ST_LED_2__MASK EQU 0x20
ST_LED_2__PORT EQU 12
ST_LED_2__PRT EQU CYREG_PRT12_PRT
ST_LED_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ST_LED_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ST_LED_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ST_LED_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ST_LED_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ST_LED_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ST_LED_2__PS EQU CYREG_PRT12_PS
ST_LED_2__SHIFT EQU 5
ST_LED_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ST_LED_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ST_LED_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ST_LED_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ST_LED_2__SLW EQU CYREG_PRT12_SLW

; UART_ACS
UART_ACS_BUART_sCR_SyncCtl_CtrlReg__0__MASK EQU 0x01
UART_ACS_BUART_sCR_SyncCtl_CtrlReg__0__POS EQU 0
UART_ACS_BUART_sCR_SyncCtl_CtrlReg__1__MASK EQU 0x02
UART_ACS_BUART_sCR_SyncCtl_CtrlReg__1__POS EQU 1
UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
UART_ACS_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_ACS_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
UART_ACS_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
UART_ACS_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB06_CTL
UART_ACS_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
UART_ACS_BUART_sCR_SyncCtl_CtrlReg__MASK EQU 0x03
UART_ACS_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_ACS_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_ACS_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
UART_ACS_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_ACS_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
UART_ACS_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
UART_ACS_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
UART_ACS_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
UART_ACS_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
UART_ACS_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
UART_ACS_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
UART_ACS_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
UART_ACS_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_ACS_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB03_CTL
UART_ACS_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
UART_ACS_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB03_CTL
UART_ACS_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
UART_ACS_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_ACS_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_ACS_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB03_MSK
UART_ACS_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_ACS_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
UART_ACS_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
UART_ACS_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_ACS_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_ACS_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_ACS_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
UART_ACS_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
UART_ACS_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB03_ST
UART_ACS_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
UART_ACS_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
UART_ACS_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
UART_ACS_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
UART_ACS_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_ACS_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
UART_ACS_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
UART_ACS_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
UART_ACS_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB06_A0
UART_ACS_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB06_A1
UART_ACS_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
UART_ACS_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB06_D0
UART_ACS_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB06_D1
UART_ACS_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_ACS_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
UART_ACS_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB06_F0
UART_ACS_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB06_F1
UART_ACS_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_ACS_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_ACS_BUART_sRX_RxSts__0__MASK EQU 0x01
UART_ACS_BUART_sRX_RxSts__0__POS EQU 0
UART_ACS_BUART_sRX_RxSts__1__MASK EQU 0x02
UART_ACS_BUART_sRX_RxSts__1__POS EQU 1
UART_ACS_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_ACS_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UART_ACS_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_ACS_BUART_sRX_RxSts__3__POS EQU 3
UART_ACS_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_ACS_BUART_sRX_RxSts__4__POS EQU 4
UART_ACS_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_ACS_BUART_sRX_RxSts__5__POS EQU 5
UART_ACS_BUART_sRX_RxSts__MASK EQU 0x3B
UART_ACS_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
UART_ACS_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_ACS_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_ACS_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_ACS_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
UART_ACS_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
UART_ACS_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB06_ST
UART_ACS_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_ACS_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_ACS_RXInternalInterrupt__INTC_MASK EQU 0x04
UART_ACS_RXInternalInterrupt__INTC_NUMBER EQU 2
UART_ACS_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_ACS_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
UART_ACS_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_ACS_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_50us
isr_50us__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_50us__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_50us__INTC_MASK EQU 0x40
isr_50us__INTC_NUMBER EQU 6
isr_50us__INTC_PRIOR_NUM EQU 7
isr_50us__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_50us__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_50us__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; FilterReg
FilterReg_sts_sts_reg__0__MASK EQU 0x01
FilterReg_sts_sts_reg__0__POS EQU 0
FilterReg_sts_sts_reg__1__MASK EQU 0x02
FilterReg_sts_sts_reg__1__POS EQU 1
FilterReg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
FilterReg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
FilterReg_sts_sts_reg__MASK EQU 0x03
FilterReg_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB02_MSK
FilterReg_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
FilterReg_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
FilterReg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
FilterReg_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
FilterReg_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
FilterReg_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB02_ST

; OptSelect
OptSelect_Sync_ctrl_reg__0__MASK EQU 0x01
OptSelect_Sync_ctrl_reg__0__POS EQU 0
OptSelect_Sync_ctrl_reg__1__MASK EQU 0x02
OptSelect_Sync_ctrl_reg__1__POS EQU 1
OptSelect_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
OptSelect_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
OptSelect_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
OptSelect_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
OptSelect_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
OptSelect_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
OptSelect_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
OptSelect_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
OptSelect_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
OptSelect_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
OptSelect_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
OptSelect_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
OptSelect_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
OptSelect_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
OptSelect_Sync_ctrl_reg__MASK EQU 0x03
OptSelect_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
OptSelect_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
OptSelect_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

; SOUND_OUT
SOUND_OUT__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
SOUND_OUT__0__MASK EQU 0x10
SOUND_OUT__0__PC EQU CYREG_PRT0_PC4
SOUND_OUT__0__PORT EQU 0
SOUND_OUT__0__SHIFT EQU 4
SOUND_OUT__AG EQU CYREG_PRT0_AG
SOUND_OUT__AMUX EQU CYREG_PRT0_AMUX
SOUND_OUT__BIE EQU CYREG_PRT0_BIE
SOUND_OUT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SOUND_OUT__BYP EQU CYREG_PRT0_BYP
SOUND_OUT__CTL EQU CYREG_PRT0_CTL
SOUND_OUT__DM0 EQU CYREG_PRT0_DM0
SOUND_OUT__DM1 EQU CYREG_PRT0_DM1
SOUND_OUT__DM2 EQU CYREG_PRT0_DM2
SOUND_OUT__DR EQU CYREG_PRT0_DR
SOUND_OUT__INP_DIS EQU CYREG_PRT0_INP_DIS
SOUND_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SOUND_OUT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SOUND_OUT__LCD_EN EQU CYREG_PRT0_LCD_EN
SOUND_OUT__MASK EQU 0x10
SOUND_OUT__PORT EQU 0
SOUND_OUT__PRT EQU CYREG_PRT0_PRT
SOUND_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SOUND_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SOUND_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SOUND_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SOUND_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SOUND_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SOUND_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SOUND_OUT__PS EQU CYREG_PRT0_PS
SOUND_OUT__SHIFT EQU 4
SOUND_OUT__SLW EQU CYREG_PRT0_SLW

; TAMPER_IN
TAMPER_IN__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
TAMPER_IN__0__MASK EQU 0x20
TAMPER_IN__0__PC EQU CYREG_PRT0_PC5
TAMPER_IN__0__PORT EQU 0
TAMPER_IN__0__SHIFT EQU 5
TAMPER_IN__AG EQU CYREG_PRT0_AG
TAMPER_IN__AMUX EQU CYREG_PRT0_AMUX
TAMPER_IN__BIE EQU CYREG_PRT0_BIE
TAMPER_IN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
TAMPER_IN__BYP EQU CYREG_PRT0_BYP
TAMPER_IN__CTL EQU CYREG_PRT0_CTL
TAMPER_IN__DM0 EQU CYREG_PRT0_DM0
TAMPER_IN__DM1 EQU CYREG_PRT0_DM1
TAMPER_IN__DM2 EQU CYREG_PRT0_DM2
TAMPER_IN__DR EQU CYREG_PRT0_DR
TAMPER_IN__INP_DIS EQU CYREG_PRT0_INP_DIS
TAMPER_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
TAMPER_IN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
TAMPER_IN__LCD_EN EQU CYREG_PRT0_LCD_EN
TAMPER_IN__MASK EQU 0x20
TAMPER_IN__PORT EQU 0
TAMPER_IN__PRT EQU CYREG_PRT0_PRT
TAMPER_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
TAMPER_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
TAMPER_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
TAMPER_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
TAMPER_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
TAMPER_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
TAMPER_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
TAMPER_IN__PS EQU CYREG_PRT0_PS
TAMPER_IN__SHIFT EQU 5
TAMPER_IN__SLW EQU CYREG_PRT0_SLW

; isr_Sleep
isr_Sleep__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Sleep__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Sleep__INTC_MASK EQU 0x400
isr_Sleep__INTC_NUMBER EQU 10
isr_Sleep__INTC_PRIOR_NUM EQU 7
isr_Sleep__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_10
isr_Sleep__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Sleep__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; I2C_Master
I2C_Master_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
I2C_Master_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
I2C_Master_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
I2C_Master_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
I2C_Master_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
I2C_Master_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
I2C_Master_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
I2C_Master_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
I2C_Master_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B0_UDB12_A0
I2C_Master_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B0_UDB12_A1
I2C_Master_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
I2C_Master_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B0_UDB12_D0
I2C_Master_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B0_UDB12_D1
I2C_Master_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
I2C_Master_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
I2C_Master_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B0_UDB12_F0
I2C_Master_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B0_UDB12_F1
I2C_Master_bI2C_UDB_Master_ClkGen_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
I2C_Master_bI2C_UDB_Master_ClkGen_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
I2C_Master_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
I2C_Master_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
I2C_Master_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
I2C_Master_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
I2C_Master_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
I2C_Master_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
I2C_Master_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
I2C_Master_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
I2C_Master_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B0_UDB10_A0
I2C_Master_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B0_UDB10_A1
I2C_Master_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
I2C_Master_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B0_UDB10_D0
I2C_Master_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B0_UDB10_D1
I2C_Master_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
I2C_Master_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
I2C_Master_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B0_UDB10_F0
I2C_Master_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B0_UDB10_F1
I2C_Master_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C_Master_bI2C_UDB_StsReg__0__POS EQU 0
I2C_Master_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C_Master_bI2C_UDB_StsReg__1__POS EQU 1
I2C_Master_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
I2C_Master_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
I2C_Master_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2C_Master_bI2C_UDB_StsReg__2__POS EQU 2
I2C_Master_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2C_Master_bI2C_UDB_StsReg__3__POS EQU 3
I2C_Master_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2C_Master_bI2C_UDB_StsReg__4__POS EQU 4
I2C_Master_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2C_Master_bI2C_UDB_StsReg__5__POS EQU 5
I2C_Master_bI2C_UDB_StsReg__MASK EQU 0x3F
I2C_Master_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B0_UDB09_MSK
I2C_Master_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
I2C_Master_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B0_UDB09_ST
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB12_CTL
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
I2C_Master_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_Master_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_Master_I2C_IRQ__INTC_MASK EQU 0x02
I2C_Master_I2C_IRQ__INTC_NUMBER EQU 1
I2C_Master_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_Master_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
I2C_Master_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_Master_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
I2C_Master_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
I2C_Master_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
I2C_Master_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
I2C_Master_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
I2C_Master_IntClock__INDEX EQU 0x01
I2C_Master_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
I2C_Master_IntClock__PM_ACT_MSK EQU 0x02
I2C_Master_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
I2C_Master_IntClock__PM_STBY_MSK EQU 0x02

; Pulse_50us
Pulse_50us_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Pulse_50us_TimerUDB_rstSts_stsreg__0__POS EQU 0
Pulse_50us_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Pulse_50us_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
Pulse_50us_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Pulse_50us_TimerUDB_rstSts_stsreg__2__POS EQU 2
Pulse_50us_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Pulse_50us_TimerUDB_rstSts_stsreg__3__POS EQU 3
Pulse_50us_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Pulse_50us_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
Pulse_50us_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Pulse_50us_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Pulse_50us_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Pulse_50us_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
Pulse_50us_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
Pulse_50us_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
Pulse_50us_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
Pulse_50us_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
Pulse_50us_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
Pulse_50us_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
Pulse_50us_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Pulse_50us_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
Pulse_50us_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
Pulse_50us_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
Pulse_50us_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
Pulse_50us_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
Pulse_50us_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
Pulse_50us_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
Pulse_50us_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
Pulse_50us_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Pulse_50us_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
Pulse_50us_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
Pulse_50us_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B1_UDB10_F1

; TAMPER_OUT
TAMPER_OUT__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
TAMPER_OUT__0__MASK EQU 0x04
TAMPER_OUT__0__PC EQU CYREG_PRT0_PC2
TAMPER_OUT__0__PORT EQU 0
TAMPER_OUT__0__SHIFT EQU 2
TAMPER_OUT__AG EQU CYREG_PRT0_AG
TAMPER_OUT__AMUX EQU CYREG_PRT0_AMUX
TAMPER_OUT__BIE EQU CYREG_PRT0_BIE
TAMPER_OUT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
TAMPER_OUT__BYP EQU CYREG_PRT0_BYP
TAMPER_OUT__CTL EQU CYREG_PRT0_CTL
TAMPER_OUT__DM0 EQU CYREG_PRT0_DM0
TAMPER_OUT__DM1 EQU CYREG_PRT0_DM1
TAMPER_OUT__DM2 EQU CYREG_PRT0_DM2
TAMPER_OUT__DR EQU CYREG_PRT0_DR
TAMPER_OUT__INP_DIS EQU CYREG_PRT0_INP_DIS
TAMPER_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
TAMPER_OUT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
TAMPER_OUT__LCD_EN EQU CYREG_PRT0_LCD_EN
TAMPER_OUT__MASK EQU 0x04
TAMPER_OUT__PORT EQU 0
TAMPER_OUT__PRT EQU CYREG_PRT0_PRT
TAMPER_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
TAMPER_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
TAMPER_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
TAMPER_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
TAMPER_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
TAMPER_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
TAMPER_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
TAMPER_OUT__PS EQU CYREG_PRT0_PS
TAMPER_OUT__SHIFT EQU 2
TAMPER_OUT__SLW EQU CYREG_PRT0_SLW

; UART_TIMER
UART_TIMER_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_TIMER_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_TIMER_ISR__INTC_MASK EQU 0x01
UART_TIMER_ISR__INTC_NUMBER EQU 0
UART_TIMER_ISR__INTC_PRIOR_NUM EQU 7
UART_TIMER_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
UART_TIMER_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_TIMER_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_TIMER_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
UART_TIMER_TimerUDB_rstSts_stsreg__0__POS EQU 0
UART_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
UART_TIMER_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
UART_TIMER_TimerUDB_rstSts_stsreg__2__POS EQU 2
UART_TIMER_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
UART_TIMER_TimerUDB_rstSts_stsreg__3__POS EQU 3
UART_TIMER_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
UART_TIMER_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB00_MSK
UART_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB00_ST
UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
UART_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
UART_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
UART_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
UART_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
UART_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
UART_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
UART_TIMER_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
UART_TIMER_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B0_UDB03_A0
UART_TIMER_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B0_UDB03_A1
UART_TIMER_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
UART_TIMER_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B0_UDB03_D0
UART_TIMER_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B0_UDB03_D1
UART_TIMER_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_TIMER_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
UART_TIMER_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B0_UDB03_F0
UART_TIMER_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B0_UDB03_F1
UART_TIMER_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_TIMER_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL

; isr_SW_Rst
isr_SW_Rst__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_SW_Rst__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_SW_Rst__INTC_MASK EQU 0x200
isr_SW_Rst__INTC_NUMBER EQU 9
isr_SW_Rst__INTC_PRIOR_NUM EQU 7
isr_SW_Rst__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
isr_SW_Rst__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_SW_Rst__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Mode_Sel_CR
Mode_Sel_CR__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Mode_Sel_CR__0__MASK EQU 0x02
Mode_Sel_CR__0__PC EQU CYREG_IO_PC_PRT15_PC1
Mode_Sel_CR__0__PORT EQU 15
Mode_Sel_CR__0__SHIFT EQU 1
Mode_Sel_CR__AG EQU CYREG_PRT15_AG
Mode_Sel_CR__AMUX EQU CYREG_PRT15_AMUX
Mode_Sel_CR__BIE EQU CYREG_PRT15_BIE
Mode_Sel_CR__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Mode_Sel_CR__BYP EQU CYREG_PRT15_BYP
Mode_Sel_CR__CTL EQU CYREG_PRT15_CTL
Mode_Sel_CR__DM0 EQU CYREG_PRT15_DM0
Mode_Sel_CR__DM1 EQU CYREG_PRT15_DM1
Mode_Sel_CR__DM2 EQU CYREG_PRT15_DM2
Mode_Sel_CR__DR EQU CYREG_PRT15_DR
Mode_Sel_CR__INP_DIS EQU CYREG_PRT15_INP_DIS
Mode_Sel_CR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Mode_Sel_CR__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Mode_Sel_CR__LCD_EN EQU CYREG_PRT15_LCD_EN
Mode_Sel_CR__MASK EQU 0x02
Mode_Sel_CR__PORT EQU 15
Mode_Sel_CR__PRT EQU CYREG_PRT15_PRT
Mode_Sel_CR__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Mode_Sel_CR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Mode_Sel_CR__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Mode_Sel_CR__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Mode_Sel_CR__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Mode_Sel_CR__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Mode_Sel_CR__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Mode_Sel_CR__PS EQU CYREG_PRT15_PS
Mode_Sel_CR__SHIFT EQU 1
Mode_Sel_CR__SLW EQU CYREG_PRT15_SLW

; POE_OIM_SDn
POE_OIM_SDn__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
POE_OIM_SDn__0__MASK EQU 0x40
POE_OIM_SDn__0__PC EQU CYREG_PRT2_PC6
POE_OIM_SDn__0__PORT EQU 2
POE_OIM_SDn__0__SHIFT EQU 6
POE_OIM_SDn__AG EQU CYREG_PRT2_AG
POE_OIM_SDn__AMUX EQU CYREG_PRT2_AMUX
POE_OIM_SDn__BIE EQU CYREG_PRT2_BIE
POE_OIM_SDn__BIT_MASK EQU CYREG_PRT2_BIT_MASK
POE_OIM_SDn__BYP EQU CYREG_PRT2_BYP
POE_OIM_SDn__CTL EQU CYREG_PRT2_CTL
POE_OIM_SDn__DM0 EQU CYREG_PRT2_DM0
POE_OIM_SDn__DM1 EQU CYREG_PRT2_DM1
POE_OIM_SDn__DM2 EQU CYREG_PRT2_DM2
POE_OIM_SDn__DR EQU CYREG_PRT2_DR
POE_OIM_SDn__INP_DIS EQU CYREG_PRT2_INP_DIS
POE_OIM_SDn__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
POE_OIM_SDn__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
POE_OIM_SDn__LCD_EN EQU CYREG_PRT2_LCD_EN
POE_OIM_SDn__MASK EQU 0x40
POE_OIM_SDn__PORT EQU 2
POE_OIM_SDn__PRT EQU CYREG_PRT2_PRT
POE_OIM_SDn__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
POE_OIM_SDn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
POE_OIM_SDn__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
POE_OIM_SDn__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
POE_OIM_SDn__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
POE_OIM_SDn__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
POE_OIM_SDn__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
POE_OIM_SDn__PS EQU CYREG_PRT2_PS
POE_OIM_SDn__SHIFT EQU 6
POE_OIM_SDn__SLW EQU CYREG_PRT2_SLW

; RESET_SWBTN
RESET_SWBTN__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
RESET_SWBTN__0__MASK EQU 0x20
RESET_SWBTN__0__PC EQU CYREG_PRT1_PC5
RESET_SWBTN__0__PORT EQU 1
RESET_SWBTN__0__SHIFT EQU 5
RESET_SWBTN__AG EQU CYREG_PRT1_AG
RESET_SWBTN__AMUX EQU CYREG_PRT1_AMUX
RESET_SWBTN__BIE EQU CYREG_PRT1_BIE
RESET_SWBTN__BIT_MASK EQU CYREG_PRT1_BIT_MASK
RESET_SWBTN__BYP EQU CYREG_PRT1_BYP
RESET_SWBTN__CTL EQU CYREG_PRT1_CTL
RESET_SWBTN__DM0 EQU CYREG_PRT1_DM0
RESET_SWBTN__DM1 EQU CYREG_PRT1_DM1
RESET_SWBTN__DM2 EQU CYREG_PRT1_DM2
RESET_SWBTN__DR EQU CYREG_PRT1_DR
RESET_SWBTN__INP_DIS EQU CYREG_PRT1_INP_DIS
RESET_SWBTN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
RESET_SWBTN__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
RESET_SWBTN__LCD_EN EQU CYREG_PRT1_LCD_EN
RESET_SWBTN__MASK EQU 0x20
RESET_SWBTN__PORT EQU 1
RESET_SWBTN__PRT EQU CYREG_PRT1_PRT
RESET_SWBTN__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
RESET_SWBTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
RESET_SWBTN__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
RESET_SWBTN__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
RESET_SWBTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
RESET_SWBTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
RESET_SWBTN__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
RESET_SWBTN__PS EQU CYREG_PRT1_PS
RESET_SWBTN__SHIFT EQU 5
RESET_SWBTN__SLW EQU CYREG_PRT1_SLW

; UART_READER
UART_READER_BUART_sCR_SyncCtl_CtrlReg__0__MASK EQU 0x01
UART_READER_BUART_sCR_SyncCtl_CtrlReg__0__POS EQU 0
UART_READER_BUART_sCR_SyncCtl_CtrlReg__1__MASK EQU 0x02
UART_READER_BUART_sCR_SyncCtl_CtrlReg__1__POS EQU 1
UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_READER_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_READER_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
UART_READER_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_READER_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB08_CTL
UART_READER_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_READER_BUART_sCR_SyncCtl_CtrlReg__MASK EQU 0x03
UART_READER_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_READER_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_READER_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
UART_READER_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_READER_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
UART_READER_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_READER_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
UART_READER_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_READER_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_READER_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_READER_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
UART_READER_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_READER_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_READER_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_READER_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_READER_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
UART_READER_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
UART_READER_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_READER_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_READER_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_READER_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_READER_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_READER_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_READER_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_READER_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_READER_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_READER_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_READER_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_READER_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_READER_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_READER_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_READER_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_READER_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_READER_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_READER_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_READER_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_READER_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_READER_BUART_sRX_RxSts__0__MASK EQU 0x01
UART_READER_BUART_sRX_RxSts__0__POS EQU 0
UART_READER_BUART_sRX_RxSts__1__MASK EQU 0x02
UART_READER_BUART_sRX_RxSts__1__POS EQU 1
UART_READER_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_READER_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_READER_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_READER_BUART_sRX_RxSts__3__POS EQU 3
UART_READER_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_READER_BUART_sRX_RxSts__4__POS EQU 4
UART_READER_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_READER_BUART_sRX_RxSts__5__POS EQU 5
UART_READER_BUART_sRX_RxSts__MASK EQU 0x3B
UART_READER_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_READER_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_READER_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB07_ST

; isr_WD_SYNC
isr_WD_SYNC__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_WD_SYNC__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_WD_SYNC__INTC_MASK EQU 0x800
isr_WD_SYNC__INTC_NUMBER EQU 11
isr_WD_SYNC__INTC_PRIOR_NUM EQU 7
isr_WD_SYNC__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_11
isr_WD_SYNC__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_WD_SYNC__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x02
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x04
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x04

; Mode_Sel_ACS
Mode_Sel_ACS__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Mode_Sel_ACS__0__MASK EQU 0x01
Mode_Sel_ACS__0__PC EQU CYREG_IO_PC_PRT15_PC0
Mode_Sel_ACS__0__PORT EQU 15
Mode_Sel_ACS__0__SHIFT EQU 0
Mode_Sel_ACS__AG EQU CYREG_PRT15_AG
Mode_Sel_ACS__AMUX EQU CYREG_PRT15_AMUX
Mode_Sel_ACS__BIE EQU CYREG_PRT15_BIE
Mode_Sel_ACS__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Mode_Sel_ACS__BYP EQU CYREG_PRT15_BYP
Mode_Sel_ACS__CTL EQU CYREG_PRT15_CTL
Mode_Sel_ACS__DM0 EQU CYREG_PRT15_DM0
Mode_Sel_ACS__DM1 EQU CYREG_PRT15_DM1
Mode_Sel_ACS__DM2 EQU CYREG_PRT15_DM2
Mode_Sel_ACS__DR EQU CYREG_PRT15_DR
Mode_Sel_ACS__INP_DIS EQU CYREG_PRT15_INP_DIS
Mode_Sel_ACS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Mode_Sel_ACS__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Mode_Sel_ACS__LCD_EN EQU CYREG_PRT15_LCD_EN
Mode_Sel_ACS__MASK EQU 0x01
Mode_Sel_ACS__PORT EQU 15
Mode_Sel_ACS__PRT EQU CYREG_PRT15_PRT
Mode_Sel_ACS__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Mode_Sel_ACS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Mode_Sel_ACS__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Mode_Sel_ACS__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Mode_Sel_ACS__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Mode_Sel_ACS__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Mode_Sel_ACS__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Mode_Sel_ACS__PS EQU CYREG_PRT15_PS
Mode_Sel_ACS__SHIFT EQU 0
Mode_Sel_ACS__SLW EQU CYREG_PRT15_SLW

; Tamper_Timer
Tamper_Timer_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Tamper_Timer_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Tamper_Timer_ISR__INTC_MASK EQU 0x20000
Tamper_Timer_ISR__INTC_NUMBER EQU 17
Tamper_Timer_ISR__INTC_PRIOR_NUM EQU 7
Tamper_Timer_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
Tamper_Timer_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Tamper_Timer_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
Tamper_Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Tamper_Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Tamper_Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Tamper_Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Tamper_Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Tamper_Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Tamper_Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Tamper_Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
Tamper_Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
Tamper_Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Tamper_Timer_TimerHW__PM_ACT_MSK EQU 0x01
Tamper_Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Tamper_Timer_TimerHW__PM_STBY_MSK EQU 0x01
Tamper_Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
Tamper_Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
Tamper_Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

; isr_F2F_edge
isr_F2F_edge__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_F2F_edge__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_F2F_edge__INTC_MASK EQU 0x80
isr_F2F_edge__INTC_NUMBER EQU 7
isr_F2F_edge__INTC_PRIOR_NUM EQU 7
isr_F2F_edge__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_F2F_edge__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_F2F_edge__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Timeout_Timer
Timeout_Timer_Isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Timeout_Timer_Isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Timeout_Timer_Isr__INTC_MASK EQU 0x40000
Timeout_Timer_Isr__INTC_NUMBER EQU 18
Timeout_Timer_Isr__INTC_PRIOR_NUM EQU 7
Timeout_Timer_Isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_18
Timeout_Timer_Isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Timeout_Timer_Isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
Timeout_Timer_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
Timeout_Timer_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
Timeout_Timer_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
Timeout_Timer_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
Timeout_Timer_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
Timeout_Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Timeout_Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Timeout_Timer_TimerHW__PER0 EQU CYREG_TMR1_PER0
Timeout_Timer_TimerHW__PER1 EQU CYREG_TMR1_PER1
Timeout_Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timeout_Timer_TimerHW__PM_ACT_MSK EQU 0x02
Timeout_Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timeout_Timer_TimerHW__PM_STBY_MSK EQU 0x02
Timeout_Timer_TimerHW__RT0 EQU CYREG_TMR1_RT0
Timeout_Timer_TimerHW__RT1 EQU CYREG_TMR1_RT1
Timeout_Timer_TimerHW__SR0 EQU CYREG_TMR1_SR0

; isr_READER_rx
isr_READER_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_READER_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_READER_rx__INTC_MASK EQU 0x100
isr_READER_rx__INTC_NUMBER EQU 8
isr_READER_rx__INTC_PRIOR_NUM EQU 7
isr_READER_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
isr_READER_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_READER_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_keepalive
isr_keepalive__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_keepalive__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_keepalive__INTC_MASK EQU 0x2000
isr_keepalive__INTC_NUMBER EQU 13
isr_keepalive__INTC_PRIOR_NUM EQU 7
isr_keepalive__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_13
isr_keepalive__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_keepalive__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; OSDPReaderTimer
OSDPReaderTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
OSDPReaderTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
OSDPReaderTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
OSDPReaderTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
OSDPReaderTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
OSDPReaderTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
OSDPReaderTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
OSDPReaderTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
OSDPReaderTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
OSDPReaderTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
OSDPReaderTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
OSDPReaderTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
OSDPReaderTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
OSDPReaderTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB01_F1
OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL

; Status_Reg_HwPort
Status_Reg_HwPort_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Status_Reg_HwPort_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
Status_Reg_HwPort_sts_sts_reg__MASK EQU 0x00
Status_Reg_HwPort_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB10_MSK
Status_Reg_HwPort_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Status_Reg_HwPort_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB10_ST

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E159069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x800
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000ABC7
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0e00
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
