0.6
2018.3
Dec  6 2018
23:39:36
/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sim_1/imports/sim_1/imports/Vivado/GenerateClock.v,1541677725,verilog,,/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/InstructionRegister.v,,GenerateClock,,,../../../../../FinalLab/FinalLab.srcs/sources_1/imports/new;../../../../Fibonacci_VGA.srcs/sources_1/ip/ClockWizard,,,,,
/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sim_1/imports/sim_1/new/CPU_Mem_tb.v,1559202848,verilog,,,,CPU_Mem_tb,,,../../../../../FinalLab/FinalLab.srcs/sources_1/imports/new;../../../../Fibonacci_VGA.srcs/sources_1/ip/ClockWizard,,,,,
/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/ALU.v,1557335829,verilog,,/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/ALUControl.v,,ALU,,,../../../../Fibonacci_VGA.srcs/sources_1/imports/new;../../../../Fibonacci_VGA.srcs/sources_1/ip/Clocking_Wizard_0;../../../../Fibonacci_VGA.srcs/sources_1/ip/Clocking_Wizard_1,,,,,
/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/ALUControl.v,1559806794,verilog,,/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/ControlUnit.v,/home/lyc/Vivado/lab6/FinalLab/FinalLab.srcs/sources_1/imports/new/MIPS_opcode.vh;/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MIPS_opcode.vh,ALUControl,,,../../../../Fibonacci_VGA.srcs/sources_1/imports/new;../../../../Fibonacci_VGA.srcs/sources_1/ip/Clocking_Wizard_0;../../../../Fibonacci_VGA.srcs/sources_1/ip/Clocking_Wizard_1,,,,,
/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/ControlUnit.v,1559200175,verilog,,/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/new/Extend.v,/home/lyc/Vivado/lab6/FinalLab/FinalLab.srcs/sources_1/imports/new/MIPS_opcode.vh;/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MIPS_opcode.vh,ControlUnit,,,../../../../../FinalLab/FinalLab.srcs/sources_1/imports/new;../../../../Fibonacci_VGA.srcs/sources_1/ip/ClockWizard,,,,,
/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/InstructionRegister.v,1557335574,verilog,,/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v,,InstructionRegister,,,../../../../../FinalLab/FinalLab.srcs/sources_1/imports/new;../../../../Fibonacci_VGA.srcs/sources_1/ip/ClockWizard,,,,,
/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MIPS_opcode.vh,1558873088,verilog,,,,,,,,,,,,
/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v,1557335589,verilog,,/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v,,Multiplexer,,,../../../../../FinalLab/FinalLab.srcs/sources_1/imports/new;../../../../Fibonacci_VGA.srcs/sources_1/ip/ClockWizard,,,,,
/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v,1559202311,verilog,,/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/ProgramCounter.v,/home/lyc/Vivado/lab6/FinalLab/FinalLab.srcs/sources_1/imports/new/MIPS_opcode.vh;/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MIPS_opcode.vh,MulticycleCPU,,,../../../../../FinalLab/FinalLab.srcs/sources_1/imports/new;../../../../Fibonacci_VGA.srcs/sources_1/ip/ClockWizard,,,,,
/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/ProgramCounter.v,1559143963,verilog,,/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/Register.v,,ProgramCounter,,,../../../../../FinalLab/FinalLab.srcs/sources_1/imports/new;../../../../Fibonacci_VGA.srcs/sources_1/ip/ClockWizard,,,,,
/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/Register.v,1557469287,verilog,,/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/new/RegisterFile.v,,Register,,,../../../../../FinalLab/FinalLab.srcs/sources_1/imports/new;../../../../Fibonacci_VGA.srcs/sources_1/ip/ClockWizard,,,,,
/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/ip/Memory/sim/Memory.v,1559205332,verilog,,/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/ALU.v,,Memory,,,../../../../Fibonacci_VGA.srcs/sources_1/imports/new;../../../../Fibonacci_VGA.srcs/sources_1/ip/Clocking_Wizard_0;../../../../Fibonacci_VGA.srcs/sources_1/ip/Clocking_Wizard_1,,,,,
/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/new/Extend.v,1559202090,verilog,,/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sim_1/imports/sim_1/imports/Vivado/GenerateClock.v,,SignExtend;ZeroExtend,,,../../../../../FinalLab/FinalLab.srcs/sources_1/imports/new;../../../../Fibonacci_VGA.srcs/sources_1/ip/ClockWizard,,,,,
/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/new/RegisterFile.v,1559201976,verilog,,/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sim_1/imports/sim_1/new/CPU_Mem_tb.v,,RegisterFile,,,../../../../../FinalLab/FinalLab.srcs/sources_1/imports/new;../../../../Fibonacci_VGA.srcs/sources_1/ip/ClockWizard,,,,,
