Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr  3 03:57:59 2024
| Host         : Kishen running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            2 |
|      6 |            1 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             316 |           50 |
| Yes          | No                    | No                     |             138 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+--------------------------------------+--------------------------------------+------------------+----------------+
|            Clock Signal            |             Enable Signal            |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+------------------------------------+--------------------------------------+--------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                     |                                      | play_mini_game/led_i_1_n_0           |                1 |              2 |
|  play_mini_game/unit/clk_10kHz/CLK |                                      |                                      |                1 |              4 |
| ~clk_6_25mhz_BUFG                  |                                      |                                      |                2 |              4 |
|  clk_IBUF_BUFG                     |                                      |                                      |                3 |              6 |
|  clk_IBUF_BUFG                     | play_mini_game/lfsr_state[5]_i_1_n_0 |                                      |                2 |             16 |
|  play_mini_game/unit/clk_10kHz/CLK | play_mini_game/unit/an[1]_i_1_n_0    |                                      |                2 |             18 |
| ~clk_6_25mhz_BUFG                  |                                      | display/frame_counter[16]_i_1_n_0    |                4 |             32 |
|  sel_n_15                          |                                      |                                      |                8 |             32 |
| ~clk_6_25mhz_BUFG                  | display/delay[0]_i_1_n_0             |                                      |                5 |             40 |
|  clk_IBUF_BUFG                     |                                      | clk1/clear                           |                8 |             64 |
|  clk_IBUF_BUFG                     |                                      | play_mini_game/unit/clk_10kHz/clear  |                8 |             64 |
|  clk_IBUF_BUFG                     |                                      | play_mini_game/lfsr_state[5]_i_1_n_0 |                8 |             64 |
| ~clk_6_25mhz_BUFG                  | display/FSM_onehot_state[31]_i_1_n_0 |                                      |                8 |             64 |
| ~clk_6_25mhz_BUFG                  |                                      | display/spi_word[39]_i_1_n_0         |               21 |             90 |
+------------------------------------+--------------------------------------+--------------------------------------+------------------+----------------+


