Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: MM2017.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MM2017.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MM2017"
Output Format                      : NGC
Target Device                      : xc3s250e-5-cp132

---- Source Options
Top Module Name                    : MM2017
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "MM2017.v" in library work
Module <MM2017> compiled
No errors in compilation
Analysis of file <"MM2017.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <MM2017> in library <work> with parameters.
	ADD = "10001011"
	ADDI = "10010001"
	ADDS = "10101011"
	ADDSI = "10110001"
	AND = "10001010"
	ANDS = "11101010"
	ASRV = "00011010"
	B = "00010100"
	BEQ = "00000000"
	BGE = "00001010"
	BGT = "00001100"
	BHI = "00001000"
	BHS = "00000010"
	BL = "10010100"
	BLE = "00001101"
	BLO = "00000011"
	BLS = "00001001"
	BLT = "00001011"
	BMI = "00000100"
	BNE = "00000001"
	BPL = "00000101"
	BRA = "01010100"
	BVC = "00000111"
	BVS = "00000110"
	CBNZ = "10110101"
	CBZ = "10110100"
	EOR = "11001010"
	LDR = "00100001"
	LSLV = "00011000"
	LSRV = "00011001"
	MEMO = "11111001"
	MOV = "11010010"
	MOVK = "11110010"
	MOVN = "10010010"
	ORR = "10101010"
	RET = "11010110"
	RORV = "00011011"
	SHIFT = "10011010"
	STR = "00100000"
	SUB = "11001011"
	SUBI = "11010001"
	SUBS = "11101011"
	SUBSI = "11110001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <MM2017>.
	ADD = 8'b10001011
	ADDI = 8'b10010001
	ADDS = 8'b10101011
	ADDSI = 8'b10110001
	AND = 8'b10001010
	ANDS = 8'b11101010
	ASRV = 8'b00011010
	B = 8'b00010100
	BEQ = 8'b00000000
	BGE = 8'b00001010
	BGT = 8'b00001100
	BHI = 8'b00001000
	BHS = 8'b00000010
	BL = 8'b10010100
	BLE = 8'b00001101
	BLO = 8'b00000011
	BLS = 8'b00001001
	BLT = 8'b00001011
	BMI = 8'b00000100
	BNE = 8'b00000001
	BPL = 8'b00000101
	BRA = 8'b01010100
	BVC = 8'b00000111
	BVS = 8'b00000110
	CBNZ = 8'b10110101
	CBZ = 8'b10110100
	EOR = 8'b11001010
	LDR = 8'b00100001
	LSLV = 8'b00011000
	LSRV = 8'b00011001
	MEMO = 8'b11111001
	MOV = 8'b11010010
	MOVK = 8'b11110010
	MOVN = 8'b10010010
	ORR = 8'b10101010
	RET = 8'b11010110
	RORV = 8'b00011011
	SHIFT = 8'b10011010
	STR = 8'b00100000
	SUB = 8'b11001011
	SUBI = 8'b11010001
	SUBS = 8'b11101011
	SUBSI = 8'b11110001
WARNING:Xst:1643 - "MM2017.v" line 117: You are giving the signal PC a default value. PC already had a default value, which will be overridden by this one.
WARNING:Xst:1643 - "MM2017.v" line 118: You are giving the signal ZNCV a default value. ZNCV already had a default value, which will be overridden by this one.
INFO:Xst:1607 - Contents of array <MEM> may be accessed with an index that does not cover the full array size.
INFO:Xst:1607 - Contents of array <MEM> may be accessed with an index that does not cover the full array size.
INFO:Xst:1607 - Contents of array <MEM> may be accessed with an index that does not cover the full array size.
Module <MM2017> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <MM2017>.
    Related source file is "MM2017.v".
WARNING:Xst:646 - Signal <XZR> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <XT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <XN> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <XM> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <OPCODE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IMM> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FLAG_WB_REG> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FLAG_WB_OUT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FLAG_WB_MEM> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FLAGS> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FIR> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 129x33-bit dual-port RAM <Mram_MEM> for signal <MEM>.
    Found 129x33-bit dual-port RAM <Mram_MEM_ren> for signal <MEM>.
    Found 64-bit adder for signal <old_PC_17$add0000> created at line 158.
    Found 64-bit adder for signal <old_WB_10$add0000> created at line 258.
    Found 64-bit subtractor for signal <old_WB_11$sub0000> created at line 275.
    Found 64-bit shifter logical left for signal <old_WB_23$shift0002> created at line 316.
    Found 64-bit shifter logical right for signal <old_WB_23$shift0003> created at line 323.
    Found 64-bit xor2 for signal <old_WB_23$xor0000> created at line 309.
    Found 64-bit adder for signal <old_WB_6$add0000> created at line 224.
    Found 64-bit subtractor for signal <old_WB_7$sub0000> created at line 241.
    Found 64-bit register for signal <PC>.
    Found 64-bit comparator equal for signal <PC$cmp_eq0000> created at line 365.
    Found 64-bit comparator not equal for signal <PC$cmp_ne0000> created at line 372.
    Found 1-bit xor2 for signal <PC$xor0000> created at line 485.
    Found 64-bit register for signal <WB>.
    Found 1984-bit register for signal <X>.
    Found 4-bit register for signal <ZNCV>.
    Found 64-bit comparator equal for signal <ZNCV$cmp_eq0018> created at line 228.
    Found 64-bit comparator equal for signal <ZNCV$cmp_eq0019> created at line 245.
    Found 64-bit comparator equal for signal <ZNCV$cmp_eq0020> created at line 262.
    Found 64-bit comparator equal for signal <ZNCV$cmp_eq0021> created at line 279.
    Found 64-bit comparator equal for signal <ZNCV$cmp_eq0022> created at line 296.
    Found 64-bit comparator greatequal for signal <ZNCV$cmp_ge0000> created at line 230.
    Found 64-bit comparator greatequal for signal <ZNCV$cmp_ge0001> created at line 247.
    Found 64-bit comparator greatequal for signal <ZNCV$cmp_ge0002> created at line 264.
    Found 64-bit comparator greatequal for signal <ZNCV$cmp_ge0003> created at line 281.
    Found 64-bit comparator greater for signal <ZNCV$cmp_gt0000> created at line 229.
    Found 64-bit comparator greater for signal <ZNCV$cmp_gt0001> created at line 246.
    Found 64-bit comparator greater for signal <ZNCV$cmp_gt0002> created at line 263.
    Found 64-bit comparator greater for signal <ZNCV$cmp_gt0003> created at line 280.
    Found 64-bit comparator greater for signal <ZNCV$cmp_gt0004> created at line 297.
    Found 64-bit comparator greater for signal <ZNCV$cmp_gt0005> created at line 265.
    Found 64-bit comparator greater for signal <ZNCV$cmp_gt0006> created at line 265.
    Found 64-bit comparator lessequal for signal <ZNCV$cmp_le0000> created at line 231.
    Found 64-bit comparator lessequal for signal <ZNCV$cmp_le0001> created at line 265.
    Found 64-bit comparator lessequal for signal <ZNCV$cmp_le0002> created at line 265.
    Found 64-bit comparator lessequal for signal <ZNCV$cmp_le0003> created at line 282.
INFO:Xst:738 - HDL ADVISOR - 1984 flip-flops were inferred for signal <X>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   2 RAM(s).
	inferred 2116 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred  22 Comparator(s).
	inferred 256 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <MM2017> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 129x33-bit dual-port RAM                              : 2
# Adders/Subtractors                                   : 7
 64-bit adder                                          : 5
 64-bit subtractor                                     : 2
# Registers                                            : 34
 4-bit register                                        : 1
 64-bit register                                       : 33
# Comparators                                          : 22
 64-bit comparator equal                               : 6
 64-bit comparator greatequal                          : 4
 64-bit comparator greater                             : 7
 64-bit comparator lessequal                           : 4
 64-bit comparator not equal                           : 1
# Multiplexers                                         : 4
 64-bit 31-to-1 multiplexer                            : 4
# Logic shifters                                       : 2
 64-bit shifter logical left                           : 1
 64-bit shifter logical right                          : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 64-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <MM2017>.
INFO:Xst:3226 - The RAM <Mram_MEM> will be implemented as a BLOCK RAM, absorbing the following register(s): <PC>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 129-word x 33-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <old_FLAG_WB_REG_18_cmp_eq0019_0> | low      |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 129-word x 33-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <PC_mux0000>    |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_MEM_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 129-word x 33-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <old_FLAG_WB_REG_18_cmp_eq0019_1> | low      |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 129-word x 33-bit                   |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MM2017> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 129x33-bit dual-port block RAM                        : 1
 129x33-bit dual-port distributed RAM                  : 1
# Adders/Subtractors                                   : 7
 64-bit adder                                          : 3
 64-bit subtractor                                     : 2
 8-bit adder                                           : 2
# Registers                                            : 2116
 Flip-Flops                                            : 2116
# Comparators                                          : 22
 64-bit comparator equal                               : 6
 64-bit comparator greatequal                          : 4
 64-bit comparator greater                             : 7
 64-bit comparator lessequal                           : 4
 64-bit comparator not equal                           : 1
# Multiplexers                                         : 4
 64-bit 31-to-1 multiplexer                            : 4
# Logic shifters                                       : 2
 64-bit shifter logical left                           : 1
 64-bit shifter logical right                          : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 64-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MM2017> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MM2017, actual ratio is 155.
Optimizing block <MM2017> to meet ratio 100 (+ 5) of 2448 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <MM2017>, final ratio is 153.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2116
 Flip-Flops                                            : 2116

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MM2017.ngr
Top Level Output File Name         : MM2017
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 66

Cell Usage :
# BELS                             : 9977
#      GND                         : 1
#      INV                         : 54
#      LUT1                        : 307
#      LUT2                        : 250
#      LUT2_D                      : 8
#      LUT2_L                      : 37
#      LUT3                        : 747
#      LUT3_D                      : 158
#      LUT3_L                      : 45
#      LUT4                        : 4017
#      LUT4_D                      : 106
#      LUT4_L                      : 176
#      MUXCY                       : 472
#      MUXF5                       : 1829
#      MUXF6                       : 833
#      MUXF7                       : 400
#      MUXF8                       : 200
#      VCC                         : 1
#      XORCY                       : 336
# FlipFlops/Latches                : 2116
#      FDE                         : 2052
#      FDR                         : 46
#      FDRS                        : 18
# RAMS                             : 298
#      RAM16X1D                    : 297
#      RAMB16_S36_S36              : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 65
#      IBUF                        : 1
#      OBUF                        : 64
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-5 

 Number of Slices:                     3819  out of   2448   156% (*) 
 Number of Slice Flip Flops:           2116  out of   4896    43%  
 Number of 4 input LUTs:               6499  out of   4896   132% (*) 
    Number used as logic:              5905
    Number used as RAMs:                594
 Number of IOs:                          66
 Number of bonded IOBs:                  66  out of     92    71%  
 Number of BRAMs:                         1  out of     12     8%  
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2414  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 21.455ns (Maximum Frequency: 46.608MHz)
   Minimum input arrival time before clock: 6.994ns
   Maximum output required time after clock: 4.063ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 21.455ns (frequency: 46.608MHz)
  Total number of paths / destination ports: 1696159658 / 7078
-------------------------------------------------------------------------
Delay:               21.455ns (Levels of Logic = 73)
  Source:            Mram_MEM (RAM)
  Destination:       ZNCV_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Mram_MEM to ZNCV_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S36_S36:CLKB->DOB29   29   2.436   1.075  Mram_MEM (FIR_varindex0000<29>)
     LUT4:I3->O            5   0.612   0.541  _old_OPCODE_2<3>21 (N921)
     LUT4:I3->O            2   0.612   0.410  _old_XN_3<0>110 (_old_XN_3<0>110)
     LUT3_D:I2->O          2   0.612   0.383  _old_XN_3<0>146_SW0 (N1207)
     LUT4_D:I3->O         29   0.612   1.141  _old_XN_3<0>146_2 (_old_XN_3<0>1461)
     LUT2:I1->O           19   0.612   0.922  _old_XN_3<2>1_9 (_old_XN_3<2>18)
     MUXF6:S->O            1   0.737   0.000  Mmux__COND_4_6_f6_43 (Mmux__COND_4_6_f644)
     MUXF7:I0->O           1   0.451   0.000  Mmux__COND_4_4_f7_43 (Mmux__COND_4_4_f744)
     MUXF8:I0->O          14   0.451   1.002  Mmux__COND_4_2_f8_43 (_COND_4<4>)
     LUT2:I0->O            1   0.612   0.000  Msub_old_WB_11_sub0000_lut<4> (Msub_old_WB_11_sub0000_lut<4>)
     MUXCY:S->O            1   0.404   0.000  Msub_old_WB_11_sub0000_cy<4> (Msub_old_WB_11_sub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<5> (Msub_old_WB_11_sub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<6> (Msub_old_WB_11_sub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<7> (Msub_old_WB_11_sub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<8> (Msub_old_WB_11_sub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<9> (Msub_old_WB_11_sub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<10> (Msub_old_WB_11_sub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<11> (Msub_old_WB_11_sub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<12> (Msub_old_WB_11_sub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<13> (Msub_old_WB_11_sub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<14> (Msub_old_WB_11_sub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<15> (Msub_old_WB_11_sub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<16> (Msub_old_WB_11_sub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<17> (Msub_old_WB_11_sub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<18> (Msub_old_WB_11_sub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<19> (Msub_old_WB_11_sub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<20> (Msub_old_WB_11_sub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<21> (Msub_old_WB_11_sub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<22> (Msub_old_WB_11_sub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<23> (Msub_old_WB_11_sub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<24> (Msub_old_WB_11_sub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<25> (Msub_old_WB_11_sub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<26> (Msub_old_WB_11_sub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<27> (Msub_old_WB_11_sub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<28> (Msub_old_WB_11_sub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<29> (Msub_old_WB_11_sub0000_cy<29>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<30> (Msub_old_WB_11_sub0000_cy<30>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<31> (Msub_old_WB_11_sub0000_cy<31>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<32> (Msub_old_WB_11_sub0000_cy<32>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<33> (Msub_old_WB_11_sub0000_cy<33>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<34> (Msub_old_WB_11_sub0000_cy<34>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<35> (Msub_old_WB_11_sub0000_cy<35>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<36> (Msub_old_WB_11_sub0000_cy<36>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<37> (Msub_old_WB_11_sub0000_cy<37>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<38> (Msub_old_WB_11_sub0000_cy<38>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<39> (Msub_old_WB_11_sub0000_cy<39>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<40> (Msub_old_WB_11_sub0000_cy<40>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<41> (Msub_old_WB_11_sub0000_cy<41>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<42> (Msub_old_WB_11_sub0000_cy<42>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<43> (Msub_old_WB_11_sub0000_cy<43>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<44> (Msub_old_WB_11_sub0000_cy<44>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<45> (Msub_old_WB_11_sub0000_cy<45>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<46> (Msub_old_WB_11_sub0000_cy<46>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<47> (Msub_old_WB_11_sub0000_cy<47>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<48> (Msub_old_WB_11_sub0000_cy<48>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<49> (Msub_old_WB_11_sub0000_cy<49>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<50> (Msub_old_WB_11_sub0000_cy<50>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<51> (Msub_old_WB_11_sub0000_cy<51>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<52> (Msub_old_WB_11_sub0000_cy<52>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<53> (Msub_old_WB_11_sub0000_cy<53>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<54> (Msub_old_WB_11_sub0000_cy<54>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<55> (Msub_old_WB_11_sub0000_cy<55>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<56> (Msub_old_WB_11_sub0000_cy<56>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<57> (Msub_old_WB_11_sub0000_cy<57>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<58> (Msub_old_WB_11_sub0000_cy<58>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<59> (Msub_old_WB_11_sub0000_cy<59>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<60> (Msub_old_WB_11_sub0000_cy<60>)
     MUXCY:CI->O           1   0.051   0.000  Msub_old_WB_11_sub0000_cy<61> (Msub_old_WB_11_sub0000_cy<61>)
     MUXCY:CI->O           0   0.051   0.000  Msub_old_WB_11_sub0000_cy<62> (Msub_old_WB_11_sub0000_cy<62>)
     XORCY:CI->O           5   0.699   0.541  Msub_old_WB_11_sub0000_xor<63> (old_WB_11_sub0000<63>)
     LUT4:I3->O            1   0.612   0.000  Mcompar_ZNCV_cmp_eq0021_lut<15> (Mcompar_ZNCV_cmp_eq0021_lut<15>)
     MUXCY:S->O            1   0.752   0.360  Mcompar_ZNCV_cmp_eq0021_cy<15> (Mcompar_ZNCV_cmp_eq0021_cy<15>)
     LUT4:I3->O            1   0.612   0.387  ZNCV_mux00004_SW0 (N1277)
     LUT4:I2->O            1   0.612   0.000  ZNCV_mux000017 (ZNCV_mux0000)
     FDE:D                     0.268          ZNCV_3
    ----------------------------------------
    Total                     21.455ns (14.693ns logic, 6.762ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2422 / 2422
-------------------------------------------------------------------------
Offset:              6.994ns (Levels of Logic = 4)
  Source:            rst (PAD)
  Destination:       X_0_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to X_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            76   1.106   1.237  rst_IBUF (rst_IBUF)
     LUT4:I0->O            8   0.612   0.646  X_0_not000111 (ZNCV_not0001)
     LUT4_D:I3->O          7   0.612   0.605  X_0_not000141 (N123)
     LUT4:I3->O           64   0.612   1.081  X_8_not00011 (X_8_not0001)
     FDE:CE                    0.483          X_8_0
    ----------------------------------------
    Total                      6.994ns (3.425ns logic, 3.569ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.063ns (Levels of Logic = 1)
  Source:            PC_63 (FF)
  Destination:       PC_out<63> (PAD)
  Source Clock:      clk rising

  Data Path: PC_63 to PC_out<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.380  PC_63 (PC_63)
     OBUF:I->O                 3.169          PC_out_63_OBUF (PC_out<63>)
    ----------------------------------------
    Total                      4.063ns (3.683ns logic, 0.380ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================


Total REAL time to Xst completion: 82.00 secs
Total CPU time to Xst completion: 82.08 secs
 
--> 

Total memory usage is 370340 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    6 (   0 filtered)

