#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Mar 30 13:29:00 2022
# Process ID: 8140
# Current directory: Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.runs/synth_1
# Command line: vivado.exe -log fft_bd_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fft_bd_wrapper.tcl
# Log file: Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.runs/synth_1/fft_bd_wrapper.vds
# Journal file: Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fft_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/FPGA/project/triad_finder/tom/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top fft_bd_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3992
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1034.246 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fft_bd_wrapper' [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/hdl/fft_bd_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'fft_bd' [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/synth/fft_bd.v:13]
INFO: [Synth 8-6157] synthesizing module 'fft_bd_hls_real2xfft_0_0' [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.runs/synth_1/.Xil/Vivado-8140-XilinxLab025/realtime/fft_bd_hls_real2xfft_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_bd_hls_real2xfft_0_0' (1#1) [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.runs/synth_1/.Xil/Vivado-8140-XilinxLab025/realtime/fft_bd_hls_real2xfft_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ap_done' of module 'fft_bd_hls_real2xfft_0_0' is unconnected for instance 'hls_real2xfft_0' [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/synth/fft_bd.v:57]
WARNING: [Synth 8-7071] port 'ap_ready' of module 'fft_bd_hls_real2xfft_0_0' is unconnected for instance 'hls_real2xfft_0' [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/synth/fft_bd.v:57]
WARNING: [Synth 8-7071] port 'ap_idle' of module 'fft_bd_hls_real2xfft_0_0' is unconnected for instance 'hls_real2xfft_0' [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/synth/fft_bd.v:57]
WARNING: [Synth 8-7023] instance 'hls_real2xfft_0' of module 'fft_bd_hls_real2xfft_0_0' has 13 connections declared, but only 10 given [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/synth/fft_bd.v:57]
INFO: [Synth 8-6157] synthesizing module 'fft_bd_hls_xfft2real_0_0' [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.runs/synth_1/.Xil/Vivado-8140-XilinxLab025/realtime/fft_bd_hls_xfft2real_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_bd_hls_xfft2real_0_0' (2#1) [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.runs/synth_1/.Xil/Vivado-8140-XilinxLab025/realtime/fft_bd_hls_xfft2real_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ap_done' of module 'fft_bd_hls_xfft2real_0_0' is unconnected for instance 'hls_xfft2real_0' [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/synth/fft_bd.v:68]
WARNING: [Synth 8-7071] port 'ap_ready' of module 'fft_bd_hls_xfft2real_0_0' is unconnected for instance 'hls_xfft2real_0' [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/synth/fft_bd.v:68]
WARNING: [Synth 8-7071] port 'ap_idle' of module 'fft_bd_hls_xfft2real_0_0' is unconnected for instance 'hls_xfft2real_0' [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/synth/fft_bd.v:68]
WARNING: [Synth 8-7023] instance 'hls_xfft2real_0' of module 'fft_bd_hls_xfft2real_0_0' has 13 connections declared, but only 10 given [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/synth/fft_bd.v:68]
INFO: [Synth 8-6157] synthesizing module 'fft_bd_xfft_0_0' [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.runs/synth_1/.Xil/Vivado-8140-XilinxLab025/realtime/fft_bd_xfft_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_bd_xfft_0_0' (3#1) [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.runs/synth_1/.Xil/Vivado-8140-XilinxLab025/realtime/fft_bd_xfft_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 's_axis_config_tready' of module 'fft_bd_xfft_0_0' is unconnected for instance 'xfft_0' [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/synth/fft_bd.v:79]
WARNING: [Synth 8-7071] port 'event_frame_started' of module 'fft_bd_xfft_0_0' is unconnected for instance 'xfft_0' [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/synth/fft_bd.v:79]
WARNING: [Synth 8-7071] port 'event_tlast_unexpected' of module 'fft_bd_xfft_0_0' is unconnected for instance 'xfft_0' [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/synth/fft_bd.v:79]
WARNING: [Synth 8-7071] port 'event_tlast_missing' of module 'fft_bd_xfft_0_0' is unconnected for instance 'xfft_0' [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/synth/fft_bd.v:79]
WARNING: [Synth 8-7071] port 'event_status_channel_halt' of module 'fft_bd_xfft_0_0' is unconnected for instance 'xfft_0' [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/synth/fft_bd.v:79]
WARNING: [Synth 8-7071] port 'event_data_in_channel_halt' of module 'fft_bd_xfft_0_0' is unconnected for instance 'xfft_0' [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/synth/fft_bd.v:79]
WARNING: [Synth 8-7071] port 'event_data_out_channel_halt' of module 'fft_bd_xfft_0_0' is unconnected for instance 'xfft_0' [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/synth/fft_bd.v:79]
WARNING: [Synth 8-7023] instance 'xfft_0' of module 'fft_bd_xfft_0_0' has 19 connections declared, but only 12 given [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/synth/fft_bd.v:79]
INFO: [Synth 8-6157] synthesizing module 'fft_bd_xlconstant_0_0' [z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ip/fft_bd_xlconstant_0_0/synth/fft_bd_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (4#1) [z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fft_bd_xlconstant_0_0' (5#1) [z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ip/fft_bd_xlconstant_0_0/synth/fft_bd_xlconstant_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'fft_bd' (6#1) [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/synth/fft_bd.v:13]
INFO: [Synth 8-6155] done synthesizing module 'fft_bd_wrapper' (7#1) [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/hdl/fft_bd_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1078.109 ; gain = 43.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1078.109 ; gain = 43.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1078.109 ; gain = 43.863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1078.109 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ip/fft_bd_xfft_0_0/fft_bd_xfft_0_0/fft_bd_xfft_0_0_in_context.xdc] for cell 'fft_bd_i/xfft_0'
Finished Parsing XDC File [z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ip/fft_bd_xfft_0_0/fft_bd_xfft_0_0/fft_bd_xfft_0_0_in_context.xdc] for cell 'fft_bd_i/xfft_0'
Parsing XDC File [z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ip/fft_bd_hls_real2xfft_0_0/fft_bd_hls_real2xfft_0_0/fft_bd_hls_real2xfft_0_0_in_context.xdc] for cell 'fft_bd_i/hls_real2xfft_0'
Finished Parsing XDC File [z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ip/fft_bd_hls_real2xfft_0_0/fft_bd_hls_real2xfft_0_0/fft_bd_hls_real2xfft_0_0_in_context.xdc] for cell 'fft_bd_i/hls_real2xfft_0'
Parsing XDC File [z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ip/fft_bd_hls_xfft2real_0_0/fft_bd_hls_xfft2real_0_0/fft_bd_hls_xfft2real_0_0_in_context.xdc] for cell 'fft_bd_i/hls_xfft2real_0'
Finished Parsing XDC File [z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/ip/fft_bd_hls_xfft2real_0_0/fft_bd_hls_xfft2real_0_0/fft_bd_hls_xfft2real_0_0_in_context.xdc] for cell 'fft_bd_i/hls_xfft2real_0'
Parsing XDC File [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1134.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1134.207 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1134.207 ; gain = 99.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1134.207 ; gain = 99.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for fft_bd_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_bd_i/xfft_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_bd_i/hls_real2xfft_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_bd_i/hls_xfft2real_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_bd_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1134.207 ; gain = 99.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1134.207 ; gain = 99.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1134.207 ; gain = 99.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1163.180 ; gain = 128.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1163.180 ; gain = 128.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1182.301 ; gain = 148.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1188.051 ; gain = 153.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1188.051 ; gain = 153.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1188.051 ; gain = 153.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1188.051 ; gain = 153.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1188.051 ; gain = 153.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1188.051 ; gain = 153.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |fft_bd_hls_real2xfft_0_0 |         1|
|2     |fft_bd_hls_xfft2real_0_0 |         1|
|3     |fft_bd_xfft_0_0          |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |fft_bd_hls_real2xfft_0 |     1|
|2     |fft_bd_hls_xfft2real_0 |     1|
|3     |fft_bd_xfft_0          |     1|
|4     |IBUF                   |    20|
|5     |OBUF                   |    34|
+------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1188.051 ; gain = 153.805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1188.051 ; gain = 97.707
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1188.051 ; gain = 153.805
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1197.637 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1207.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 1207.305 ; gain = 173.059
INFO: [Common 17-1381] The checkpoint 'Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.runs/synth_1/fft_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fft_bd_wrapper_utilization_synth.rpt -pb fft_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 30 13:30:08 2022...
