LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY MDR IS
PORT(
 busMuxOut: IN std_logic_vector(31 downto 0);
    Mdatain:    IN std_logic_vector(31 downto 0);
 clr:        IN std_logic;
    clk:        IN std_logic;
    MDRin:      IN std_logic;
    read:     IN std_logic;
 MDRoutput: OUT std_logic_vector(31 downto 0)
);
END MDR;

ARCHITECTURE behaviour OF MDR IS 
 BEGIN
 PROCESS(clr, clk, busMuxOut, MDatain, read, MDRin)
 BEGIN
 IF clr ='0' then
  //MDRoutput <= x"00000000";
        MDRoutput <= (others =>'0');
 ELSIF rising_edge(clk) then
   IF MDRin = '1' then
    IF (read = '0') THEN
     MDRoutput <= busMuxOut;
    ELSE (read = '1') THEN
     MDRoutput <= MdataIn;
    END IF;
   END IF;
 END IF;
 END PROCESS;
END;