<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="bcd_counter_segdis_frq_mode.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="bcd_counter_segdis_frq_mode.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="bcd_counter_segdis_frq_mode.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="bcd_counter_segdis_frq_mode.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="bcd_counter_segdis_frq_mode.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="bcd_counter_segdis_frq_mode.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="bcd_counter_segdis_frq_mode.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="bcd_counter_segdis_frq_mode.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="bcd_counter_segdis_frq_mode.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="bcd_counter_segdis_frq_mode.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="bcd_counter_segdis_frq_mode.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="bcd_counter_segdis_frq_mode.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="bcd_counter_segdis_frq_mode.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="bcd_counter_segdis_frq_mode.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bcd_counter_segdis_frq_mode.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="bcd_counter_segdis_frq_mode.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="bcd_counter_segdis_frq_mode.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="bcd_counter_segdis_frq_mode.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="bcd_counter_segdis_frq_mode.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="bcd_counter_segdis_frq_mode.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="bcd_counter_segdis_frq_mode.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="bcd_counter_segdis_frq_mode.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="bcd_counter_segdis_frq_mode.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="bcd_counter_segdis_frq_mode.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="bcd_counter_segdis_frq_mode_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="bcd_counter_segdis_frq_mode_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="bcd_counter_segdis_frq_mode_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="bcd_counter_segdis_frq_mode_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="bcd_counter_segdis_frq_mode_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="bcd_counter_segdis_frq_mode_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bcd_counter_segdis_frq_mode_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bcd_counter_segdis_frq_mode_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="bcd_counter_segdis_frq_mode_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="bcd_counter_segdis_frq_mode_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bcd_counter_segdis_frq_mode_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="bcd_counter_segdis_frq_mode_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="bcd_counter_segdis_frq_mode_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="bcd_counter_segdis_frq_mode_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bcd_counter_segdis_frq_mode_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="frq_div2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="frq_div2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="frq_div2.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1671516461" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1671516461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671516461" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3202622099768146175" xil_pn:start_ts="1671516461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671516461" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5029162254000373473" xil_pn:start_ts="1671516461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671516461" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1671516461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671516461" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6579706236549525687" xil_pn:start_ts="1671516461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671516581" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-7493580321283409826" xil_pn:start_ts="1671516581">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671516581" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8611067640814888341" xil_pn:start_ts="1671516581">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671591265" xil_pn:in_ck="-995623082928240012" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="367206082064012609" xil_pn:start_ts="1671591255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode.lso"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode.ngc"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode.ngr"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode.prj"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode.stx"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode.syr"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode.xst"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1671516769" xil_pn:in_ck="7883401598329209726" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2327002772590458764" xil_pn:start_ts="1671516769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671591273" xil_pn:in_ck="-3537361215939910986" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8978358133742373439" xil_pn:start_ts="1671591265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode.bld"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode.ngd"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1671591280" xil_pn:in_ck="3776633517191408279" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-77800969521750816" xil_pn:start_ts="1671591273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode.pcf"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode_map.map"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode_map.mrp"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode_map.ncd"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode_map.ngm"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode_map.xrpt"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode_summary.xml"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1671591300" xil_pn:in_ck="5793815535469616272" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="5592077876867041805" xil_pn:start_ts="1671591280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode.ncd"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode.pad"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode.par"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode.ptwx"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode.unroutes"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode.xpi"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode_pad.csv"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode_pad.txt"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1671591309" xil_pn:in_ck="7883401598329202101" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1671591300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode.bgn"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode.bit"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode.drc"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1671591309" xil_pn:in_ck="7883401598329189247" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="-6864680952955714571" xil_pn:start_ts="1671591309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671591300" xil_pn:in_ck="-2439979423246050669" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1671591295">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode.twr"/>
      <outfile xil_pn:name="bcd_counter_segdis_frq_mode.twx"/>
    </transform>
  </transforms>

</generated_project>
