

================================================================
== Vitis HLS Report for 'runTestAfterInit'
================================================================
* Date:           Fri Oct  7 00:39:06 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.140 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min   |    max    | min | max |   Type   |
    +---------+---------+----------+-----------+-----+-----+----------+
    |       90|      656|  1.620 us|  11.808 us|   71|  584|  dataflow|
    +---------+---------+----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                |                                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                    |                Module               |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_read_train_fu_124                           |read_train                           |       70|       70|   1.260 us|   1.260 us|   70|   70|       no|
        |grp_runTestAfterInit_Block_entry79_proc_fu_132  |runTestAfterInit_Block_entry79_proc  |        1|        1|  18.000 ns|  18.000 ns|    1|    1|       no|
        |grp_run_test_fu_139                             |run_test                             |        7|      583|   0.126 us|  10.494 us|    7|  583|       no|
        |grp_writeOutcome_fu_169                         |writeOutcome                         |       17|       17|   0.306 us|   0.306 us|   17|   17|       no|
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 13.1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%inputAOV_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inputAOV"   --->   Operation 9 'read' 'inputAOV_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%contr_AOV_7_c = alloca i64 1"   --->   Operation 10 'alloca' 'contr_AOV_7_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%contr_AOV_6_c = alloca i64 1"   --->   Operation 11 'alloca' 'contr_AOV_6_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%contr_AOV_5_c = alloca i64 1"   --->   Operation 12 'alloca' 'contr_AOV_5_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%contr_AOV_4_c = alloca i64 1"   --->   Operation 13 'alloca' 'contr_AOV_4_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%contr_AOV_3_c = alloca i64 1"   --->   Operation 14 'alloca' 'contr_AOV_3_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%contr_AOV_2_c = alloca i64 1"   --->   Operation 15 'alloca' 'contr_AOV_2_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%contr_AOV_1_c = alloca i64 1"   --->   Operation 16 'alloca' 'contr_AOV_1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%contr_AOV_c = alloca i64 1"   --->   Operation 17 'alloca' 'contr_AOV_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [2/2] (13.1ns)   --->   "%call_ret = call i284 @read_train, i512 %gmem, i64 %inputAOV_read" [detector_solid/abs_solid_detector.cpp:572]   --->   Operation 18 'call' 'call_ret' <Predicate = true> <Delay = 13.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 13.1>
ST_2 : Operation 19 [1/2] (13.1ns)   --->   "%call_ret = call i284 @read_train, i512 %gmem, i64 %inputAOV_read" [detector_solid/abs_solid_detector.cpp:572]   --->   Operation 19 'call' 'call_ret' <Predicate = true> <Delay = 13.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%contr_checkId_V = extractvalue i284 %call_ret" [detector_solid/abs_solid_detector.cpp:572]   --->   Operation 20 'extractvalue' 'contr_checkId_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%contr_taskId_V = extractvalue i284 %call_ret" [detector_solid/abs_solid_detector.cpp:572]   --->   Operation 21 'extractvalue' 'contr_taskId_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%contr_uniId_V = extractvalue i284 %call_ret" [detector_solid/abs_solid_detector.cpp:572]   --->   Operation 22 'extractvalue' 'contr_uniId_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%contr_AOV_c18_channel = extractvalue i284 %call_ret" [detector_solid/abs_solid_detector.cpp:572]   --->   Operation 23 'extractvalue' 'contr_AOV_c18_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%contr_AOV_1_c19_channel = extractvalue i284 %call_ret" [detector_solid/abs_solid_detector.cpp:572]   --->   Operation 24 'extractvalue' 'contr_AOV_1_c19_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%contr_AOV_2_c20_channel = extractvalue i284 %call_ret" [detector_solid/abs_solid_detector.cpp:572]   --->   Operation 25 'extractvalue' 'contr_AOV_2_c20_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%contr_AOV_3_c21_channel = extractvalue i284 %call_ret" [detector_solid/abs_solid_detector.cpp:572]   --->   Operation 26 'extractvalue' 'contr_AOV_3_c21_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%contr_AOV_4_c22_channel = extractvalue i284 %call_ret" [detector_solid/abs_solid_detector.cpp:572]   --->   Operation 27 'extractvalue' 'contr_AOV_4_c22_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%contr_AOV_5_c23_channel = extractvalue i284 %call_ret" [detector_solid/abs_solid_detector.cpp:572]   --->   Operation 28 'extractvalue' 'contr_AOV_5_c23_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%contr_AOV_6_c24_channel = extractvalue i284 %call_ret" [detector_solid/abs_solid_detector.cpp:572]   --->   Operation 29 'extractvalue' 'contr_AOV_6_c24_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%contr_AOV_7_c25_channel = extractvalue i284 %call_ret" [detector_solid/abs_solid_detector.cpp:572]   --->   Operation 30 'extractvalue' 'contr_AOV_7_c25_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 5.95>
ST_3 : Operation 31 [2/2] (5.95ns)   --->   "%call_ret1 = call i22 @runTestAfterInit_Block_entry79_proc, i8 %contr_checkId_V, i8 %n_regions_V" [detector_solid/abs_solid_detector.cpp:572]   --->   Operation 31 'call' 'call_ret1' <Predicate = true> <Delay = 5.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 32 [1/2] (2.32ns)   --->   "%call_ret1 = call i22 @runTestAfterInit_Block_entry79_proc, i8 %contr_checkId_V, i8 %n_regions_V" [detector_solid/abs_solid_detector.cpp:572]   --->   Operation 32 'call' 'call_ret1' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%contr_checkId_V_load_loc_channel = extractvalue i22 %call_ret1" [detector_solid/abs_solid_detector.cpp:572]   --->   Operation 33 'extractvalue' 'contr_checkId_V_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%contr_checkId_V_load_cast_loc_channel = extractvalue i22 %call_ret1" [detector_solid/abs_solid_detector.cpp:572]   --->   Operation 34 'extractvalue' 'contr_checkId_V_load_cast_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%n_regions_V_load_loc_channel = extractvalue i22 %call_ret1" [detector_solid/abs_solid_detector.cpp:572]   --->   Operation 35 'extractvalue' 'n_regions_V_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 11.3>
ST_5 : Operation 36 [2/2] (11.3ns)   --->   "%error = call i1 @run_test, i32 %regions, i6 %contr_checkId_V_load_cast_loc_channel, i32 %regions_1, i32 %regions_2, i32 %regions_3, i8 %n_regions_V_load_loc_channel, i32 %contr_AOV_c18_channel, i32 %contr_AOV_1_c19_channel, i32 %contr_AOV_2_c20_channel, i32 %contr_AOV_3_c21_channel, i32 %contr_AOV_4_c22_channel, i32 %contr_AOV_5_c23_channel, i32 %contr_AOV_6_c24_channel, i32 %contr_AOV_7_c25_channel, i32 %contr_AOV_c, i32 %contr_AOV_1_c, i32 %contr_AOV_2_c, i32 %contr_AOV_3_c, i32 %contr_AOV_4_c, i32 %contr_AOV_5_c, i32 %contr_AOV_6_c, i32 %contr_AOV_7_c" [detector_solid/abs_solid_detector.cpp:576]   --->   Operation 36 'call' 'error' <Predicate = true> <Delay = 11.3> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 11.7>
ST_6 : Operation 37 [1/2] (11.7ns)   --->   "%error = call i1 @run_test, i32 %regions, i6 %contr_checkId_V_load_cast_loc_channel, i32 %regions_1, i32 %regions_2, i32 %regions_3, i8 %n_regions_V_load_loc_channel, i32 %contr_AOV_c18_channel, i32 %contr_AOV_1_c19_channel, i32 %contr_AOV_2_c20_channel, i32 %contr_AOV_3_c21_channel, i32 %contr_AOV_4_c22_channel, i32 %contr_AOV_5_c23_channel, i32 %contr_AOV_6_c24_channel, i32 %contr_AOV_7_c25_channel, i32 %contr_AOV_c, i32 %contr_AOV_1_c, i32 %contr_AOV_2_c, i32 %contr_AOV_3_c, i32 %contr_AOV_4_c, i32 %contr_AOV_5_c, i32 %contr_AOV_6_c, i32 %contr_AOV_7_c" [detector_solid/abs_solid_detector.cpp:576]   --->   Operation 37 'call' 'error' <Predicate = true> <Delay = 11.7> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 6.88>
ST_7 : Operation 38 [2/2] (6.88ns)   --->   "%call_ln577 = call void @writeOutcome, i1 %errorInTask, i4 %contr_taskId_V, i8 %contr_checkId_V_load_loc_channel, i16 %contr_uniId_V, i1 %error, i288 %outcomeInRam, i32 %contr_AOV_c, i32 %contr_AOV_1_c, i32 %contr_AOV_2_c, i32 %contr_AOV_3_c, i32 %contr_AOV_4_c, i32 %contr_AOV_5_c, i32 %contr_AOV_6_c, i32 %contr_AOV_7_c" [detector_solid/abs_solid_detector.cpp:577]   --->   Operation 38 'call' 'call_ln577' <Predicate = true> <Delay = 6.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @contr_OC_AOV_OC_7_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %contr_AOV_7_c, i32 %contr_AOV_7_c"   --->   Operation 39 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contr_AOV_7_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @contr_OC_AOV_OC_6_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %contr_AOV_6_c, i32 %contr_AOV_6_c"   --->   Operation 41 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contr_AOV_6_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @contr_OC_AOV_OC_5_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %contr_AOV_5_c, i32 %contr_AOV_5_c"   --->   Operation 43 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contr_AOV_5_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%empty_55 = specchannel i32 @_ssdm_op_SpecChannel, void @contr_OC_AOV_OC_4_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %contr_AOV_4_c, i32 %contr_AOV_4_c"   --->   Operation 45 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contr_AOV_4_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%empty_56 = specchannel i32 @_ssdm_op_SpecChannel, void @contr_OC_AOV_OC_3_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %contr_AOV_3_c, i32 %contr_AOV_3_c"   --->   Operation 47 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contr_AOV_3_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%empty_57 = specchannel i32 @_ssdm_op_SpecChannel, void @contr_OC_AOV_OC_2_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %contr_AOV_2_c, i32 %contr_AOV_2_c"   --->   Operation 49 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contr_AOV_2_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%empty_58 = specchannel i32 @_ssdm_op_SpecChannel, void @contr_OC_AOV_OC_1_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %contr_AOV_1_c, i32 %contr_AOV_1_c"   --->   Operation 51 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contr_AOV_1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%empty_59 = specchannel i32 @_ssdm_op_SpecChannel, void @contr_OC_AOV_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %contr_AOV_c, i32 %contr_AOV_c"   --->   Operation 53 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contr_AOV_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_12"   --->   Operation 55 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %outcomeInRam, i64 666, i64 207, i64 1"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %errorInTask, i64 666, i64 207, i64 1"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_10, i32 0, i32 0, void @empty_12, i32 1, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %errorInTask, void @empty_10, i32 0, i32 0, void @empty_12, i32 1, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_1, i32 0, i32 0, void @empty_12, i32 64, i32 0, void @empty_4, void @empty_23, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i288 %outcomeInRam"   --->   Operation 61 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln577 = call void @writeOutcome, i1 %errorInTask, i4 %contr_taskId_V, i8 %contr_checkId_V_load_loc_channel, i16 %contr_uniId_V, i1 %error, i288 %outcomeInRam, i32 %contr_AOV_c, i32 %contr_AOV_1_c, i32 %contr_AOV_2_c, i32 %contr_AOV_3_c, i32 %contr_AOV_4_c, i32 %contr_AOV_5_c, i32 %contr_AOV_6_c, i32 %contr_AOV_7_c" [detector_solid/abs_solid_detector.cpp:577]   --->   Operation 62 'call' 'call_ln577' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln584 = ret" [detector_solid/abs_solid_detector.cpp:584]   --->   Operation 63 'ret' 'ret_ln584' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputAOV]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outcomeInRam]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ errorInTask]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ n_regions_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ regions]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ regions_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ regions_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ regions_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inputAOV_read                         (read                  ) [ 001000000]
contr_AOV_7_c                         (alloca                ) [ 001111111]
contr_AOV_6_c                         (alloca                ) [ 001111111]
contr_AOV_5_c                         (alloca                ) [ 001111111]
contr_AOV_4_c                         (alloca                ) [ 001111111]
contr_AOV_3_c                         (alloca                ) [ 001111111]
contr_AOV_2_c                         (alloca                ) [ 001111111]
contr_AOV_1_c                         (alloca                ) [ 001111111]
contr_AOV_c                           (alloca                ) [ 001111111]
call_ret                              (call                  ) [ 000000000]
contr_checkId_V                       (extractvalue          ) [ 000110000]
contr_taskId_V                        (extractvalue          ) [ 000111111]
contr_uniId_V                         (extractvalue          ) [ 000111111]
contr_AOV_c18_channel                 (extractvalue          ) [ 000111100]
contr_AOV_1_c19_channel               (extractvalue          ) [ 000111100]
contr_AOV_2_c20_channel               (extractvalue          ) [ 000111100]
contr_AOV_3_c21_channel               (extractvalue          ) [ 000111100]
contr_AOV_4_c22_channel               (extractvalue          ) [ 000111100]
contr_AOV_5_c23_channel               (extractvalue          ) [ 000111100]
contr_AOV_6_c24_channel               (extractvalue          ) [ 000111100]
contr_AOV_7_c25_channel               (extractvalue          ) [ 000111100]
call_ret1                             (call                  ) [ 000000000]
contr_checkId_V_load_loc_channel      (extractvalue          ) [ 000001111]
contr_checkId_V_load_cast_loc_channel (extractvalue          ) [ 000001100]
n_regions_V_load_loc_channel          (extractvalue          ) [ 000001100]
error                                 (call                  ) [ 000000011]
empty                                 (specchannel           ) [ 000000000]
specinterface_ln0                     (specinterface         ) [ 000000000]
empty_53                              (specchannel           ) [ 000000000]
specinterface_ln0                     (specinterface         ) [ 000000000]
empty_54                              (specchannel           ) [ 000000000]
specinterface_ln0                     (specinterface         ) [ 000000000]
empty_55                              (specchannel           ) [ 000000000]
specinterface_ln0                     (specinterface         ) [ 000000000]
empty_56                              (specchannel           ) [ 000000000]
specinterface_ln0                     (specinterface         ) [ 000000000]
empty_57                              (specchannel           ) [ 000000000]
specinterface_ln0                     (specinterface         ) [ 000000000]
empty_58                              (specchannel           ) [ 000000000]
specinterface_ln0                     (specinterface         ) [ 000000000]
empty_59                              (specchannel           ) [ 000000000]
specinterface_ln0                     (specinterface         ) [ 000000000]
specdataflowpipeline_ln0              (specdataflowpipeline  ) [ 000000000]
specmemcore_ln0                       (specmemcore           ) [ 000000000]
specmemcore_ln0                       (specmemcore           ) [ 000000000]
specinterface_ln0                     (specinterface         ) [ 000000000]
specinterface_ln0                     (specinterface         ) [ 000000000]
specinterface_ln0                     (specinterface         ) [ 000000000]
specbramwithbyteenable_ln0            (specbramwithbyteenable) [ 000000000]
call_ln577                            (call                  ) [ 000000000]
ret_ln584                             (ret                   ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputAOV">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputAOV"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outcomeInRam">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outcomeInRam"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="errorInTask">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="errorInTask"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n_regions_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_regions_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="regions">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="regions_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="regions_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="regions_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_train"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runTestAfterInit_Block_entry79_proc"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_test"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="writeOutcome"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="contr_OC_AOV_OC_7_c_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="contr_OC_AOV_OC_6_c_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="contr_OC_AOV_OC_5_c_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="contr_OC_AOV_OC_4_c_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="contr_OC_AOV_OC_3_c_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="contr_OC_AOV_OC_2_c_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="contr_OC_AOV_OC_1_c_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="contr_OC_AOV_c_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="contr_AOV_7_c_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="contr_AOV_7_c/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="contr_AOV_6_c_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="contr_AOV_6_c/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="contr_AOV_5_c_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="contr_AOV_5_c/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="contr_AOV_4_c_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="contr_AOV_4_c/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="contr_AOV_3_c_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="contr_AOV_3_c/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="contr_AOV_2_c_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="contr_AOV_2_c/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="contr_AOV_1_c_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="contr_AOV_1_c/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="contr_AOV_c_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="contr_AOV_c/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="inputAOV_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputAOV_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_read_train_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="284" slack="0"/>
<pin id="126" dir="0" index="1" bw="512" slack="0"/>
<pin id="127" dir="0" index="2" bw="64" slack="0"/>
<pin id="128" dir="1" index="3" bw="284" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_runTestAfterInit_Block_entry79_proc_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="22" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="1"/>
<pin id="135" dir="0" index="2" bw="8" slack="0"/>
<pin id="136" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_run_test_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="6" slack="1"/>
<pin id="143" dir="0" index="3" bw="32" slack="0"/>
<pin id="144" dir="0" index="4" bw="32" slack="0"/>
<pin id="145" dir="0" index="5" bw="32" slack="0"/>
<pin id="146" dir="0" index="6" bw="8" slack="1"/>
<pin id="147" dir="0" index="7" bw="32" slack="3"/>
<pin id="148" dir="0" index="8" bw="32" slack="3"/>
<pin id="149" dir="0" index="9" bw="32" slack="3"/>
<pin id="150" dir="0" index="10" bw="32" slack="3"/>
<pin id="151" dir="0" index="11" bw="32" slack="3"/>
<pin id="152" dir="0" index="12" bw="32" slack="3"/>
<pin id="153" dir="0" index="13" bw="32" slack="3"/>
<pin id="154" dir="0" index="14" bw="32" slack="3"/>
<pin id="155" dir="0" index="15" bw="32" slack="4"/>
<pin id="156" dir="0" index="16" bw="32" slack="4"/>
<pin id="157" dir="0" index="17" bw="32" slack="4"/>
<pin id="158" dir="0" index="18" bw="32" slack="4"/>
<pin id="159" dir="0" index="19" bw="32" slack="4"/>
<pin id="160" dir="0" index="20" bw="32" slack="4"/>
<pin id="161" dir="0" index="21" bw="32" slack="4"/>
<pin id="162" dir="0" index="22" bw="32" slack="4"/>
<pin id="163" dir="1" index="23" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="error/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_writeOutcome_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="4" slack="5"/>
<pin id="173" dir="0" index="3" bw="8" slack="3"/>
<pin id="174" dir="0" index="4" bw="16" slack="5"/>
<pin id="175" dir="0" index="5" bw="1" slack="1"/>
<pin id="176" dir="0" index="6" bw="288" slack="0"/>
<pin id="177" dir="0" index="7" bw="32" slack="6"/>
<pin id="178" dir="0" index="8" bw="32" slack="6"/>
<pin id="179" dir="0" index="9" bw="32" slack="6"/>
<pin id="180" dir="0" index="10" bw="32" slack="6"/>
<pin id="181" dir="0" index="11" bw="32" slack="6"/>
<pin id="182" dir="0" index="12" bw="32" slack="6"/>
<pin id="183" dir="0" index="13" bw="32" slack="6"/>
<pin id="184" dir="0" index="14" bw="32" slack="6"/>
<pin id="185" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln577/7 "/>
</bind>
</comp>

<comp id="189" class="1004" name="contr_checkId_V_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="284" slack="0"/>
<pin id="191" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_checkId_V/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="contr_taskId_V_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="284" slack="0"/>
<pin id="195" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_taskId_V/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="contr_uniId_V_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="284" slack="0"/>
<pin id="199" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_uniId_V/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="contr_AOV_c18_channel_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="284" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_AOV_c18_channel/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="contr_AOV_1_c19_channel_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="284" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_AOV_1_c19_channel/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="contr_AOV_2_c20_channel_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="284" slack="0"/>
<pin id="211" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_AOV_2_c20_channel/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="contr_AOV_3_c21_channel_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="284" slack="0"/>
<pin id="215" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_AOV_3_c21_channel/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="contr_AOV_4_c22_channel_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="284" slack="0"/>
<pin id="219" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_AOV_4_c22_channel/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="contr_AOV_5_c23_channel_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="284" slack="0"/>
<pin id="223" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_AOV_5_c23_channel/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="contr_AOV_6_c24_channel_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="284" slack="0"/>
<pin id="227" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_AOV_6_c24_channel/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="contr_AOV_7_c25_channel_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="284" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_AOV_7_c25_channel/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="contr_checkId_V_load_loc_channel_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="22" slack="0"/>
<pin id="235" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_checkId_V_load_loc_channel/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="contr_checkId_V_load_cast_loc_channel_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="22" slack="0"/>
<pin id="239" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_checkId_V_load_cast_loc_channel/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="n_regions_V_load_loc_channel_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="22" slack="0"/>
<pin id="243" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="n_regions_V_load_loc_channel/4 "/>
</bind>
</comp>

<comp id="245" class="1005" name="inputAOV_read_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="1"/>
<pin id="247" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inputAOV_read "/>
</bind>
</comp>

<comp id="250" class="1005" name="contr_AOV_7_c_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="4"/>
<pin id="252" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="contr_AOV_7_c "/>
</bind>
</comp>

<comp id="256" class="1005" name="contr_AOV_6_c_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="4"/>
<pin id="258" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="contr_AOV_6_c "/>
</bind>
</comp>

<comp id="262" class="1005" name="contr_AOV_5_c_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="4"/>
<pin id="264" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="contr_AOV_5_c "/>
</bind>
</comp>

<comp id="268" class="1005" name="contr_AOV_4_c_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="4"/>
<pin id="270" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="contr_AOV_4_c "/>
</bind>
</comp>

<comp id="274" class="1005" name="contr_AOV_3_c_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="4"/>
<pin id="276" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="contr_AOV_3_c "/>
</bind>
</comp>

<comp id="280" class="1005" name="contr_AOV_2_c_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="4"/>
<pin id="282" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="contr_AOV_2_c "/>
</bind>
</comp>

<comp id="286" class="1005" name="contr_AOV_1_c_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="4"/>
<pin id="288" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="contr_AOV_1_c "/>
</bind>
</comp>

<comp id="292" class="1005" name="contr_AOV_c_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="4"/>
<pin id="294" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="contr_AOV_c "/>
</bind>
</comp>

<comp id="298" class="1005" name="contr_checkId_V_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="1"/>
<pin id="300" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="contr_checkId_V "/>
</bind>
</comp>

<comp id="303" class="1005" name="contr_taskId_V_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="5"/>
<pin id="305" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="contr_taskId_V "/>
</bind>
</comp>

<comp id="308" class="1005" name="contr_uniId_V_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="5"/>
<pin id="310" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="contr_uniId_V "/>
</bind>
</comp>

<comp id="313" class="1005" name="contr_AOV_c18_channel_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="3"/>
<pin id="315" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="contr_AOV_c18_channel "/>
</bind>
</comp>

<comp id="318" class="1005" name="contr_AOV_1_c19_channel_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="3"/>
<pin id="320" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="contr_AOV_1_c19_channel "/>
</bind>
</comp>

<comp id="323" class="1005" name="contr_AOV_2_c20_channel_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="3"/>
<pin id="325" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="contr_AOV_2_c20_channel "/>
</bind>
</comp>

<comp id="328" class="1005" name="contr_AOV_3_c21_channel_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="3"/>
<pin id="330" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="contr_AOV_3_c21_channel "/>
</bind>
</comp>

<comp id="333" class="1005" name="contr_AOV_4_c22_channel_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="3"/>
<pin id="335" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="contr_AOV_4_c22_channel "/>
</bind>
</comp>

<comp id="338" class="1005" name="contr_AOV_5_c23_channel_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="3"/>
<pin id="340" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="contr_AOV_5_c23_channel "/>
</bind>
</comp>

<comp id="343" class="1005" name="contr_AOV_6_c24_channel_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="3"/>
<pin id="345" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="contr_AOV_6_c24_channel "/>
</bind>
</comp>

<comp id="348" class="1005" name="contr_AOV_7_c25_channel_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="3"/>
<pin id="350" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="contr_AOV_7_c25_channel "/>
</bind>
</comp>

<comp id="353" class="1005" name="contr_checkId_V_load_loc_channel_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="3"/>
<pin id="355" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="contr_checkId_V_load_loc_channel "/>
</bind>
</comp>

<comp id="358" class="1005" name="contr_checkId_V_load_cast_loc_channel_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="1"/>
<pin id="360" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="contr_checkId_V_load_cast_loc_channel "/>
</bind>
</comp>

<comp id="363" class="1005" name="n_regions_V_load_loc_channel_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="1"/>
<pin id="365" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="n_regions_V_load_loc_channel "/>
</bind>
</comp>

<comp id="368" class="1005" name="error_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="error "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="118" pin="2"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="139" pin=4"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="139" pin=5"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="188"><net_src comp="4" pin="0"/><net_sink comp="169" pin=6"/></net>

<net id="192"><net_src comp="124" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="124" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="124" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="124" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="124" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="124" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="124" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="124" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="124" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="124" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="124" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="132" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="132" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="132" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="118" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="253"><net_src comp="86" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="139" pin=22"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="169" pin=14"/></net>

<net id="259"><net_src comp="90" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="139" pin=21"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="169" pin=13"/></net>

<net id="265"><net_src comp="94" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="139" pin=20"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="169" pin=12"/></net>

<net id="271"><net_src comp="98" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="139" pin=19"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="169" pin=11"/></net>

<net id="277"><net_src comp="102" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="139" pin=18"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="169" pin=10"/></net>

<net id="283"><net_src comp="106" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="139" pin=17"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="169" pin=9"/></net>

<net id="289"><net_src comp="110" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="139" pin=16"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="169" pin=8"/></net>

<net id="295"><net_src comp="114" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="139" pin=15"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="169" pin=7"/></net>

<net id="301"><net_src comp="189" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="306"><net_src comp="193" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="311"><net_src comp="197" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="169" pin=4"/></net>

<net id="316"><net_src comp="201" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="139" pin=7"/></net>

<net id="321"><net_src comp="205" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="139" pin=8"/></net>

<net id="326"><net_src comp="209" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="139" pin=9"/></net>

<net id="331"><net_src comp="213" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="139" pin=10"/></net>

<net id="336"><net_src comp="217" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="139" pin=11"/></net>

<net id="341"><net_src comp="221" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="139" pin=12"/></net>

<net id="346"><net_src comp="225" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="139" pin=13"/></net>

<net id="351"><net_src comp="229" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="139" pin=14"/></net>

<net id="356"><net_src comp="233" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="169" pin=3"/></net>

<net id="361"><net_src comp="237" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="366"><net_src comp="241" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="139" pin=6"/></net>

<net id="371"><net_src comp="139" pin="23"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="169" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outcomeInRam | {7 8 }
	Port: errorInTask | {7 8 }
 - Input state : 
	Port: runTestAfterInit : gmem | {1 2 }
	Port: runTestAfterInit : inputAOV | {1 }
	Port: runTestAfterInit : n_regions_V | {3 4 }
	Port: runTestAfterInit : regions | {5 6 }
	Port: runTestAfterInit : regions_1 | {5 6 }
	Port: runTestAfterInit : regions_2 | {5 6 }
	Port: runTestAfterInit : regions_3 | {5 6 }
  - Chain level:
	State 1
	State 2
		contr_checkId_V : 1
		contr_taskId_V : 1
		contr_uniId_V : 1
		contr_AOV_c18_channel : 1
		contr_AOV_1_c19_channel : 1
		contr_AOV_2_c20_channel : 1
		contr_AOV_3_c21_channel : 1
		contr_AOV_4_c22_channel : 1
		contr_AOV_5_c23_channel : 1
		contr_AOV_6_c24_channel : 1
		contr_AOV_7_c25_channel : 1
	State 3
	State 4
		contr_checkId_V_load_loc_channel : 1
		contr_checkId_V_load_cast_loc_channel : 1
		n_regions_V_load_loc_channel : 1
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |              grp_read_train_fu_124             |    0    |  1.588  |   512   |    9    |    0    |
|   call   | grp_runTestAfterInit_Block_entry79_proc_fu_132 |    0    |  1.588  |    20   |    9    |    0    |
|          |               grp_run_test_fu_139              |    0    |  61.94  |   1594  |   1413  |    0    |
|          |             grp_writeOutcome_fu_169            |    0    | 18.8996 |   832   |   233   |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|   read   |            inputAOV_read_read_fu_118           |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |             contr_checkId_V_fu_189             |    0    |    0    |    0    |    0    |    0    |
|          |              contr_taskId_V_fu_193             |    0    |    0    |    0    |    0    |    0    |
|          |              contr_uniId_V_fu_197              |    0    |    0    |    0    |    0    |    0    |
|          |          contr_AOV_c18_channel_fu_201          |    0    |    0    |    0    |    0    |    0    |
|          |         contr_AOV_1_c19_channel_fu_205         |    0    |    0    |    0    |    0    |    0    |
|          |         contr_AOV_2_c20_channel_fu_209         |    0    |    0    |    0    |    0    |    0    |
|extractvalue|         contr_AOV_3_c21_channel_fu_213         |    0    |    0    |    0    |    0    |    0    |
|          |         contr_AOV_4_c22_channel_fu_217         |    0    |    0    |    0    |    0    |    0    |
|          |         contr_AOV_5_c23_channel_fu_221         |    0    |    0    |    0    |    0    |    0    |
|          |         contr_AOV_6_c24_channel_fu_225         |    0    |    0    |    0    |    0    |    0    |
|          |         contr_AOV_7_c25_channel_fu_229         |    0    |    0    |    0    |    0    |    0    |
|          |     contr_checkId_V_load_loc_channel_fu_233    |    0    |    0    |    0    |    0    |    0    |
|          |  contr_checkId_V_load_cast_loc_channel_fu_237  |    0    |    0    |    0    |    0    |    0    |
|          |       n_regions_V_load_loc_channel_fu_241      |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                |    0    | 84.0156 |   2958  |   1664  |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------+--------+
|                                             |   FF   |
+---------------------------------------------+--------+
|       contr_AOV_1_c19_channel_reg_318       |   32   |
|            contr_AOV_1_c_reg_286            |   32   |
|       contr_AOV_2_c20_channel_reg_323       |   32   |
|            contr_AOV_2_c_reg_280            |   32   |
|       contr_AOV_3_c21_channel_reg_328       |   32   |
|            contr_AOV_3_c_reg_274            |   32   |
|       contr_AOV_4_c22_channel_reg_333       |   32   |
|            contr_AOV_4_c_reg_268            |   32   |
|       contr_AOV_5_c23_channel_reg_338       |   32   |
|            contr_AOV_5_c_reg_262            |   32   |
|       contr_AOV_6_c24_channel_reg_343       |   32   |
|            contr_AOV_6_c_reg_256            |   32   |
|       contr_AOV_7_c25_channel_reg_348       |   32   |
|            contr_AOV_7_c_reg_250            |   32   |
|        contr_AOV_c18_channel_reg_313        |   32   |
|             contr_AOV_c_reg_292             |   32   |
|contr_checkId_V_load_cast_loc_channel_reg_358|    6   |
|   contr_checkId_V_load_loc_channel_reg_353  |    8   |
|           contr_checkId_V_reg_298           |    8   |
|            contr_taskId_V_reg_303           |    4   |
|            contr_uniId_V_reg_308            |   16   |
|                error_reg_368                |    1   |
|            inputAOV_read_reg_245            |   64   |
|     n_regions_V_load_loc_channel_reg_363    |    8   |
+---------------------------------------------+--------+
|                    Total                    |   627  |
+---------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| grp_read_train_fu_124 |  p2  |   2  |  64  |   128  ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   128  ||  1.588  ||    9    |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   84   |  2958  |  1664  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |    -   |
|  Register |    -   |    -   |   627  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   85   |  3585  |  1673  |    0   |
+-----------+--------+--------+--------+--------+--------+
