

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix'
================================================================
* Date:           Wed Dec  4 20:23:15 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     3.903|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6357|  6357|  6357|  6357|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  6356|  6356|       227|          -|          -|    28|    no    |
        | + Loop 1.1  |   224|   224|        16|          -|          -|    14|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|     18|       -|      -|
|Expression       |        -|      -|       0|    650|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    248|
|Register         |        -|      -|    1116|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     18|    1116|    898|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      8|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------------------+---------------------------------+-----------+
    |               Instance              |              Module             | Expression|
    +-------------------------------------+---------------------------------+-----------+
    |network_mul_mul_16s_11s_27_3_1_U12   |network_mul_mul_16s_11s_27_3_1   |  i0 * i1  |
    |network_mul_mul_16s_11s_27_3_1_U17   |network_mul_mul_16s_11s_27_3_1   |  i0 * i1  |
    |network_mul_mul_16s_12ns_28_3_1_U8   |network_mul_mul_16s_12ns_28_3_1  |  i0 * i1  |
    |network_mul_mul_16s_12ns_28_3_1_U19  |network_mul_mul_16s_12ns_28_3_1  |  i0 * i1  |
    |network_mul_mul_16s_12s_28_3_1_U11   |network_mul_mul_16s_12s_28_3_1   |  i0 * i1  |
    |network_mul_mul_16s_12s_28_3_1_U21   |network_mul_mul_16s_12s_28_3_1   |  i0 * i1  |
    |network_mul_mul_16s_13ns_29_3_1_U14  |network_mul_mul_16s_13ns_29_3_1  |  i0 * i1  |
    |network_mul_mul_16s_13ns_29_3_1_U22  |network_mul_mul_16s_13ns_29_3_1  |  i0 * i1  |
    |network_mul_mul_16s_13s_29_3_1_U15   |network_mul_mul_16s_13s_29_3_1   |  i0 * i1  |
    |network_mul_mul_16s_13s_29_3_1_U23   |network_mul_mul_16s_13s_29_3_1   |  i0 * i1  |
    |network_mul_mul_16s_14s_30_3_1_U10   |network_mul_mul_16s_14s_30_3_1   |  i0 * i1  |
    |network_mul_mul_16s_14s_30_3_1_U13   |network_mul_mul_16s_14s_30_3_1   |  i0 * i1  |
    |network_mul_mul_16s_14s_30_3_1_U16   |network_mul_mul_16s_14s_30_3_1   |  i0 * i1  |
    |network_mul_mul_16s_14s_30_3_1_U20   |network_mul_mul_16s_14s_30_3_1   |  i0 * i1  |
    |network_mul_mul_16s_15s_30_3_1_U6    |network_mul_mul_16s_15s_30_3_1   |  i0 * i1  |
    |network_mul_mul_16s_15s_30_3_1_U7    |network_mul_mul_16s_15s_30_3_1   |  i0 * i1  |
    |network_mul_mul_16s_15s_30_3_1_U9    |network_mul_mul_16s_15s_30_3_1   |  i0 * i1  |
    |network_mul_mul_16s_15s_30_3_1_U18   |network_mul_mul_16s_15s_30_3_1   |  i0 * i1  |
    +-------------------------------------+---------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |buffer_6_0_2_2_fu_811_p2  |     +    |      0|  0|  16|          16|          16|
    |buffer_6_1_2_2_fu_933_p2  |     +    |      0|  0|  16|          16|          16|
    |out_h_4_fu_269_p2         |     +    |      0|  0|  15|           5|           1|
    |tmp10_fu_834_p2           |     +    |      0|  0|  23|          16|          16|
    |tmp11_fu_872_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp12_fu_929_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp13_fu_882_p2           |     +    |      0|  0|  23|          16|          16|
    |tmp14_fu_923_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp15_fu_917_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp1_fu_626_p2            |     +    |      0|  0|  23|          16|          16|
    |tmp2_fu_669_p2            |     +    |      0|  0|  16|          16|          16|
    |tmp3_fu_807_p2            |     +    |      0|  0|  16|          16|          16|
    |tmp4_fu_763_p2            |     +    |      0|  0|  23|          16|          16|
    |tmp5_0_1_fu_327_p2        |     +    |      0|  0|  13|           5|          11|
    |tmp5_0_2_cast_fu_332_p2   |     +    |      0|  0|  14|           6|          10|
    |tmp5_fu_775_p2            |     +    |      0|  0|  16|          16|          16|
    |tmp8_fu_769_p2            |     +    |      0|  0|  16|          16|          16|
    |tmp9_fu_877_p2            |     +    |      0|  0|  16|          16|          16|
    |tmp_105_1_fu_417_p2       |     +    |      0|  0|  13|          11|          11|
    |tmp_111_0_0_2_fu_352_p2   |     +    |      0|  0|  15|           5|           2|
    |tmp_111_1_0_1_fu_493_p2   |     +    |      0|  0|  15|           6|           1|
    |tmp_111_1_0_2_fu_499_p2   |     +    |      0|  0|  15|           6|           2|
    |tmp_112_0_0_1_fu_376_p2   |     +    |      0|  0|  13|          11|          11|
    |tmp_112_0_0_2_fu_384_p2   |     +    |      0|  0|  13|          11|          11|
    |tmp_112_0_1_1_fu_409_p2   |     +    |      0|  0|  13|          11|          11|
    |tmp_112_0_1_2_fu_441_p2   |     +    |      0|  0|  13|          11|          11|
    |tmp_112_0_1_fu_405_p2     |     +    |      0|  0|  13|          11|          11|
    |tmp_112_0_2_1_fu_480_p2   |     +    |      0|  0|  14|          10|          10|
    |tmp_112_0_2_2_fu_485_p2   |     +    |      0|  0|  14|          10|          10|
    |tmp_112_0_2_fu_445_p2     |     +    |      0|  0|  14|          10|          10|
    |tmp_112_1_0_1_fu_523_p2   |     +    |      0|  0|  13|          11|          11|
    |tmp_112_1_0_2_fu_534_p2   |     +    |      0|  0|  13|          11|          11|
    |tmp_112_1_1_1_fu_539_p2   |     +    |      0|  0|  13|          11|          11|
    |tmp_112_1_1_2_fu_544_p2   |     +    |      0|  0|  13|          11|          11|
    |tmp_112_1_2_1_fu_549_p2   |     +    |      0|  0|  14|          10|          10|
    |tmp_112_1_2_2_fu_554_p2   |     +    |      0|  0|  14|          10|          10|
    |tmp_69_fu_347_p2          |     +    |      0|  0|  13|          11|          11|
    |tmp_fu_675_p2             |     +    |      0|  0|  16|          16|          16|
    |tmp_s_fu_413_p2           |     +    |      0|  0|  13|          11|          11|
    |tmp44_fu_299_p2           |     -    |      0|  0|  13|          11|          11|
    |tmp7_fu_321_p2            |     -    |      0|  0|  13|          11|          11|
    |exitcond2_fu_337_p2       |   icmp   |      0|  0|  11|           5|           4|
    |exitcond3_fu_263_p2       |   icmp   |      0|  0|  11|           5|           4|
    |tmp_111_0_0_s_fu_366_p2   |    or    |      0|  0|   5|           5|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 650|         508|         496|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  97|         20|    1|         20|
    |input_r_address0   |  44|          9|   14|        126|
    |input_r_address1   |  41|          8|   14|        112|
    |out_h_reg_226      |   9|          2|    5|         10|
    |out_w_reg_237      |   9|          2|    5|         10|
    |output_r_address0  |  15|          3|   14|         42|
    |output_r_d0        |  15|          3|   16|         48|
    |reg_249            |   9|          2|   16|         32|
    |reg_258            |   9|          2|   16|         32|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 248|         51|  101|        432|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  19|   0|   19|          0|
    |buffer_6_0_2_2_reg_1508      |  16|   0|   16|          0|
    |buffer_6_1_2_2_reg_1558      |  16|   0|   16|          0|
    |out_h_4_reg_1057             |   5|   0|    5|          0|
    |out_h_reg_226                |   5|   0|    5|          0|
    |out_w_reg_237                |   5|   0|    5|          0|
    |reg_249                      |  16|   0|   16|          0|
    |reg_254                      |  16|   0|   16|          0|
    |reg_258                      |  16|   0|   16|          0|
    |tmp10_reg_1528               |  16|   0|   16|          0|
    |tmp13_reg_1548               |  16|   0|   16|          0|
    |tmp14_reg_1553               |  16|   0|   16|          0|
    |tmp1_reg_1368                |  16|   0|   16|          0|
    |tmp44_reg_1062               |  10|   0|   11|          1|
    |tmp4_reg_1468                |  16|   0|   16|          0|
    |tmp5_0_1_reg_1083            |  10|   0|   11|          1|
    |tmp5_0_2_cast_reg_1092       |   9|   0|   10|          1|
    |tmp5_reg_1473                |  16|   0|   16|          0|
    |tmp7_reg_1077                |   9|   0|   11|          2|
    |tmp9_reg_1543                |  16|   0|   16|          0|
    |tmp_105_1_reg_1179           |  10|   0|   11|          1|
    |tmp_111_0_0_2_cast_reg_1144  |   5|   0|   11|          6|
    |tmp_111_0_0_2_reg_1115       |   5|   0|    5|          0|
    |tmp_111_0_0_cast_reg_1133    |   4|   0|   11|          7|
    |tmp_111_0_0_s_reg_1127       |   4|   0|    5|          1|
    |tmp_111_1_0_1_reg_1240       |   5|   0|    6|          1|
    |tmp_111_1_0_2_reg_1246       |   5|   0|    6|          1|
    |tmp_112_0_0_1_reg_1139       |  10|   0|   11|          1|
    |tmp_112_0_0_2_reg_1149       |  11|   0|   11|          0|
    |tmp_112_0_1_1_reg_1169       |  10|   0|   11|          1|
    |tmp_112_0_1_2_reg_1194       |  11|   0|   11|          0|
    |tmp_112_0_1_reg_1164         |  11|   0|   11|          0|
    |tmp_112_0_2_1_reg_1230       |   9|   0|   10|          1|
    |tmp_112_0_2_2_reg_1235       |  10|   0|   10|          0|
    |tmp_112_0_2_reg_1199         |  10|   0|   10|          0|
    |tmp_112_1_0_1_reg_1267       |  10|   0|   11|          1|
    |tmp_112_1_0_2_reg_1272       |  10|   0|   11|          1|
    |tmp_112_1_1_1_reg_1277       |  10|   0|   11|          1|
    |tmp_112_1_1_2_reg_1282       |  10|   0|   11|          1|
    |tmp_112_1_2_1_reg_1287       |   9|   0|   10|          1|
    |tmp_112_1_2_2_reg_1292       |   9|   0|   10|          1|
    |tmp_119_0_0_1_reg_1302       |  30|   0|   30|          0|
    |tmp_119_0_0_2_reg_1307       |  28|   0|   28|          0|
    |tmp_119_0_1_1_reg_1423       |  30|   0|   30|          0|
    |tmp_119_0_1_2_reg_1388       |  28|   0|   28|          0|
    |tmp_119_0_1_reg_1342         |  30|   0|   30|          0|
    |tmp_119_0_2_1_reg_1438       |  29|   0|   29|          0|
    |tmp_119_0_2_2_reg_1443       |  29|   0|   29|          0|
    |tmp_119_0_2_reg_1393         |  27|   0|   27|          0|
    |tmp_119_1_0_1_reg_1478       |  30|   0|   30|          0|
    |tmp_119_1_0_2_reg_1483       |  28|   0|   28|          0|
    |tmp_119_1_1_1_reg_1518       |  30|   0|   30|          0|
    |tmp_119_1_1_2_reg_1523       |  28|   0|   28|          0|
    |tmp_119_1_1_reg_1448         |  30|   0|   30|          0|
    |tmp_119_1_2_1_reg_1533       |  29|   0|   29|          0|
    |tmp_119_1_2_2_reg_1538       |  29|   0|   29|          0|
    |tmp_119_1_2_reg_1463         |  27|   0|   27|          0|
    |tmp_119_1_reg_1322           |  30|   0|   30|          0|
    |tmp_121_1_1_reg_1488         |  16|   0|   16|          0|
    |tmp_121_1_reg_1373           |  16|   0|   16|          0|
    |tmp_60_reg_1072              |   9|   0|   10|          1|
    |tmp_61_reg_1337              |  14|   0|   14|          0|
    |tmp_62_reg_1428              |  14|   0|   14|          0|
    |tmp_63_reg_1433              |  13|   0|   13|          0|
    |tmp_66_reg_1513              |  14|   0|   14|          0|
    |tmp_68_reg_1493              |  13|   0|   13|          0|
    |tmp_69_reg_1110              |  11|   0|   11|          0|
    |tmp_71_cast_reg_1104         |   5|   0|   11|          6|
    |tmp_71_reg_1297              |  30|   0|   30|          0|
    |tmp_reg_1398                 |  16|   0|   16|          0|
    |tmp_s_reg_1174               |  11|   0|   11|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1116|   0| 1154|         38|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |        input_r       |     array    |
|input_r_address1   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce1        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q1         |  in |   16|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   14|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

