Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr 13 21:23:19 2020
| Host         : Y720 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mips_fpga_timing_summary_routed.rpt -pb mips_fpga_timing_summary_routed.pb -rpx mips_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 272 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1427 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.896        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.896        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.896ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 2.521ns (48.917%)  route 2.633ns (51.083%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           1.390     6.995    clk_gen/count2[23]
    SLICE_X47Y39         LUT4 (Prop_lut4_I0_O)        0.152     7.147 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.296     7.443    clk_gen/count20_carry_i_7_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I4_O)        0.326     7.769 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.947     8.716    clk_gen/count20_carry_i_3_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     8.840 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.840    clk_gen/count2_0[4]
    SLICE_X46Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.216 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.216    clk_gen/count20_carry_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.333    clk_gen/count20_carry__0_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.450    clk_gen/count20_carry__1_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.567 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.567    clk_gen/count20_carry__2_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.684 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.684    clk_gen/count20_carry__3_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.801 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.801    clk_gen/count20_carry__4_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.918 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.918    clk_gen/count20_carry__5_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.241 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.241    clk_gen/p_0_in[30]
    SLICE_X46Y44         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.448    14.789    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y44         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X46Y44         FDRE (Setup_fdre_C_D)        0.109    15.137    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                  4.896    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 2.437ns (48.070%)  route 2.633ns (51.930%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           1.390     6.995    clk_gen/count2[23]
    SLICE_X47Y39         LUT4 (Prop_lut4_I0_O)        0.152     7.147 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.296     7.443    clk_gen/count20_carry_i_7_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I4_O)        0.326     7.769 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.947     8.716    clk_gen/count20_carry_i_3_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     8.840 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.840    clk_gen/count2_0[4]
    SLICE_X46Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.216 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.216    clk_gen/count20_carry_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.333    clk_gen/count20_carry__0_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.450    clk_gen/count20_carry__1_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.567 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.567    clk_gen/count20_carry__2_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.684 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.684    clk_gen/count20_carry__3_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.801 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.801    clk_gen/count20_carry__4_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.918 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.918    clk_gen/count20_carry__5_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.157 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.157    clk_gen/p_0_in[31]
    SLICE_X46Y44         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.448    14.789    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y44         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X46Y44         FDRE (Setup_fdre_C_D)        0.109    15.137    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 2.417ns (47.865%)  route 2.633ns (52.136%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           1.390     6.995    clk_gen/count2[23]
    SLICE_X47Y39         LUT4 (Prop_lut4_I0_O)        0.152     7.147 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.296     7.443    clk_gen/count20_carry_i_7_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I4_O)        0.326     7.769 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.947     8.716    clk_gen/count20_carry_i_3_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     8.840 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.840    clk_gen/count2_0[4]
    SLICE_X46Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.216 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.216    clk_gen/count20_carry_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.333    clk_gen/count20_carry__0_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.450    clk_gen/count20_carry__1_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.567 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.567    clk_gen/count20_carry__2_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.684 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.684    clk_gen/count20_carry__3_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.801 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.801    clk_gen/count20_carry__4_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.918 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.918    clk_gen/count20_carry__5_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.137 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.137    clk_gen/p_0_in[29]
    SLICE_X46Y44         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.448    14.789    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y44         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X46Y44         FDRE (Setup_fdre_C_D)        0.109    15.137    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 2.404ns (47.730%)  route 2.633ns (52.270%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           1.390     6.995    clk_gen/count2[23]
    SLICE_X47Y39         LUT4 (Prop_lut4_I0_O)        0.152     7.147 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.296     7.443    clk_gen/count20_carry_i_7_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I4_O)        0.326     7.769 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.947     8.716    clk_gen/count20_carry_i_3_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     8.840 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.840    clk_gen/count2_0[4]
    SLICE_X46Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.216 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.216    clk_gen/count20_carry_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.333    clk_gen/count20_carry__0_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.450    clk_gen/count20_carry__1_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.567 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.567    clk_gen/count20_carry__2_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.684 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.684    clk_gen/count20_carry__3_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.801 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.801    clk_gen/count20_carry__4_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.124 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.124    clk_gen/p_0_in[26]
    SLICE_X46Y43         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.448    14.789    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X46Y43         FDRE (Setup_fdre_C_D)        0.109    15.137    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 2.396ns (47.647%)  route 2.633ns (52.353%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           1.390     6.995    clk_gen/count2[23]
    SLICE_X47Y39         LUT4 (Prop_lut4_I0_O)        0.152     7.147 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.296     7.443    clk_gen/count20_carry_i_7_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I4_O)        0.326     7.769 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.947     8.716    clk_gen/count20_carry_i_3_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     8.840 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.840    clk_gen/count2_0[4]
    SLICE_X46Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.216 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.216    clk_gen/count20_carry_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.333    clk_gen/count20_carry__0_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.450    clk_gen/count20_carry__1_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.567 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.567    clk_gen/count20_carry__2_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.684 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.684    clk_gen/count20_carry__3_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.801 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.801    clk_gen/count20_carry__4_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.116 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.116    clk_gen/p_0_in[28]
    SLICE_X46Y43         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.448    14.789    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X46Y43         FDRE (Setup_fdre_C_D)        0.109    15.137    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 2.320ns (46.843%)  route 2.633ns (53.157%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           1.390     6.995    clk_gen/count2[23]
    SLICE_X47Y39         LUT4 (Prop_lut4_I0_O)        0.152     7.147 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.296     7.443    clk_gen/count20_carry_i_7_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I4_O)        0.326     7.769 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.947     8.716    clk_gen/count20_carry_i_3_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     8.840 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.840    clk_gen/count2_0[4]
    SLICE_X46Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.216 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.216    clk_gen/count20_carry_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.333    clk_gen/count20_carry__0_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.450    clk_gen/count20_carry__1_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.567 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.567    clk_gen/count20_carry__2_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.684 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.684    clk_gen/count20_carry__3_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.801 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.801    clk_gen/count20_carry__4_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.040 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000    10.040    clk_gen/p_0_in[27]
    SLICE_X46Y43         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.448    14.789    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X46Y43         FDRE (Setup_fdre_C_D)        0.109    15.137    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 2.300ns (46.628%)  route 2.633ns (53.372%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           1.390     6.995    clk_gen/count2[23]
    SLICE_X47Y39         LUT4 (Prop_lut4_I0_O)        0.152     7.147 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.296     7.443    clk_gen/count20_carry_i_7_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I4_O)        0.326     7.769 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.947     8.716    clk_gen/count20_carry_i_3_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     8.840 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.840    clk_gen/count2_0[4]
    SLICE_X46Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.216 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.216    clk_gen/count20_carry_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.333    clk_gen/count20_carry__0_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.450    clk_gen/count20_carry__1_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.567 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.567    clk_gen/count20_carry__2_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.684 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.684    clk_gen/count20_carry__3_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.801 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.801    clk_gen/count20_carry__4_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.020 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000    10.020    clk_gen/p_0_in[25]
    SLICE_X46Y43         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.448    14.789    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X46Y43         FDRE (Setup_fdre_C_D)        0.109    15.137    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 2.287ns (46.487%)  route 2.633ns (53.513%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           1.390     6.995    clk_gen/count2[23]
    SLICE_X47Y39         LUT4 (Prop_lut4_I0_O)        0.152     7.147 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.296     7.443    clk_gen/count20_carry_i_7_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I4_O)        0.326     7.769 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.947     8.716    clk_gen/count20_carry_i_3_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     8.840 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.840    clk_gen/count2_0[4]
    SLICE_X46Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.216 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.216    clk_gen/count20_carry_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.333    clk_gen/count20_carry__0_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.450    clk_gen/count20_carry__1_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.567 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.567    clk_gen/count20_carry__2_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.684 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.684    clk_gen/count20_carry__3_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.007 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000    10.007    clk_gen/p_0_in[22]
    SLICE_X46Y42         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.447    14.788    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X46Y42         FDRE (Setup_fdre_C_D)        0.109    15.161    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 2.279ns (46.400%)  route 2.633ns (53.600%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           1.390     6.995    clk_gen/count2[23]
    SLICE_X47Y39         LUT4 (Prop_lut4_I0_O)        0.152     7.147 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.296     7.443    clk_gen/count20_carry_i_7_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I4_O)        0.326     7.769 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.947     8.716    clk_gen/count20_carry_i_3_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     8.840 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.840    clk_gen/count2_0[4]
    SLICE_X46Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.216 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.216    clk_gen/count20_carry_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.333    clk_gen/count20_carry__0_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.450    clk_gen/count20_carry__1_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.567 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.567    clk_gen/count20_carry__2_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.684 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.684    clk_gen/count20_carry__3_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.999 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.999    clk_gen/p_0_in[24]
    SLICE_X46Y42         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.447    14.788    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X46Y42         FDRE (Setup_fdre_C_D)        0.109    15.161    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  5.162    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 2.203ns (45.557%)  route 2.633ns (54.443%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           1.390     6.995    clk_gen/count2[23]
    SLICE_X47Y39         LUT4 (Prop_lut4_I0_O)        0.152     7.147 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.296     7.443    clk_gen/count20_carry_i_7_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I4_O)        0.326     7.769 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.947     8.716    clk_gen/count20_carry_i_3_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     8.840 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.840    clk_gen/count2_0[4]
    SLICE_X46Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.216 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.216    clk_gen/count20_carry_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.333    clk_gen/count20_carry__0_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.450    clk_gen/count20_carry__1_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.567 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.567    clk_gen/count20_carry__2_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.684 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.684    clk_gen/count20_carry__3_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.923 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.923    clk_gen/p_0_in[23]
    SLICE_X46Y42         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.447    14.788    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X46Y42         FDRE (Setup_fdre_C_D)        0.109    15.161    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.923    
  -------------------------------------------------------------------
                         slack                                  5.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.445    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y39         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.168     1.754    clk_gen/count2[0]
    SLICE_X47Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.799 r  clk_gen/count2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    clk_gen/p_0_in[0]
    SLICE_X47Y39         FDRE                                         r  clk_gen/count2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.832     1.959    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y39         FDRE                                         r  clk_gen/count2_reg[0]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X47Y39         FDRE (Hold_fdre_C_D)         0.091     1.536    clk_gen/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.445    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y38         FDRE                                         r  clk_gen/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_gen/count2_reg[7]/Q
                         net (fo=2, routed)           0.127     1.736    clk_gen/count2[7]
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  clk_gen/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.846    clk_gen/p_0_in[7]
    SLICE_X46Y38         FDRE                                         r  clk_gen/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.832     1.959    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y38         FDRE                                         r  clk_gen/count2_reg[7]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_gen/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.127     1.737    clk_gen/count2[19]
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  clk_gen/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.847    clk_gen/p_0_in[19]
    SLICE_X46Y41         FDRE                                         r  clk_gen/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.960    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  clk_gen/count2_reg[19]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X46Y41         FDRE (Hold_fdre_C_D)         0.134     1.580    clk_gen/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y44         FDRE                                         r  clk_gen/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk_gen/count2_reg[31]/Q
                         net (fo=2, routed)           0.127     1.738    clk_gen/count2[31]
    SLICE_X46Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.848    clk_gen/p_0_in[31]
    SLICE_X46Y44         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     1.961    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y44         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X46Y44         FDRE (Hold_fdre_C_D)         0.134     1.581    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.561     1.444    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y37         FDRE                                         r  clk_gen/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  clk_gen/count2_reg[3]/Q
                         net (fo=2, routed)           0.127     1.735    clk_gen/count2[3]
    SLICE_X46Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  clk_gen/count20_carry/O[2]
                         net (fo=1, routed)           0.000     1.845    clk_gen/p_0_in[3]
    SLICE_X46Y37         FDRE                                         r  clk_gen/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.957    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y37         FDRE                                         r  clk_gen/count2_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.134     1.578    clk_gen/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.299ns (70.131%)  route 0.127ns (29.869%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.445    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y39         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.127     1.713    clk_gen/count2[0]
    SLICE_X46Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.871 r  clk_gen/count20_carry/O[0]
                         net (fo=1, routed)           0.000     1.871    clk_gen/p_0_in[1]
    SLICE_X46Y37         FDRE                                         r  clk_gen/count2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.957    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y37         FDRE                                         r  clk_gen/count2_reg[1]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.134     1.593    clk_gen/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.445    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y38         FDRE                                         r  clk_gen/count2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_gen/count2_reg[8]/Q
                         net (fo=2, routed)           0.149     1.758    clk_gen/count2[8]
    SLICE_X46Y38         LUT5 (Prop_lut5_I4_O)        0.045     1.803 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.803    clk_gen/count2_0[8]
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.867 r  clk_gen/count20_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.867    clk_gen/p_0_in[8]
    SLICE_X46Y38         FDRE                                         r  clk_gen/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.832     1.959    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y38         FDRE                                         r  clk_gen/count2_reg[8]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_gen/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.561     1.444    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y37         FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.149     1.757    clk_gen/count2[4]
    SLICE_X46Y37         LUT5 (Prop_lut5_I4_O)        0.045     1.802 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     1.802    clk_gen/count2_0[4]
    SLICE_X46Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.866 r  clk_gen/count20_carry/O[3]
                         net (fo=1, routed)           0.000     1.866    clk_gen/p_0_in[4]
    SLICE_X46Y37         FDRE                                         r  clk_gen/count2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.957    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y37         FDRE                                         r  clk_gen/count2_reg[4]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.134     1.578    clk_gen/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.127     1.737    clk_gen/count2[19]
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.883 r  clk_gen/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.883    clk_gen/p_0_in[20]
    SLICE_X46Y41         FDRE                                         r  clk_gen/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.960    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  clk_gen/count2_reg[20]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X46Y41         FDRE (Hold_fdre_C_D)         0.134     1.580    clk_gen/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.325ns (71.848%)  route 0.127ns (28.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.445    clk_gen/clk_IBUF_BUFG
    SLICE_X47Y39         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.127     1.713    clk_gen/count2[0]
    SLICE_X46Y37         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     1.897 r  clk_gen/count20_carry/O[1]
                         net (fo=1, routed)           0.000     1.897    clk_gen/p_0_in[2]
    SLICE_X46Y37         FDRE                                         r  clk_gen/count2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.957    clk_gen/clk_IBUF_BUFG
    SLICE_X46Y37         FDRE                                         r  clk_gen/count2_reg[2]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.134     1.593    clk_gen/count2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y40   clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y39   clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y39   clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y39   clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y39   clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y40   clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y40   clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y40   clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y40   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y40   clk_gen/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y39   clk_gen/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y39   clk_gen/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y39   clk_gen/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y39   clk_gen/count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   clk_gen/count2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   clk_gen/count2_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   clk_gen/count2_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   clk_gen/count2_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y36   reg_hex_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   reg_hex_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y33   reg_hex_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y36   reg_hex_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y34   reg_hex_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y35   reg_hex_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y36   reg_hex_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   reg_hex_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y32   reg_hex_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y34   reg_hex_reg[3]/C



