#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xbc3160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xbd21c0 .scope module, "tb" "tb" 3 101;
 .timescale -12 -12;
L_0xbc6f50 .functor NOT 1, L_0xc23e20, C4<0>, C4<0>, C4<0>;
L_0xc23bb0 .functor XOR 1, L_0xc239e0, L_0xc23b10, C4<0>, C4<0>;
L_0xc23d10 .functor XOR 1, L_0xc23bb0, L_0xc23c70, C4<0>, C4<0>;
v0xc114f0_0 .net *"_ivl_10", 0 0, L_0xc23c70;  1 drivers
v0xc115f0_0 .net *"_ivl_12", 0 0, L_0xc23d10;  1 drivers
v0xc116d0_0 .net *"_ivl_2", 0 0, L_0xc23940;  1 drivers
v0xc11790_0 .net *"_ivl_4", 0 0, L_0xc239e0;  1 drivers
v0xc11870_0 .net *"_ivl_6", 0 0, L_0xc23b10;  1 drivers
v0xc119a0_0 .net *"_ivl_8", 0 0, L_0xc23bb0;  1 drivers
v0xc11a80_0 .net "areset", 0 0, L_0xbc1040;  1 drivers
v0xc11b20_0 .var "clk", 0 0;
v0xc11bc0_0 .var/2u "stats1", 159 0;
v0xc11d30_0 .var/2u "strobe", 0 0;
v0xc11df0_0 .net "tb_match", 0 0, L_0xc23e20;  1 drivers
v0xc11e90_0 .net "tb_mismatch", 0 0, L_0xbc6f50;  1 drivers
v0xc11f30_0 .net "wavedrom_enable", 0 0, v0xc0fd60_0;  1 drivers
v0xc11fd0_0 .net "wavedrom_title", 511 0, v0xc0fe50_0;  1 drivers
v0xc12070_0 .net "x", 0 0, v0xc0ff30_0;  1 drivers
v0xc12110_0 .net "z_dut", 0 0, L_0xc237e0;  1 drivers
v0xc121b0_0 .net "z_ref", 0 0, L_0xbc1cc0;  1 drivers
L_0xc23940 .concat [ 1 0 0 0], L_0xbc1cc0;
L_0xc239e0 .concat [ 1 0 0 0], L_0xbc1cc0;
L_0xc23b10 .concat [ 1 0 0 0], L_0xc237e0;
L_0xc23c70 .concat [ 1 0 0 0], L_0xbc1cc0;
L_0xc23e20 .cmp/eeq 1, L_0xc23940, L_0xc23d10;
S_0xbdc320 .scope module, "good1" "reference_module" 3 142, 3 4 0, S_0xbd21c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0xbeb790 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0xbeb7d0 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
L_0xbc1280 .functor AND 1, L_0xc22530, L_0xc22800, C4<1>, C4<1>;
L_0xbc1540 .functor AND 1, L_0xc22bd0, L_0xc22e40, C4<1>, C4<1>;
L_0xbc1cc0 .functor OR 1, L_0xbc1280, L_0xbc1540, C4<0>, C4<0>;
v0xbc6b20_0 .net *"_ivl_0", 31 0, L_0xc123c0;  1 drivers
L_0x7f26c2cf40a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xbc6e60_0 .net *"_ivl_11", 30 0, L_0x7f26c2cf40a8;  1 drivers
L_0x7f26c2cf40f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xbc7060_0 .net/2u *"_ivl_12", 31 0, L_0x7f26c2cf40f0;  1 drivers
v0xbc10b0_0 .net *"_ivl_14", 0 0, L_0xc22800;  1 drivers
v0xbc1350_0 .net *"_ivl_17", 0 0, L_0xbc1280;  1 drivers
v0xbc1610_0 .net *"_ivl_18", 31 0, L_0xc22a40;  1 drivers
L_0x7f26c2cf4138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xbc1e10_0 .net *"_ivl_21", 30 0, L_0x7f26c2cf4138;  1 drivers
L_0x7f26c2cf4180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xc0dfa0_0 .net/2u *"_ivl_22", 31 0, L_0x7f26c2cf4180;  1 drivers
v0xc0e080_0 .net *"_ivl_24", 0 0, L_0xc22bd0;  1 drivers
v0xc0e1d0_0 .net *"_ivl_26", 31 0, L_0xc22d50;  1 drivers
L_0x7f26c2cf41c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xc0e2b0_0 .net *"_ivl_29", 30 0, L_0x7f26c2cf41c8;  1 drivers
L_0x7f26c2cf4018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xc0e390_0 .net *"_ivl_3", 30 0, L_0x7f26c2cf4018;  1 drivers
L_0x7f26c2cf4210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xc0e470_0 .net/2u *"_ivl_30", 31 0, L_0x7f26c2cf4210;  1 drivers
v0xc0e550_0 .net *"_ivl_32", 0 0, L_0xc22e40;  1 drivers
v0xc0e610_0 .net *"_ivl_35", 0 0, L_0xbc1540;  1 drivers
L_0x7f26c2cf4060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xc0e6d0_0 .net/2u *"_ivl_4", 31 0, L_0x7f26c2cf4060;  1 drivers
v0xc0e7b0_0 .net *"_ivl_6", 0 0, L_0xc22530;  1 drivers
v0xc0e870_0 .net *"_ivl_8", 31 0, L_0xc226a0;  1 drivers
v0xc0e950_0 .net "areset", 0 0, L_0xbc1040;  alias, 1 drivers
v0xc0ea10_0 .net "clk", 0 0, v0xc11b20_0;  1 drivers
v0xc0ead0_0 .var "state", 0 0;
v0xc0eb90_0 .net "x", 0 0, v0xc0ff30_0;  alias, 1 drivers
v0xc0ec50_0 .net "z", 0 0, L_0xbc1cc0;  alias, 1 drivers
E_0xbd0310 .event posedge, v0xc0e950_0, v0xc0ea10_0;
L_0xc123c0 .concat [ 1 31 0 0], v0xc0ead0_0, L_0x7f26c2cf4018;
L_0xc22530 .cmp/eq 32, L_0xc123c0, L_0x7f26c2cf4060;
L_0xc226a0 .concat [ 1 31 0 0], v0xc0ff30_0, L_0x7f26c2cf40a8;
L_0xc22800 .cmp/eq 32, L_0xc226a0, L_0x7f26c2cf40f0;
L_0xc22a40 .concat [ 1 31 0 0], v0xc0ead0_0, L_0x7f26c2cf4138;
L_0xc22bd0 .cmp/eq 32, L_0xc22a40, L_0x7f26c2cf4180;
L_0xc22d50 .concat [ 1 31 0 0], v0xc0ff30_0, L_0x7f26c2cf41c8;
L_0xc22e40 .cmp/eq 32, L_0xc22d50, L_0x7f26c2cf4210;
S_0xc0ed90 .scope module, "stim1" "stimulus_gen" 3 137, 3 29 0, S_0xbd21c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0xbc1040 .functor BUFZ 1, v0xc0fbf0_0, C4<0>, C4<0>, C4<0>;
v0xc0fa50_0 .net "areset", 0 0, L_0xbc1040;  alias, 1 drivers
v0xc0fb20_0 .net "clk", 0 0, v0xc11b20_0;  alias, 1 drivers
v0xc0fbf0_0 .var "reset", 0 0;
v0xc0fcc0_0 .net "tb_match", 0 0, L_0xc23e20;  alias, 1 drivers
v0xc0fd60_0 .var "wavedrom_enable", 0 0;
v0xc0fe50_0 .var "wavedrom_title", 511 0;
v0xc0ff30_0 .var "x", 0 0;
E_0xbcfdf0/0 .event negedge, v0xc0ea10_0;
E_0xbcfdf0/1 .event posedge, v0xc0ea10_0;
E_0xbcfdf0 .event/or E_0xbcfdf0/0, E_0xbcfdf0/1;
S_0xc0f030 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0xc0ed90;
 .timescale -12 -12;
v0xc0f290_0 .var/2u "arfail", 0 0;
v0xc0f370_0 .var "async", 0 0;
v0xc0f430_0 .var/2u "datafail", 0 0;
v0xc0f4d0_0 .var/2u "srfail", 0 0;
E_0xbb99f0 .event posedge, v0xc0ea10_0;
E_0xbf09c0 .event negedge, v0xc0ea10_0;
TD_tb.stim1.reset_test ;
    %wait E_0xbb99f0;
    %wait E_0xbb99f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc0fbf0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbb99f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xbf09c0;
    %load/vec4 v0xc0fcc0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xc0f430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc0fbf0_0, 0;
    %wait E_0xbb99f0;
    %load/vec4 v0xc0fcc0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xc0f290_0, 0, 1;
    %wait E_0xbb99f0;
    %load/vec4 v0xc0fcc0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xc0f4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc0fbf0_0, 0;
    %load/vec4 v0xc0f4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xc0f290_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xc0f370_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xc0f430_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xc0f370_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xc0f590 .scope task, "wavedrom_start" "wavedrom_start" 3 44, 3 44 0, S_0xc0ed90;
 .timescale -12 -12;
v0xc0f790_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xc0f870 .scope task, "wavedrom_stop" "wavedrom_stop" 3 47, 3 47 0, S_0xc0ed90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xc10070 .scope module, "top_module1" "top_module" 3 148, 4 1 0, S_0xbd21c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0xc0e120 .param/l "A" 0 4 7, +C4<00000000000000000000000000000000>;
P_0xc0e160 .param/l "B" 0 4 8, +C4<00000000000000000000000000000001>;
L_0xbdcdb0 .functor AND 1, L_0xc232e0, v0xc0ff30_0, C4<1>, C4<1>;
L_0xbec6c0 .functor AND 1, L_0xc23560, L_0xc236a0, C4<1>, C4<1>;
L_0xc237e0 .functor OR 1, L_0xbdcdb0, L_0xbec6c0, C4<0>, C4<0>;
v0xc10440_0 .net *"_ivl_0", 31 0, L_0xc23160;  1 drivers
v0xc10520_0 .net *"_ivl_10", 31 0, L_0xc23420;  1 drivers
L_0x7f26c2cf42e8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xc10600_0 .net *"_ivl_13", 29 0, L_0x7f26c2cf42e8;  1 drivers
L_0x7f26c2cf4330 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xc106f0_0 .net/2u *"_ivl_14", 31 0, L_0x7f26c2cf4330;  1 drivers
v0xc107d0_0 .net *"_ivl_16", 0 0, L_0xc23560;  1 drivers
v0xc108e0_0 .net *"_ivl_19", 0 0, L_0xc236a0;  1 drivers
v0xc109a0_0 .net *"_ivl_21", 0 0, L_0xbec6c0;  1 drivers
L_0x7f26c2cf4258 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xc10a60_0 .net *"_ivl_3", 29 0, L_0x7f26c2cf4258;  1 drivers
L_0x7f26c2cf42a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xc10b40_0 .net/2u *"_ivl_4", 31 0, L_0x7f26c2cf42a0;  1 drivers
v0xc10cb0_0 .net *"_ivl_6", 0 0, L_0xc232e0;  1 drivers
v0xc10d70_0 .net *"_ivl_9", 0 0, L_0xbdcdb0;  1 drivers
v0xc10e30_0 .net "areset", 0 0, L_0xbc1040;  alias, 1 drivers
v0xc10ed0_0 .net "clk", 0 0, v0xc11b20_0;  alias, 1 drivers
v0xc10fc0_0 .var "state", 1 0;
v0xc110a0_0 .net "x", 0 0, v0xc0ff30_0;  alias, 1 drivers
v0xc11190_0 .net "z", 0 0, L_0xc237e0;  alias, 1 drivers
L_0xc23160 .concat [ 2 30 0 0], v0xc10fc0_0, L_0x7f26c2cf4258;
L_0xc232e0 .cmp/eq 32, L_0xc23160, L_0x7f26c2cf42a0;
L_0xc23420 .concat [ 2 30 0 0], v0xc10fc0_0, L_0x7f26c2cf42e8;
L_0xc23560 .cmp/eq 32, L_0xc23420, L_0x7f26c2cf4330;
L_0xc236a0 .reduce/nor v0xc0ff30_0;
S_0xc112d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 156, 3 156 0, S_0xbd21c0;
 .timescale -12 -12;
E_0xbcfb90 .event anyedge, v0xc11d30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xc11d30_0;
    %nor/r;
    %assign/vec4 v0xc11d30_0, 0;
    %wait E_0xbcfb90;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xc0ed90;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc0ff30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc0fbf0_0, 0;
    %wait E_0xbb99f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc0fbf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc0ff30_0, 0;
    %wait E_0xbb99f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc0ff30_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc0f370_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xc0f030;
    %join;
    %wait E_0xbf09c0;
    %wait E_0xbb99f0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xc0ff30_0, 0;
    %assign/vec4 v0xc0fbf0_0, 0;
    %wait E_0xbb99f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xc0ff30_0, 0;
    %assign/vec4 v0xc0fbf0_0, 0;
    %wait E_0xbb99f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xc0ff30_0, 0;
    %assign/vec4 v0xc0fbf0_0, 0;
    %wait E_0xbb99f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xc0ff30_0, 0;
    %assign/vec4 v0xc0fbf0_0, 0;
    %wait E_0xbb99f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xc0ff30_0, 0;
    %assign/vec4 v0xc0fbf0_0, 0;
    %wait E_0xbb99f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xc0ff30_0, 0;
    %assign/vec4 v0xc0fbf0_0, 0;
    %wait E_0xbb99f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xc0ff30_0, 0;
    %assign/vec4 v0xc0fbf0_0, 0;
    %wait E_0xbb99f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xc0ff30_0, 0;
    %assign/vec4 v0xc0fbf0_0, 0;
    %wait E_0xbb99f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xc0ff30_0, 0;
    %assign/vec4 v0xc0fbf0_0, 0;
    %wait E_0xbf09c0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xc0f870;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbcfdf0;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0xc0ff30_0, 0;
    %assign/vec4 v0xc0fbf0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xbdc320;
T_5 ;
    %wait E_0xbd0310;
    %load/vec4 v0xc0e950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc0ead0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xc0ead0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0xc0eb90_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %assign/vec4 v0xc0ead0_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc0ead0_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xc10070;
T_6 ;
    %wait E_0xbd0310;
    %load/vec4 v0xc10e30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xc10fc0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xc10fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0xc110a0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_6.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.6, 8;
T_6.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.6, 8;
 ; End of false expr.
    %blend;
T_6.6;
    %pad/s 2;
    %assign/vec4 v0xc10fc0_0, 0;
    %jmp T_6.4;
T_6.3 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xc10fc0_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xbd21c0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc11b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc11d30_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0xbd21c0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0xc11b20_0;
    %inv;
    %store/vec4 v0xc11b20_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0xbd21c0;
T_9 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v0xc0fb20_0, v0xc11e90_0, v0xc11b20_0, v0xc11a80_0, v0xc12070_0, v0xc121b0_0, v0xc12110_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0xbd21c0;
T_10 ;
    %load/vec4 v0xc11bc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0xc11bc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xc11bc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %load/vec4 v0xc11bc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc11bc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 168 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 169 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xc11bc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc11bc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0xbd21c0;
T_11 ;
    %wait E_0xbcfdf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc11bc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc11bc0_0, 4, 32;
    %load/vec4 v0xc11df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xc11bc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc11bc0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc11bc0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc11bc0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0xc121b0_0;
    %load/vec4 v0xc121b0_0;
    %load/vec4 v0xc12110_0;
    %xor;
    %load/vec4 v0xc121b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0xc11bc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc11bc0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0xc11bc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc11bc0_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2014_q5b/ece241_2014_q5b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/machine/ece241_2014_q5b/iter0/response1/top_module.sv";
