<!DOCTYPE html><html lang="en" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>FPGA开发学习 | Spencer</title><meta name="author" content="Spencer"><meta name="copyright" content="Spencer"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="9-18 勿忘国耻！ Getting startedBuild a circuit with no inputs and one output. That output should always drive 1 (or logic high). 123456module top_module( o"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://www.mathming.ltd/2023/09/18/2023-9-18-FPGA%E5%BC%80%E5%8F%91%E5%AD%A6%E4%B9%A0/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//www.google-analytics.com" crossorigin=""/><link rel="preconnect" href="//busuanzi.ibruce.info"/><meta/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.min.css" media="print" onload="this.media='all'"><script async="async" src="https://www.googletagmanager.com/gtag/js?id=G-NFDHX1L800"></script><script>window.dataLayer = window.dataLayer || [];
function gtag(){dataLayer.push(arguments);}
gtag('js', new Date());
gtag('config', 'G-NFDHX1L800');
</script><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: {"defaultEncoding":1,"translateDelay":10,"msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"簡"},
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: 'Copy successfully',
    error: 'Copy error',
    noSupport: 'The browser does not support'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: 'days',
  date_suffix: {
    just: 'Just',
    min: 'minutes ago',
    hour: 'hours ago',
    day: 'days ago',
    month: 'months ago'
  },
  copyright: {"limitCount":50,"languages":{"author":"Author: Spencer","link":"Link: ","source":"Source: Spencer","info":"Copyright is owned by the author. For commercial reprints, please contact the author for authorization. For non-commercial reprints, please indicate the source."}},
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'FPGA开发学习',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2023-09-24 01:08:49'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><meta name="generator" content="Hexo 6.2.0"></head><body><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="https://i.loli.net/2021/02/24/5O1day2nriDzjSu.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">Articles</div><div class="length-num">149</div></a><a href="/tags/"><div class="headline">Tags</div><div class="length-num">56</div></a><a href="/categories/"><div class="headline">Categories</div><div class="length-num">32</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> List</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/music/"><i class="fa-fw fas fa-music"></i><span> Music</span></a></li><li><a class="site-page child" href="/movies/"><i class="fa-fw fas fa-video"></i><span> Movie</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div><div class="menus_item"><a class="site-page" href="/gallery/"><i class="fa-fw fas fa-gallery"></i><span> Gallery</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://images.pexels.com/photos/1509534/pexels-photo-1509534.jpeg?auto=compress&amp;cs=tinysrgb&amp;w=1260&amp;h=750&amp;dpr=1')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">Spencer</a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> List</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/music/"><i class="fa-fw fas fa-music"></i><span> Music</span></a></li><li><a class="site-page child" href="/movies/"><i class="fa-fw fas fa-video"></i><span> Movie</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div><div class="menus_item"><a class="site-page" href="/gallery/"><i class="fa-fw fas fa-gallery"></i><span> Gallery</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">FPGA开发学习</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">Created</span><time class="post-meta-date-created" datetime="2023-09-17T16:00:00.000Z" title="Created 2023-09-18 00:00:00">2023-09-18</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">Updated</span><time class="post-meta-date-updated" datetime="2023-09-23T17:08:49.932Z" title="Updated 2023-09-24 01:08:49">2023-09-24</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/">FPGA</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="FPGA开发学习"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">Post View:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><p><strong>9-18 勿忘国耻！</strong></p>
<h2 id="Getting-started"><a href="#Getting-started" class="headerlink" title="Getting started"></a>Getting started</h2><p>Build a circuit with no inputs and one output. That output should always drive 1 (or logic high).</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( <span class="keyword">output</span> one );</span><br><span class="line"></span><br><span class="line"><span class="comment">// Insert your code here</span></span><br><span class="line">    <span class="keyword">assign</span> one = <span class="number">1&#x27;b1</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="Zero"><a href="#Zero" class="headerlink" title="Zero"></a>Zero</h3><p>Build a circuit with no inputs and one output that outputs a constant <code>0</code></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">    <span class="keyword">output</span> zero</span><br><span class="line">);<span class="comment">// Module body starts after semicolon</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="verilog-Language"><a href="#verilog-Language" class="headerlink" title="verilog Language"></a>verilog Language</h2><h3 id="simple-wire"><a href="#simple-wire" class="headerlink" title="simple wire"></a>simple wire</h3><p>Create a module with one input and one output that behaves like a wire.</p>
<p>Unlike physical wires, wires (and other signals) in Verilog are <em>directional</em>. This means information flows in only one direction, from (usually one) <em>source</em> to the <em>sinks</em> (The source is also often called a <em>driver</em> that <em>drives</em> a value onto a wire). In a Verilog “continuous assignment” (<code>assign left_side = right_side;</code>), the value of the signal on the right side is driven onto the wire on the left side. The assignment is “continuous” because the assignment continues all the time even if the right side’s value changes. A continuous assignment is not a one-time event.</p>
<p>The ports on a module also have a direction (usually input or output). An input port is <em>driven by</em> something from outside the module, while an output port <em>drives</em> something outside. When viewed from inside the module, an input port is a driver or source, while an output port is a sink.</p>
<p>The diagram below illustrates how each part of the circuit corresponds to each bit of Verilog code. The module and port declarations create the black portions of the circuit. Your task is to create a wire (in green) by adding an <code>assign</code> statement to connect <code>in</code> to <code>out</code>. The parts outside the box are not your concern, but you should know that your circuit is tested by connecting signals from our test harness to the ports on your <code>top_module</code>.</p>
<p><img src="/2023/09/18/2023-9-18-FPGA%E5%BC%80%E5%8F%91%E5%AD%A6%E4%B9%A0/Wire.png" alt="Wire.png"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( <span class="keyword">input</span> in, <span class="keyword">output</span> out );</span><br><span class="line">    <span class="keyword">assign</span> out = in;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="wire-4"><a href="#wire-4" class="headerlink" title="wire 4"></a>wire 4</h3><p>Create a module with 3 inputs and 4 outputs that behaves like wires that makes these connections:</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">a -&gt; w</span><br><span class="line">b -&gt; x</span><br><span class="line">b -&gt; y</span><br><span class="line">c -&gt; z</span><br></pre></td></tr></table></figure>
<p>The diagram below illustrates how each part of the circuit corresponds to each bit of Verilog code. From outside the module, there are three input ports and four output ports.</p>
<p>When you have multiple <code>assign</code> statements, the <strong>order</strong> in which they appear in the code <strong>does not matter</strong>. Unlike a programming language, <code>assign</code> statements (“continuous assignments”) describe <em>connections</em> between things, not the <em>action</em> of copying a value from one thing to another.</p>
<p>One potential source of confusion that should perhaps be clarified now: The green arrows here represent connections <em>between</em> wires, but are not wires in themselves. The module itself <em>already</em> has 7 wires declared (named a, b, c, w, x, y, and z). This is because <code>input</code> and <code>output</code> declarations actually declare a wire unless otherwise specified. Writing <code>input wire a</code> is the same as <code>input a</code>. Thus, the <code>assign</code> statements are not creating wires, they are creating the connections between the 7 wires that already exist.</p>
<p><img src="/2023/09/18/2023-9-18-FPGA%E5%BC%80%E5%8F%91%E5%AD%A6%E4%B9%A0/Wire4.png" alt="Wire4.png"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> a,b,c,</span><br><span class="line">    <span class="keyword">output</span> w,x,y,z );</span><br><span class="line">    <span class="keyword">assign</span> w = a;</span><br><span class="line">    <span class="keyword">assign</span> x = b;</span><br><span class="line">    <span class="keyword">assign</span> y = b;</span><br><span class="line">    <span class="keyword">assign</span> z = c;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="Not-gate"><a href="#Not-gate" class="headerlink" title="Not gate"></a>Not gate</h3><p>Create a module that implements a NOT gate.</p>
<p>This circuit is similar to <a target="_blank" rel="noopener" href="https://hdlbits.01xz.net/wiki/wire">wire</a>, but with a slight difference. When making the connection from the wire <code>in</code> to the wire <code>out</code> we’re going to implement an inverter (or “NOT-gate”) instead of a plain wire.</p>
<p>Use an assign statement. The <code>assign</code> statement will <em>continuously drive</em> the inverse of <code>in</code> onto wire <code>out</code>.</p>
<p><img src="/2023/09/18/2023-9-18-FPGA%E5%BC%80%E5%8F%91%E5%AD%A6%E4%B9%A0/Notgate.png" alt="Notgate.png"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( <span class="keyword">input</span> in, <span class="keyword">output</span> out );</span><br><span class="line">    <span class="keyword">assign</span> out = ~in;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="Andgate"><a href="#Andgate" class="headerlink" title="Andgate"></a>Andgate</h3><p>Create a module that implements an AND gate.</p>
<p>This circuit now has three wires (<code>a</code>, <code>b</code>, and <code>out</code>). Wires <code>a</code> and <code>b</code> already have values driven onto them by the input ports. But wire <code>out</code> currently is not driven by anything. Write an <code>assign</code> statement that drives <code>out</code> with the AND of signals <code>a</code> and <code>b</code>.</p>
<p>Note that this circuit is very similar to the <a target="_blank" rel="noopener" href="https://hdlbits.01xz.net/wiki/notgate">NOT gate</a>, just with one more input. If it sounds different, it’s because I’ve started describing signals as being <em>driven</em> (has a known value determined by something attached to it) or <em>not driven</em> by something. <code>Input wires</code> are driven by something outside the module. <code>assign</code> statements will drive a logic level onto a wire. As you might expect, a wire cannot have more than one driver (what is its logic level if there is?), and a wire that has no drivers will have an undefined value (often treated as 0 when synthesizing hardware).</p>
<p><img src="/2023/09/18/2023-9-18-FPGA%E5%BC%80%E5%8F%91%E5%AD%A6%E4%B9%A0/Andgate.png" alt="Andgate.png"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> a, </span><br><span class="line">    <span class="keyword">input</span> b, </span><br><span class="line">    <span class="keyword">output</span> out );</span><br><span class="line">    <span class="keyword">assign</span> out = a&amp;b;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="Norgate"><a href="#Norgate" class="headerlink" title="Norgate"></a>Norgate</h3><p>Create a module that implements a NOR gate. A NOR gate is an OR gate with its output inverted. A NOR function needs two operators when written in Verilog.</p>
<p>An <code>assign</code> statement drives a wire (or “net”, as it’s more formally called) with a value. This value can be as complex a function as you want, as long as it’s a <em>combinational</em> (i.e., memory-less, with no hidden state) function. An <code>assign</code> statement is a <em>continuous assignment</em> because the output is “recomputed” whenever any of its inputs change, forever, much like a simple logic gate.</p>
<p><img src="/2023/09/18/2023-9-18-FPGA%E5%BC%80%E5%8F%91%E5%AD%A6%E4%B9%A0/Norgate.png" alt="Norgate.png"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> a, </span><br><span class="line">    <span class="keyword">input</span> b, </span><br><span class="line">    <span class="keyword">output</span> out );</span><br><span class="line">    <span class="keyword">assign</span> out = ~(a || b);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="Xnorgate"><a href="#Xnorgate" class="headerlink" title="Xnorgate"></a>Xnorgate</h3><p>Create a module that implements an XNOR gate.</p>
<p><img src="/2023/09/18/2023-9-18-FPGA%E5%BC%80%E5%8F%91%E5%AD%A6%E4%B9%A0/Xnorgate.png" alt="Xnorgate.png"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> a, </span><br><span class="line">    <span class="keyword">input</span> b, </span><br><span class="line">    <span class="keyword">output</span> out );</span><br><span class="line">    <span class="keyword">assign</span> out = ~(a^b);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="Declaring-wires"><a href="#Declaring-wires" class="headerlink" title="Declaring wires"></a>Declaring wires</h2><p>The circuits so far have been simple enough that the outputs are simple functions of the inputs. As circuits become more complex, you will need wires to connect internal components together. When you need to use a wire, you should declare it in the body of the module, somewhere before it is first used. (In the future, you will encounter more types of signals and variables that are also declared the same way, but for now, we’ll start with a signal of type <code>wire</code>).</p>
<p><strong>Example:</strong></p>
<p><img src="/2023/09/18/2023-9-18-FPGA%E5%BC%80%E5%8F%91%E5%AD%A6%E4%B9%A0/Wiredecl1.png" alt="Wiredecl1.png"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> in,              <span class="comment">// Declare an input wire named &quot;in&quot;</span></span><br><span class="line">    <span class="keyword">output</span> out             <span class="comment">// Declare an output wire named &quot;out&quot;</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> not_in;           <span class="comment">// Declare a wire named &quot;not_in&quot;</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> out = ~not_in;  <span class="comment">// Assign a value to out (create a NOT gate).</span></span><br><span class="line">    <span class="keyword">assign</span> not_in = ~in;   <span class="comment">// Assign a value to not_in (create another NOT gate).</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span>   <span class="comment">// End of module &quot;top_module&quot;</span></span><br></pre></td></tr></table></figure>
<p>two NOT gates are created using two <code>assign</code> statements.Note that it doesn’t matter which of the NOT gates you create first: You still end up with the same circuit.定义顺序没关系！先定义哪个都行！</p>
<p><strong>practice</strong></p>
<p>Implement the following circuit. Create two intermediate wires (named anything you want) to connect the AND and OR gates together. Note that the wire that feeds the NOT gate is really wire <code>out</code>, so you do not necessarily need to declare a third wire here. Notice how wires are driven by exactly one source (output of a gate), but can feed multiple inputs.</p>
<p>If you’re following the circuit structure in the diagram, you should end up with four assign statements, as there are four signals that need a value assigned.</p>
<p><img src="/2023/09/18/2023-9-18-FPGA%E5%BC%80%E5%8F%91%E5%AD%A6%E4%B9%A0/Wiredecl2.png" alt="Wiredecl2.png"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">default_nettype</span> none</span></span><br><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">input</span> c,</span><br><span class="line">    <span class="keyword">input</span> d,</span><br><span class="line">    <span class="keyword">output</span> out,</span><br><span class="line">    <span class="keyword">output</span> out_n   ); </span><br><span class="line">    <span class="keyword">wire</span> one_one;</span><br><span class="line">    <span class="keyword">wire</span> one_two;<span class="comment">//左边的两条</span></span><br><span class="line">    <span class="keyword">wire</span> two;<span class="comment">//右边的一条</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> one_one = a&amp;b;</span><br><span class="line">    <span class="keyword">assign</span> one_two = c&amp;d;</span><br><span class="line">    <span class="keyword">assign</span> two = one_one || one_two;</span><br><span class="line">    <span class="keyword">assign</span> out = two;</span><br><span class="line">    <span class="keyword">assign</span> out_n = ~two;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="7458-chip"><a href="#7458-chip" class="headerlink" title="7458 chip"></a>7458 chip</h2><p>The 7458 is a chip with four AND gates and two OR gates. This problem is slightly more complex than <a target="_blank" rel="noopener" href="https://hdlbits.01xz.net/wiki/7420">7420</a>.</p>
<p>Create a module with the same functionality as the 7458 chip. It has 10 inputs and 2 outputs. You may choose to use an <code>assign</code> statement to drive each of the output wires, or you may choose to declare (four) wires for use as intermediate signals, where each internal wire is driven by the output of one of the AND gates. For extra practice, try it both ways.</p>
<p><img src="/2023/09/18/2023-9-18-FPGA%E5%BC%80%E5%8F%91%E5%AD%A6%E4%B9%A0/7458.png" alt="7458.png"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module ( </span><br><span class="line">    <span class="keyword">input</span> p1a, p1b, p1c, p1d, p1e, p1f,</span><br><span class="line">    <span class="keyword">output</span> p1y,</span><br><span class="line">    <span class="keyword">input</span> p2a, p2b, p2c, p2d,</span><br><span class="line">    <span class="keyword">output</span> p2y );</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">wire</span> a2_b2;<span class="comment">//p2a和p2b生成的线</span></span><br><span class="line">    <span class="keyword">wire</span> c2_d2;</span><br><span class="line">    <span class="keyword">wire</span> c1_b1_a1;</span><br><span class="line">    <span class="keyword">wire</span> d1_e1_f1;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> a2_b2 = p2a &amp; p2b;</span><br><span class="line">    <span class="keyword">assign</span> c2_d2 = p2c &amp; p2d;</span><br><span class="line">    <span class="keyword">assign</span> c1_b1_a1 = p1a &amp; p1b &amp; p1c;</span><br><span class="line">    <span class="keyword">assign</span> d1_e1_f1 = p1d &amp; p1e &amp; p1f;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> p1y= c1_b1_a1 || d1_e1_f1;</span><br><span class="line">    <span class="keyword">assign</span> p2y = a2_b2 &amp; c2_d2;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="Vector0-其实就是数组，将多个线合并成一个数组"><a href="#Vector0-其实就是数组，将多个线合并成一个数组" class="headerlink" title="Vector0(其实就是数组，将多个线合并成一个数组)"></a>Vector0(其实就是数组，将多个线合并成一个数组)</h2><p>向量被用来将相关信号归类，使其更容易被操作。比如<code>wire [7:0] w;</code> 声明了一个8位的向量w，在功能上等价于有8条分开的线。</p>
<p>Notice that the <em>declaration</em> of a vector places the dimensions <em>before</em> the name of the vector, which is unusual compared to C syntax. However, the <em>part select</em> has the dimensions <em>after</em> the vector name as you would expect.</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">wire **[99:0]** my_vector;      // Declare a 100-element vector assign out = my_vector**[10]**; // Part-select one bit out of the vector </span><br></pre></td></tr></table></figure>
<p>Build a circuit that has one 3-bit input, then outputs the same vector, and also splits it into three separate 1-bit outputs. Connect output <code>o0</code> to the input vector’s position 0, <code>o1</code> to position 1, etc.</p>
<p>In a diagram, a tick mark with a number next to it indicates the width of the vector (or “bus”), rather than drawing a separate line for each bit in the vector.</p>
<p><img src="/2023/09/18/2023-9-18-FPGA%E5%BC%80%E5%8F%91%E5%AD%A6%E4%B9%A0/Vector0.png" alt="Vector0.png"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module ( </span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] vec,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] outv,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> o2,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> o1,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> o0  ); <span class="comment">// Module body starts after module declaration</span></span><br><span class="line">    <span class="keyword">assign</span> outv[<span class="number">0</span>] = o0;</span><br><span class="line">    <span class="keyword">assign</span> outv[<span class="number">1</span>] = o1;</span><br><span class="line">    <span class="keyword">assign</span> outv[<span class="number">2</span>] = o2;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> o0 = vec[<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">assign</span> o1 = vec[<span class="number">1</span>];</span><br><span class="line">    <span class="keyword">assign</span> o2 = vec[<span class="number">2</span>];</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="Vector1"><a href="#Vector1" class="headerlink" title="Vector1"></a>Vector1</h2><h3 id="Declaring-Vectors"><a href="#Declaring-Vectors" class="headerlink" title="Declaring Vectors"></a>Declaring Vectors</h3><p>Vectors must be declared:</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">type [upper:lower] vector_name;</span><br></pre></td></tr></table></figure>
<p><code>type</code> 指定了向量的数据格式。This is usually <code>wire</code> or <code>reg</code>. If you are declaring a input or output port, the type can additionally include the port type (e.g., <code>input</code> or <code>output</code>) as well. Some examples:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] w;         <span class="comment">// 8-bit wire</span></span><br><span class="line"><span class="keyword">reg</span>  [<span class="number">4</span>:<span class="number">1</span>] x;         <span class="comment">// 4-bit reg</span></span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">0</span>:<span class="number">0</span>] y;   <span class="comment">// 1-bit reg that is also an output port (this is still a vector)</span></span><br><span class="line"><span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">3</span>:-<span class="number">2</span>] z;  <span class="comment">// 6-bit wire input (negative ranges are allowed)</span></span><br><span class="line"><span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] a;       <span class="comment">// 4-bit output wire. Type is &#x27;wire&#x27; unless specified otherwise.</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">0</span>:<span class="number">7</span>] b;         <span class="comment">// 8-bit wire where b[0] is the most-significant bit.</span></span><br><span class="line">上述就是显式指定数据类型。</span><br></pre></td></tr></table></figure>
<p>The <em>endianness</em> (or, informally, “direction”) of a vector is whether the least significant bit has a lower index (little-endian, e.g., [3:0]) or a higher index (big-endian, e.g., [0:3]). In Verilog, once a vector is declared with a particular endianness, it must always be used the same way. e.g., writing <code>vec[0:3]</code> when <code>vec</code> is declared <code>wire [3:0] vec;</code> is illegal. 我们要确保，如果声明数据类型时用的就是小端，那么在后面给变量赋值时，就要遵从小端顺序，用 <code>vec[0:3]</code> 。Being consistent with endianness is good practice, as weird bugs occur if vectors of different endianness are assigned or used together.这里也就是注意小端是[3:0]也就是0是最低位。（最低位拿到最低索引）</p>
<h4 id="Implicit-nets"><a href="#Implicit-nets" class="headerlink" title="Implicit nets"></a>Implicit nets</h4><p>Implicit nets are often a source of hard-to-detect bugs. In Verilog, net-type signals can be implicitly created by an <code>assign</code> statement or by attaching something undeclared to a module port. Implicit nets are always one-bit wires and causes bugs if you had intended to use a vector. Disabling creation of implicit nets can be done using the <code>`default_nettype none</code> directive.</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] a, c;   <span class="comment">// Two vectors</span></span><br><span class="line"><span class="keyword">assign</span> a = <span class="number">3&#x27;b101</span>;  <span class="comment">// a = 101</span></span><br><span class="line"><span class="keyword">assign</span> b = a;       <span class="comment">// b =   1  implicitly-created wire</span></span><br><span class="line"><span class="keyword">assign</span> c = b;       <span class="comment">// c = 001  &lt;-- bug</span></span><br><span class="line">my_module i1 (d,e); <span class="comment">// d and e are implicitly one-bit wide if not declared.</span></span><br><span class="line">                    <span class="comment">// This could be a bug if the port was intended to be a vector.</span></span><br></pre></td></tr></table></figure>
<p>也就是尝试将向量a赋值给没有显式声明的b，verilog通常会隐式地创建一个单比特的线(wire)来存储结果。由于a是3位宽的向量，只有最低位a[0]会被赋值给b，所以b变成了单比特且值为1。</p>
<p>所以当b再被赋值给c时，由于c是一个3位宽的向量，所以导致了一个潜在的错误，由于位宽不匹配。</p>
<p>最后实例化了一个名为my_module的模块，并将端口d和e连接到该模块的端口。如果在模块内部没有像之前一样定义d和e的宽度。那么他们将同样被隐式地视为单比特线。这可能会导致问题，如果模块内部的端口本应该是向量而不是单比特。</p>
<p>而<code>default_nettype none</code>是一种设置，它告诉编译器不要隐式创建未声明信号，而是要求我们显式声明所有信号。</p>
<h4 id="Unpacked-vs-Packed-Arrays"><a href="#Unpacked-vs-Packed-Arrays" class="headerlink" title="Unpacked vs. Packed Arrays"></a>Unpacked vs. Packed Arrays</h4><p>你可能注意到，向量索引写在了向量名字的前面。这声明了数组的打包维度，其中的位被打包到一个blob中（这在模拟器中相关，但在硬件中无关）。未打包维度被声明在向量名之后。他们通常被用来声明内存指针，因为ECE253并没有覆盖内存数组，这门课中我们也没有用打包的指针。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] mem [<span class="number">255</span>:<span class="number">0</span>];<span class="comment">//这是256个未打包元素，每个元素是一个8比特的打包reg向量。</span></span><br><span class="line"><span class="keyword">reg</span> mem2 [<span class="number">28</span>:<span class="number">0</span>];<span class="number">29</span> unpacked elements, each of which is a <span class="number">1</span>-<span class="keyword">bit</span> <span class="keyword">reg</span>.</span><br></pre></td></tr></table></figure>
<h3 id="Accessing-Vector-Elements-Part-Select"><a href="#Accessing-Vector-Elements-Part-Select" class="headerlink" title="Accessing Vector Elements: Part-Select"></a>Accessing Vector Elements: Part-Select</h3><p>我们用向量名来访问一个向量。比如</p>
<p><code>assign w = a;</code></p>
<p>将整个4比特的a赋值分配给8比特向量w。如果等号左右两边不匹配，则会根据情况进行0扩展或者截断（truncated）。</p>
<p>所以，part-select operator可以被用来访问一个向量的一部分。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">w[<span class="number">3</span>:<span class="number">0</span>]<span class="comment">//w的低4位</span></span><br><span class="line">x[<span class="number">1</span>]<span class="comment">//x的最低位</span></span><br><span class="line">x[<span class="number">1</span>:<span class="number">1</span>]<span class="comment">//也是x的最低位</span></span><br><span class="line">z[-<span class="number">1</span>:-<span class="number">2</span>]<span class="comment">//z的最低两位</span></span><br><span class="line">b[<span class="number">3</span>:<span class="number">0</span>]<span class="comment">//非法！因为在上面我们的定义b向量是按照大端来赋值的！必须与声明匹配。</span></span><br><span class="line">b[<span class="number">0</span>:<span class="number">3</span>]<span class="comment">//b的高四位。</span></span><br><span class="line"><span class="keyword">assign</span> w[<span class="number">3</span>:<span class="number">0</span>] = b[<span class="number">0</span>:<span class="number">3</span>];<span class="comment">//显然是合法的因为w是小端，b是大端所以这样反过来赋值。分配b的高4位给w的低四位。</span></span><br></pre></td></tr></table></figure>
<h3 id="A-Bit-of-Practice"><a href="#A-Bit-of-Practice" class="headerlink" title="A Bit of Practice"></a>A Bit of Practice</h3><p>建立一个组合电路，使得能够分开输入字(16bits,[15:0])，分成低8位[7:0]和高8位[15:8]。</p>
<p>读完题显然知道这是小端序。</p>
<p>代码如下</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">default_nettype</span> none     </span><span class="comment">// Disable implicit nets. Reduces some types of bugs.</span></span><br><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">15</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] out_hi,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] out_lo );</span><br><span class="line">    <span class="keyword">assign</span> out_hi[<span class="number">7</span>:<span class="number">0</span>] = in[<span class="number">15</span>:<span class="number">8</span>];</span><br><span class="line">    <span class="keyword">assign</span> out_lo[<span class="number">7</span>:<span class="number">0</span>] = in[<span class="number">7</span>:<span class="number">0</span>];<span class="comment">//就是简单赋值 </span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="Vector2"><a href="#Vector2" class="headerlink" title="Vector2"></a>Vector2</h2><p>A 32-bit vector can be viewed as containing 4 bytes (bits [31:24], [23:16], etc.). Build a circuit that will reverse the <em>byte</em> ordering of the 4-byte word.</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">AaaaaaaaBbbbbbbbCcccccccDddddddd =&gt; DdddddddCcccccccBbbbbbbbAaaaaaaa</span><br></pre></td></tr></table></figure>
<p>显然我们只需要一段一段赋值即可</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] out );<span class="comment">//</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> out[<span class="number">31</span>:<span class="number">24</span>] = in[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">assign</span> out[<span class="number">23</span>:<span class="number">16</span>] = in[<span class="number">15</span>:<span class="number">8</span>];</span><br><span class="line">    <span class="keyword">assign</span> out[<span class="number">15</span>:<span class="number">8</span>] = in[<span class="number">23</span>:<span class="number">16</span>];</span><br><span class="line">    <span class="keyword">assign</span> out[<span class="number">7</span>:<span class="number">0</span>] = in[<span class="number">31</span>:<span class="number">24</span>];</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="Vectorgates"><a href="#Vectorgates" class="headerlink" title="Vectorgates"></a>Vectorgates</h2><p>主要讲一下向量整体进行or运算，和两个向量中的8位分别进行or运算的区别。</p>
<p>Build a circuit that has two 3-bit inputs that computes the bitwise-OR of the two vectors, the logical-OR of the two vectors, and the inverse (NOT) of both vectors. Place the inverse of <code>b</code> in the upper half of <code>out_not</code> (i.e., bits [5:3]), and the inverse of <code>a</code> in the lower half.</p>
<h3 id="Bitwise-vs-Logical-Operators"><a href="#Bitwise-vs-Logical-Operators" class="headerlink" title="Bitwise vs. Logical Operators"></a>Bitwise vs. Logical Operators</h3><p>Earlier, we mentioned that there are bitwise and logical versions of the various boolean operators (e.g., <a target="_blank" rel="noopener" href="https://hdlbits.01xz.net/wiki/norgate">norgate</a>). When using vectors, the distinction between the two operator types becomes important. A bitwise operation between two N-bit vectors replicates the operation for each bit of the vector and produces a N-bit output, while a logical operation treats the entire vector as a boolean value (true = non-zero, false = zero) and produces a 1-bit output.</p>
<p>Look at the simulation waveforms at how the bitwise-OR and logical-OR differ.</p>
<p><img src="/2023/09/18/2023-9-18-FPGA%E5%BC%80%E5%8F%91%E5%AD%A6%E4%B9%A0/Vectorgates.png" alt="Vectorgates.png"></p>
<p>代码如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] b,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">2</span>:<span class="number">0</span>] out_or_bitwise,</span><br><span class="line">    <span class="keyword">output</span> out_or_logical,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">5</span>:<span class="number">0</span>] out_not</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">assign</span> out_or_bitwise[<span class="number">2</span>] = a[<span class="number">2</span>] || b[<span class="number">2</span>];</span><br><span class="line">    <span class="keyword">assign</span> out_or_bitwise[<span class="number">1</span>] = a[<span class="number">1</span>] || b[<span class="number">1</span>];</span><br><span class="line">    <span class="keyword">assign</span> out_or_bitwise[<span class="number">0</span>] = a[<span class="number">0</span>] || b[<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">assign</span> out_or_logical = a || b;</span><br><span class="line">    <span class="keyword">assign</span> out_not[<span class="number">5</span>:<span class="number">3</span>] = ~b[<span class="number">2</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">assign</span> out_not[<span class="number">2</span>:<span class="number">0</span>] = ~a[<span class="number">2</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>当然我做的十分麻烦，标准答案如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] a, </span><br><span class="line">	<span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] b, </span><br><span class="line">	<span class="keyword">output</span> [<span class="number">2</span>:<span class="number">0</span>] out_or_bitwise,</span><br><span class="line">	<span class="keyword">output</span> out_or_logical,</span><br><span class="line">	<span class="keyword">output</span> [<span class="number">5</span>:<span class="number">0</span>] out_not</span><br><span class="line">);</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">assign</span> out_or_bitwise = a | b;</span><br><span class="line">	<span class="keyword">assign</span> out_or_logical = a || b;</span><br><span class="line"></span><br><span class="line">	<span class="keyword">assign</span> out_not[<span class="number">2</span>:<span class="number">0</span>] = ~a;	<span class="comment">// Part-select on left side is o.</span></span><br><span class="line">	<span class="keyword">assign</span> out_not[<span class="number">5</span>:<span class="number">3</span>] = ~b;	<span class="comment">//Assigning to [5:3] does not conflict with [2:0]</span></span><br><span class="line">	</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>注意对比特操作或运算就用单竖线。并且可以用~直接对向量所有比特取反。</p>
<h2 id="Gates4"><a href="#Gates4" class="headerlink" title="Gates4"></a>Gates4</h2><p>Build a combinational circuit with four inputs, <code>in[3:0]</code></p>
<p>There are 3 outputs:</p>
<ul>
<li>out_and: output of a 4-input AND gate.</li>
<li>out_or: output of a 4-input OR gate.</li>
<li>out_xor: output of a 4-input XOR gate.</li>
</ul>
<p>代码如下</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> out_and,</span><br><span class="line">    <span class="keyword">output</span> out_or,</span><br><span class="line">    <span class="keyword">output</span> out_xor</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">assign</span> out_and = in[<span class="number">0</span>]&amp;&amp;in[<span class="number">1</span>]&amp;&amp;in[<span class="number">2</span>]&amp;&amp;in[<span class="number">3</span>];</span><br><span class="line">    <span class="keyword">assign</span> out_or = in[<span class="number">0</span>] || in[<span class="number">1</span>] || in[<span class="number">2</span>] || in[<span class="number">3</span>];</span><br><span class="line">    <span class="keyword">assign</span> out_xor = in[<span class="number">0</span>] ^ in[<span class="number">1</span>] ^ in[<span class="number">2</span>] ^ in[<span class="number">3</span>];</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="Vector3"><a href="#Vector3" class="headerlink" title="Vector3"></a>Vector3</h2></article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">Author: </span><span class="post-copyright-info"><a href="http://www.mathming.ltd">Spencer</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">Link: </span><span class="post-copyright-info"><a href="http://www.mathming.ltd/2023/09/18/2023-9-18-FPGA%E5%BC%80%E5%8F%91%E5%AD%A6%E4%B9%A0/">http://www.mathming.ltd/2023/09/18/2023-9-18-FPGA%E5%BC%80%E5%8F%91%E5%AD%A6%E4%B9%A0/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">Copyright Notice: </span><span class="post-copyright-info">All articles in this blog are licensed under <a target="_blank" rel="noopener" href="https://creativecommons.org/licenses/by-nc-sa/4.0/">CC BY-NC-SA 4.0</a> unless stating additionally.</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a></div><div class="post_share"><div class="social-share" data-image="https://images.pexels.com/photos/1509534/pexels-photo-1509534.jpeg?auto=compress&amp;cs=tinysrgb&amp;w=1260&amp;h=750&amp;dpr=1" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><div class="post-reward"><div class="reward-button"><i class="fas fa-qrcode"></i> Donate</div><div class="reward-main"><ul class="reward-all"><li class="reward-item"><a href="/img/wechat.jpg" target="_blank"><img class="post-qr-code-img" src="/img/wechat.jpg" alt="wechat"/></a><div class="post-qr-code-desc">wechat</div></li></ul></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2023/09/28/2023-9-28-macos%E5%B0%8F%E6%8A%80%E5%B7%A7/"><img class="prev-cover" src="https://images.pexels.com/photos/1903702/pexels-photo-1903702.jpeg?auto=compress&amp;cs=tinysrgb&amp;w=1260&amp;h=750&amp;dpr=1" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">Previous Post</div><div class="prev_info">macos小技巧</div></div></a></div><div class="next-post pull-right"><a href="/2023/09/09/2023-9-9-Matlab-wireless-communication-foundation/"><img class="next-cover" src="https://images.pexels.com/photos/1509534/pexels-photo-1509534.jpeg?auto=compress&amp;cs=tinysrgb&amp;w=1260&amp;h=750&amp;dpr=1" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">Next Post</div><div class="next_info">Matlab wireless communication foundation</div></div></a></div></nav><hr/><div id="post-comment"><div class="comment-head"><div class="comment-headline"><i class="fas fa-comments fa-fw"></i><span> Comment</span></div></div><div class="comment-wrap"><div><div class="vcomment" id="vcomment"></div></div></div></div></div><div class="aside-content" id="aside-content"><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>Catalog</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#Getting-started"><span class="toc-number">1.</span> <span class="toc-text">Getting started</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Zero"><span class="toc-number">1.1.</span> <span class="toc-text">Zero</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#verilog-Language"><span class="toc-number">2.</span> <span class="toc-text">verilog Language</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#simple-wire"><span class="toc-number">2.1.</span> <span class="toc-text">simple wire</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#wire-4"><span class="toc-number">2.2.</span> <span class="toc-text">wire 4</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Not-gate"><span class="toc-number">2.3.</span> <span class="toc-text">Not gate</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Andgate"><span class="toc-number">2.4.</span> <span class="toc-text">Andgate</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Norgate"><span class="toc-number">2.5.</span> <span class="toc-text">Norgate</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Xnorgate"><span class="toc-number">2.6.</span> <span class="toc-text">Xnorgate</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Declaring-wires"><span class="toc-number">3.</span> <span class="toc-text">Declaring wires</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#7458-chip"><span class="toc-number">4.</span> <span class="toc-text">7458 chip</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Vector0-%E5%85%B6%E5%AE%9E%E5%B0%B1%E6%98%AF%E6%95%B0%E7%BB%84%EF%BC%8C%E5%B0%86%E5%A4%9A%E4%B8%AA%E7%BA%BF%E5%90%88%E5%B9%B6%E6%88%90%E4%B8%80%E4%B8%AA%E6%95%B0%E7%BB%84"><span class="toc-number">5.</span> <span class="toc-text">Vector0(其实就是数组，将多个线合并成一个数组)</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Vector1"><span class="toc-number">6.</span> <span class="toc-text">Vector1</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Declaring-Vectors"><span class="toc-number">6.1.</span> <span class="toc-text">Declaring Vectors</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#Implicit-nets"><span class="toc-number">6.1.1.</span> <span class="toc-text">Implicit nets</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Unpacked-vs-Packed-Arrays"><span class="toc-number">6.1.2.</span> <span class="toc-text">Unpacked vs. Packed Arrays</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Accessing-Vector-Elements-Part-Select"><span class="toc-number">6.2.</span> <span class="toc-text">Accessing Vector Elements: Part-Select</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#A-Bit-of-Practice"><span class="toc-number">6.3.</span> <span class="toc-text">A Bit of Practice</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Vector2"><span class="toc-number">7.</span> <span class="toc-text">Vector2</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Vectorgates"><span class="toc-number">8.</span> <span class="toc-text">Vectorgates</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Bitwise-vs-Logical-Operators"><span class="toc-number">8.1.</span> <span class="toc-text">Bitwise vs. Logical Operators</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Gates4"><span class="toc-number">9.</span> <span class="toc-text">Gates4</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Vector3"><span class="toc-number">10.</span> <span class="toc-text">Vector3</span></a></li></ol></div></div></div></div></main><footer id="footer" style="background-image: url('https://images.pexels.com/photos/1509534/pexels-photo-1509534.jpeg?auto=compress&amp;cs=tinysrgb&amp;w=1260&amp;h=750&amp;dpr=1')"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2023 By Spencer</div><div class="framework-info"><span>Framework </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>Theme </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="Read Mode"><i class="fas fa-book-open"></i></button><button id="translateLink" type="button" title="Switch Between Traditional Chinese And Simplified Chinese">繁</button><button id="darkmode" type="button" title="Switch Between Light And Dark Mode"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="Toggle between single-column and double-column"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="Setting"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="Table Of Contents"><i class="fas fa-list-ul"></i></button><button id="chat_btn" type="button" title="Chat"><i class="fas fa-sms"></i></button><a id="to_comment" href="#post-comment" title="Scroll To Comments"><i class="fas fa-comments"></i></a><button id="go-up" type="button" title="Back To Top"><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="/js/tw_cn.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.min.js"></script><script src="https://cdn.jsdelivr.net/npm/instant.page/instantpage.min.js" type="module"></script><div class="js-pjax"><script>if (!window.MathJax) {
  window.MathJax = {
    tex: {
      inlineMath: [ ['$','$'], ["\\(","\\)"]],
      tags: 'ams'
    },
    chtml: {
      scale: 1.1
    },
    options: {
      renderActions: {
        findScript: [10, doc => {
          for (const node of document.querySelectorAll('script[type^="math/tex"]')) {
            const display = !!node.type.match(/; *mode=display/)
            const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display)
            const text = document.createTextNode('')
            node.parentNode.replaceChild(text, node)
            math.start = {node: text, delim: '', n: 0}
            math.end = {node: text, delim: '', n: 0}
            doc.math.push(math)
          }
        }, ''],
        insertScript: [200, () => {
          document.querySelectorAll('mjx-container').forEach(node => {
            if (node.hasAttribute('display')) {
              btf.wrap(node, 'div', { class: 'mathjax-overflow' })
            } else {
              btf.wrap(node, 'span', { class: 'mathjax-overflow' })
            }
          });
        }, '', false]
      }
    }
  }
  
  const script = document.createElement('script')
  script.src = 'https://cdn.jsdelivr.net/npm/mathjax/es5/tex-mml-chtml.min.js'
  script.id = 'MathJax-script'
  script.async = true
  document.head.appendChild(script)
} else {
  MathJax.startup.document.state(0)
  MathJax.texReset()
  MathJax.typeset()
}</script><script>function loadValine () {
  function initValine () {
    const valine = new Valine(Object.assign({
      el: '#vcomment',
      appId: 'mSxoclNsLL8NLtvo34kDJbBy-MdYXbMMI',
      appKey: 'tLnjWwSLTZNRpGzOL7BMgXfN',
      avatar: 'monsterid',
      serverURLs: '',
      emojiMaps: "",
      path: window.location.pathname,
      visitor: false
    }, null))
  }

  if (typeof Valine === 'function') initValine() 
  else getScript('https://cdn.jsdelivr.net/npm/valine/dist/Valine.min.js').then(initValine)
}

if ('Valine' === 'Valine' || !true) {
  if (true) btf.loadComment(document.getElementById('vcomment'),loadValine)
  else setTimeout(loadValine, 0)
} else {
  function loadOtherComment () {
    loadValine()
  }
}</script></div><a href="https://beian.miit.gov.cn/" target="_blank" class="is-center">冀ICP备2021024675号-1</a><canvas class="fireworks" mobile="false"></canvas><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/fireworks.min.js"></script><script defer="defer" id="ribbon" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-ribbon.min.js" size="150" alpha="0.6" zIndex="-1" mobile="false" data-click="false"></script><script defer="defer" id="fluttering_ribbon" mobile="false" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-fluttering-ribbon.min.js"></script><script id="canvas_nest" defer="defer" color="0,0,255" opacity="0.7" zIndex="-1" count="99" mobile="false" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-nest.min.js"></script><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/activate-power-mode.min.js"></script><script>POWERMODE.colorful = true;
POWERMODE.shake = true;
POWERMODE.mobile = false;
document.body.addEventListener('input', POWERMODE);
</script><script id="click-show-text" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/click-show-text.min.js" data-mobile="false" data-text="I,LOVE,YOU" data-fontsize="15px" data-random="true" async="async"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>