Adapteva. 2014. Parallella Computer Specifications. Retrieved October 27, 2014, from http://www.parallella.org/board/.
Benny Akesson , Kees Goossens , Markus Ringhofer, Predator: a predictable SDRAM memory controller, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289816.1289877]
James H. Anderson , John M. Calandrino , UmaMaheswari C. Devi, Real-Time Scheduling on Multicore Platforms, Proceedings of the 12th IEEE Real-Time and Embedded Technology and Applications Symposium, p.179-190, April 04-07, 2006[doi>10.1109/RTAS.2006.35]
ARM. 2014. ARM11 MPCore Processor. Retrieved October 27, 2014, from http://www.arm.com/products/processors/classic/arm11/arm11-mpcore.php.
Jörg Liebeherr , Almut Burchard , Yingfeng Oh , Sang H. Son, New Strategies for Assigning Real-Time Tasks to Multiprocessor Systems, IEEE Transactions on Computers, v.44 n.12, p.1429-1442, December 1995[doi>10.1109/12.477248]
J. V. Busquets-Mataix , J. J. Serrano , R. Ors , P. Gil , A. Wellings, Adding instruction cache effect to schedulability analysis of preemptive real-time systems, Proceedings of the 2nd IEEE Real-Time Technology and Applications Symposium (RTAS '96), p.204, June 10-12, 1996
J. V. Busquets-Matraix. 1997. Hybrid instruction cache partitioning for preemptive real-time systems. In Proceedings of the 9th EuroMicro Workshop on Real-Time Systems. 56--63.
John M. Calandrino , James H. Anderson, Cache-Aware Real-Time Scheduling on Multicore Platforms: Heuristics and a Case Study, Proceedings of the 2008 Euromicro Conference on Real-Time Systems, p.299-308, July 02-04, 2008[doi>10.1109/ECRTS.2008.10]
G. J. Chaitin, Register allocation & spilling via graph coloring, ACM SIGPLAN Notices, v.17 n.6, p.98-101, June 1982[doi>10.1145/872726.806984]
Sudipta Chattopadhyay , Abhik Roychoudhury , Tulika Mitra, Modeling shared cache and bus in multi-cores for timing analysis, Proceedings of the 13th International Workshop on Software & Compilers for Embedded Systems, June 28-29, 2010, St. Goar, Germany[doi>10.1145/1811212.1811220]
David Choffnes , Mark Astley , Michael J. Ward, Migration policies for multi-core fair-share scheduling, ACM SIGOPS Operating Systems Review, v.42 n.1, January 2008[doi>10.1145/1341312.1341328]
B. D. de Dinechin, P. G. de Massas, G. Lager, C. Leger, B. Orgogozo, J. Reybert, and T. Strudel. 2013. A distributed run-time environment for the Kalray MPPAÂ-256 integrated manycore processor. Procedia Computer Science 18, 1654--1663.
Robert P. Dick , David L. Rhodes , Wayne Wolf, TGFF: task graphs for free, Proceedings of the 6th international workshop on Hardware/software codesign, p.97-101, March 15-18, 1998, Seattle, Washington, USA
Noel Eisley , Li-Shiuan Peh , Li Shang, Leveraging on-chip networks for data cache migration in chip multiprocessors, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454144]
Jakob Engblom, Analysis of the Execution Time Unpredictability caused by Dynamic Branch Prediction, Proceedings of the The 9th IEEE Real-Time and Embedded Technology and Applications Symposium, p.152, May 27-30, 2003
Freescale. 2008. P4080 Multicore Processor. Retrieved October 27, 2014, from http://cache.freescale.com/files/netcomm/doc/fact_sheet/QorIQ_P4080.pdf.
Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979
Nan Guan , Martin Stigge , Wang Yi , Ge Yu, Cache-aware scheduling and analysis for multicores, Proceedings of the seventh ACM international conference on Embedded software, October 12-16, 2009, Grenoble, France[doi>10.1145/1629335.1629369]
Damien Hardy , Thomas Piquet , Isabelle Puaut, Using Bypass to Tighten WCET Estimates for Multi-Core Processors with Shared Instruction Caches, Proceedings of the 2009 30th IEEE Real-Time Systems Symposium, p.68-77, December 01-04, 2009[doi>10.1109/RTSS.2009.34]
Jorg Herter , Peter Backes , Florian Haupenthal , Jan Reineke, CAMA: A Predictable Cache-Aware Memory Allocator, Proceedings of the 2011 23rd Euromicro Conference on Real-Time Systems, p.23-32, July 05-08, 2011[doi>10.1109/ECRTS.2011.11]
J. Howard, S. Dighe, Y. Hoskote, S. Vangal, D. Finan, G. Ruhl, D. Jenkins, H. Wilson, N. Bork, G. Schrom, and others. 2010. A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS. In Solid-State Circuits Conference Digest of Technical Papers (ISSCC'10) IEEE International. IEEE, 108--109.
Tong Li , Dan Baumberger , David A. Koufaty , Scott Hahn, Efficient operating system scheduling for performance-asymmetric multi-core architectures, Proceedings of the 2007 ACM/IEEE conference on Supercomputing, November 10-16, 2007, Reno, Nevada[doi>10.1145/1362622.1362694]
T. Li, P. Brett, B. Hohlt, R. Knauerhase, S. D. McElderry, and S. Hahn. 2008. Operating system support for shared-ISA asymmetric multi-core architectures. In Proceedings of the Workshop on the Interaction between Operating Systems and Computer Architecture. 19--26.
Jochen Liedtke , Hermann Haertig , Michael Hohmuth, OS-Controlled Cache Predictability for Real-Time Systems, Proceedings of the 3rd IEEE Real-Time Technology and Applications Symposium (RTAS '97), p.213, June 09-11, 1997
Tiantian Liu , Minming Li , Chun Jason Xue, Minimizing WCET for Real-Time Embedded Systems via Static Instruction Cache Locking, Proceedings of the 2009 15th IEEE Symposium on Real-Time and Embedded Technology and Applications, p.35-44, April 13-16, 2009[doi>10.1109/RTAS.2009.11]
Tiantian Liu , Yingchao Zhao , Minming Li , Chun Jason Xue, Task Assignment with Cache Partitioning and Locking for WCET Minimization on MPSoC, Proceedings of the 2010 39th International Conference on Parallel Processing, p.573-582, September 13-16, 2010[doi>10.1109/ICPP.2010.65]
Marco Caccamo , Marco Cesati , Rodolfo Pellizzoni , Emiliano Betti , Roman Dudko , Renato Mancuso, Real-time cache management framework for multi-core architectures, Proceedings of the 2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS), p.45-54, April 09-11, 2013[doi>10.1109/RTAS.2013.6531078]
Frank Mueller, Compiler support for software-based cache partitioning, Proceedings of the ACM SIGPLAN 1995 workshop on Languages, compilers, & tools for real-time systems, p.125-133, November 1995, La Jolla, California, USA[doi>10.1145/216636.216677]
Jin Ouyang , Yuan Xie, LOFT: A High Performance Network-on-Chip Providing Quality-of-Service Support, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.409-420, December 04-08, 2010[doi>10.1109/MICRO.2010.21]
Marco Paolieri , Eduardo Quiñones , Francisco J. Cazorla , Guillem Bernat , Mateo Valero, Hardware support for WCET analysis of hard real-time multicore systems, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555764]
Marco Paolieri , Eduardo Quiñones , Francisco J. Cazorla , Robert I. Davis , Mateo Valero, IA^3: An Interference Aware Allocation Algorithm for Multicore Hard Real-Time Systems, Proceedings of the 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium, p.280-290, April 11-14, 2011[doi>10.1109/RTAS.2011.34]
Sascha Plazar , Jan C. Kleinsorge , Peter Marwedel , Heiko Falk, WCET-aware static locking of instruction caches, Proceedings of the Tenth International Symposium on Code Generation and Optimization, March 31-April 04, 2012, San Jose, California[doi>10.1145/2259016.2259023]
Isabelle Puaut, WCET-Centric Software-controlled Instruction Caches for Hard Real-Time Systems, Proceedings of the 18th Euromicro Conference on Real-Time Systems, p.217-226, July 05-07, 2006[doi>10.1109/ECRTS.2006.32]
Isabelle Puaut , David Decotigny, Low-Complexity Algorithms for Static Cache Locking in Multitasking Hard Real-Time Systems, Proceedings of the 23rd IEEE Real-Time Systems Symposium, p.114, December 03-05, 2002
Isabelle Puaut , Damien Hardy, Predictable Paging in Real-Time Systems: A Compiler Approach, Proceedings of the 19th Euromicro Conference on Real-Time Systems, p.169-178, July 04-06, 2007[doi>10.1109/ECRTS.2007.25]
Isabelle Puaut , Christophe Pais, Scratchpad memories vs locked caches in hard real-time systems: a quantitative comparison, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Harini Ramaprasad , Frank Mueller, Tightening the bounds on feasible preemptions, ACM Transactions on Embedded Computing Systems (TECS), v.10 n.2, p.1-34, December 2010[doi>10.1145/1880050.1880063]
Abhik Sarkar , Frank Mueller , Harini Ramaprasad, Static task partitioning for locked caches in multi-core real-time systems, Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems, October 07-12, 2012, Tampere, Finland[doi>10.1145/2380403.2380434]
Vivy Suhendra , Tulika Mitra, Exploring locking & partitioning for predictable shared caches on multi-cores, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391545]
Tilera. 2009. Tilera Processor Family. Retrieved October 27, 2014, from http://www.tilera.com/.
Xavier Vera , Björn Lisper , Jingling Xue, Data Caches in Multitasking Hard Real-Time Systems, Proceedings of the 24th IEEE International Real-Time Systems Symposium, p.154, December 03-05, 2003
Xavier Vera , Björn Lisper , Jingling Xue, Data cache locking for tight timing calculations, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.1, p.1-38, December 2007[doi>10.1145/1324969.1324973]
Bryan C. Ward , Jonathan L. Herman , Christopher J. Kenna , James H. Anderson, Outstanding Paper Award: Making Shared Caches More Predictable on Multicore Platforms, Proceedings of the 2013 25th Euromicro Conference on Real-Time Systems, p.157-167, July 09-12, 2013[doi>10.1109/ECRTS.2013.26]
A. Wolfe. 1993. Software-based cache partitioning for real-time applications. In Proceedings of the Workshop on Responsive Computer Systems.
H. Yuny, R. Mancusoz, Z.-P. Wu, and R. Pellizzoni. 2014. PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms. In Proceedings of the IEEE Real-Time Embedded Technology and Applications Symposium.
