$date
	Wed Nov 08 13:56:35 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_fns $end
$var wire 4 ! state [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module F1 $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 4 $ state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
x#
0"
bx !
$end
#5
b0 !
b0 $
1#
#10
0#
#15
b1 !
b1 $
1"
#20
0"
#25
b10 !
b10 $
1"
#30
0"
#35
b11 !
b11 $
1"
#40
0"
#45
b100 !
b100 $
1"
#50
0"
#55
b101 !
b101 $
1"
#60
0"
#65
b110 !
b110 $
1"
#70
0"
#75
b0 !
b0 $
1"
#80
0"
#85
b1 !
b1 $
1"
