#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Wed Aug  9 18:56:03 2023
# Process ID: 23509
# Current directory: /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_debug_bridge_1_0_synth_1
# Command line: vivado -log design_1_debug_bridge_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_debug_bridge_1_0.tcl
# Log file: /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_debug_bridge_1_0_synth_1/design_1_debug_bridge_1_0.vds
# Journal file: /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_debug_bridge_1_0_synth_1/vivado.jou
# Running On: uftrig01, OS: Linux, CPU Frequency: 4415.616 MHz, CPU Physical cores: 6, Host memory: 33506 MB
#-----------------------------------------------------------
source design_1_debug_bridge_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/axis_jtag'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_debug_bridge_1_0
Command: synth_design -top design_1_debug_bridge_1_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23670
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3060.812 ; gain = 236.754 ; free physical = 20762 ; free virtual = 22821
Synthesis current peak Physical Memory [PSS] (MB): peak = 2456.694; parent = 2248.369; children = 208.325
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4084.617; parent = 3066.754; children = 1017.863
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_debug_bridge_1_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/synth/design_1_debug_bridge_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0412' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/bd_0/synth/bd_0412.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_0412_lut_buffer_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_debug_bridge_1_0_synth_1/.Xil/Vivado-23509-uftrig01/realtime/bd_0412_lut_buffer_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0412_lut_buffer_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_debug_bridge_1_0_synth_1/.Xil/Vivado-23509-uftrig01/realtime/bd_0412_lut_buffer_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_0412_xsdbm_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_debug_bridge_1_0_synth_1/.Xil/Vivado-23509-uftrig01/realtime/bd_0412_xsdbm_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0412_xsdbm_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_debug_bridge_1_0_synth_1/.Xil/Vivado-23509-uftrig01/realtime/bd_0412_xsdbm_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0412' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/bd_0/synth/bd_0412.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_debug_bridge_1_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/synth/design_1_debug_bridge_1_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3132.719 ; gain = 308.660 ; free physical = 20819 ; free virtual = 22879
Synthesis current peak Physical Memory [PSS] (MB): peak = 2456.694; parent = 2248.369; children = 208.325
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4150.586; parent = 3132.723; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3147.562 ; gain = 323.504 ; free physical = 20813 ; free virtual = 22872
Synthesis current peak Physical Memory [PSS] (MB): peak = 2456.694; parent = 2248.369; children = 208.325
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4165.430; parent = 3147.566; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3147.562 ; gain = 323.504 ; free physical = 20811 ; free virtual = 22870
Synthesis current peak Physical Memory [PSS] (MB): peak = 2456.694; parent = 2248.369; children = 208.325
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4165.430; parent = 3147.566; children = 1017.863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.562 ; gain = 0.000 ; free physical = 20803 ; free virtual = 22863
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/bd_0/ip/ip_0/bd_0412_xsdbm_0/bd_0412_xsdbm_0_in_context.xdc] for cell 'inst/xsdbm'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/bd_0/ip/ip_0/bd_0412_xsdbm_0/bd_0412_xsdbm_0_in_context.xdc] for cell 'inst/xsdbm'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/bd_0/ip/ip_1/bd_0412_lut_buffer_0/bd_0412_lut_buffer_0_in_context.xdc] for cell 'inst/lut_buffer'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/bd_0/ip/ip_1/bd_0412_lut_buffer_0/bd_0412_lut_buffer_0_in_context.xdc] for cell 'inst/lut_buffer'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/design_1_debug_bridge_1_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/design_1_debug_bridge_1_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_debug_bridge_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_debug_bridge_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3229.406 ; gain = 0.000 ; free physical = 20488 ; free virtual = 22550
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3229.406 ; gain = 0.000 ; free physical = 20488 ; free virtual = 22549
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3229.406 ; gain = 405.348 ; free physical = 19895 ; free virtual = 21966
Synthesis current peak Physical Memory [PSS] (MB): peak = 2456.694; parent = 2248.369; children = 208.325
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4215.258; parent = 3197.395; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3229.406 ; gain = 405.348 ; free physical = 19899 ; free virtual = 21961
Synthesis current peak Physical Memory [PSS] (MB): peak = 2456.694; parent = 2248.369; children = 208.325
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4215.258; parent = 3197.395; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xsdbm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/lut_buffer. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3229.406 ; gain = 405.348 ; free physical = 19899 ; free virtual = 21961
Synthesis current peak Physical Memory [PSS] (MB): peak = 2456.694; parent = 2248.369; children = 208.325
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4215.258; parent = 3197.395; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3229.406 ; gain = 405.348 ; free physical = 19890 ; free virtual = 21953
Synthesis current peak Physical Memory [PSS] (MB): peak = 2456.694; parent = 2248.369; children = 208.325
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4215.258; parent = 3197.395; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3229.406 ; gain = 405.348 ; free physical = 19651 ; free virtual = 21717
Synthesis current peak Physical Memory [PSS] (MB): peak = 2456.694; parent = 2248.369; children = 208.325
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4215.258; parent = 3197.395; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3681.922 ; gain = 857.863 ; free physical = 18838 ; free virtual = 20904
Synthesis current peak Physical Memory [PSS] (MB): peak = 2954.700; parent = 2770.935; children = 208.325
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4699.789; parent = 3681.926; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3681.922 ; gain = 857.863 ; free physical = 18838 ; free virtual = 20904
Synthesis current peak Physical Memory [PSS] (MB): peak = 2954.772; parent = 2771.016; children = 208.325
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4699.789; parent = 3681.926; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3700.953 ; gain = 876.895 ; free physical = 18835 ; free virtual = 20902
Synthesis current peak Physical Memory [PSS] (MB): peak = 2955.222; parent = 2771.465; children = 208.325
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4718.820; parent = 3700.957; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3706.891 ; gain = 882.832 ; free physical = 18880 ; free virtual = 20952
Synthesis current peak Physical Memory [PSS] (MB): peak = 2955.222; parent = 2771.465; children = 208.325
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4724.758; parent = 3706.895; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3706.891 ; gain = 882.832 ; free physical = 18880 ; free virtual = 20952
Synthesis current peak Physical Memory [PSS] (MB): peak = 2955.222; parent = 2771.465; children = 208.325
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4724.758; parent = 3706.895; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3706.891 ; gain = 882.832 ; free physical = 18880 ; free virtual = 20952
Synthesis current peak Physical Memory [PSS] (MB): peak = 2955.222; parent = 2771.465; children = 208.325
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4724.758; parent = 3706.895; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3706.891 ; gain = 882.832 ; free physical = 18880 ; free virtual = 20951
Synthesis current peak Physical Memory [PSS] (MB): peak = 2955.222; parent = 2771.465; children = 208.325
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4724.758; parent = 3706.895; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3706.891 ; gain = 882.832 ; free physical = 18881 ; free virtual = 20953
Synthesis current peak Physical Memory [PSS] (MB): peak = 2955.222; parent = 2771.465; children = 208.325
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4724.758; parent = 3706.895; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3706.891 ; gain = 882.832 ; free physical = 18873 ; free virtual = 20944
Synthesis current peak Physical Memory [PSS] (MB): peak = 2955.222; parent = 2771.465; children = 208.325
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4724.758; parent = 3706.895; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |bd_0412_lut_buffer_0 |         1|
|2     |bd_0412_xsdbm_0      |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |bd_0412_lut_buffer |     1|
|2     |bd_0412_xsdbm      |     1|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3706.891 ; gain = 882.832 ; free physical = 18872 ; free virtual = 20943
Synthesis current peak Physical Memory [PSS] (MB): peak = 2955.222; parent = 2771.465; children = 208.325
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4724.758; parent = 3706.895; children = 1017.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3706.891 ; gain = 800.988 ; free physical = 18905 ; free virtual = 20976
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3706.898 ; gain = 882.832 ; free physical = 18902 ; free virtual = 20973
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3706.898 ; gain = 0.000 ; free physical = 18895 ; free virtual = 20966
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3740.578 ; gain = 0.000 ; free physical = 18919 ; free virtual = 20990
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a4a0f0da
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 3740.578 ; gain = 1833.832 ; free physical = 19118 ; free virtual = 21189
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_debug_bridge_1_0_synth_1/design_1_debug_bridge_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_debug_bridge_1_0, cache-ID = 4707cabe365ca82d
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_debug_bridge_1_0_synth_1/design_1_debug_bridge_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_debug_bridge_1_0_utilization_synth.rpt -pb design_1_debug_bridge_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug  9 18:56:46 2023...
