// Seed: 939918791
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  id_4(
      .id_0(id_1)
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output tri0  id_1,
    input  wand  id_2
);
  parameter id_4 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  always $display(1 && 1, ~1);
  wire id_5;
  genvar id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    .id_7(id_6)
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = id_7;
  assign id_4.id_2 = 1;
  tri id_8, id_9;
  assign id_3 = id_8;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_6,
      id_10
  );
  assign id_3 = 1;
  assign id_7[1] = id_9;
  logic [7:0] id_11, id_12 = id_7;
endmodule
