<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/stm32f0/include/stm32f072xb.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_39c525f3d75e055335067da9f293f72c.html">stm32f0</a></li><li class="navelem"><a class="el" href="dir_90141778ccd6d1158eaa13c04e4652d9.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">stm32f072xb.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>CMSIS Cortex-M0 Device Peripheral Access Layer Header File. This file contains all the peripheral register's definitions, bits definitions and memory mapping for STM32F0xx devices.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>&quot;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
</div>
<p><a href="stm32f072xb_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog to Digital Converter.  <a href="struct_a_d_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network TxMailBox.  <a href="struct_c_a_n___tx_mail_box___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network FIFOMailBox.  <a href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network FilterRegister.  <a href="struct_c_a_n___filter_register___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type_def.html">CAN_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network.  <a href="struct_c_a_n___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_e_c___type_def.html">CEC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">HDMI-CEC.  <a href="struct_c_e_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator.  <a href="struct_c_o_m_p___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_o_m_p___common___type_def.html">COMP_Common_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_o_m_p1__2___type_def.html">COMP1_2_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator.  <a href="struct_c_o_m_p1__2___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC calculation unit.  <a href="struct_c_r_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_s___type_def.html">CRS_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Recovery System.  <a href="struct_c_r_s___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital to Analog Converter.  <a href="struct_d_a_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug MCU.  <a href="struct_d_b_g_m_c_u___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Controller.  <a href="struct_d_m_a___channel___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt/Event Controller.  <a href="struct_e_x_t_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH Registers.  <a href="struct_f_l_a_s_h___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_o_b___type_def.html">OB_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Option Bytes Registers.  <a href="struct_o_b___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose I/O.  <a href="struct_g_p_i_o___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTem Configuration.  <a href="struct_s_y_s_c_f_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-integrated Circuit Interface.  <a href="struct_i2_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent WATCHDOG.  <a href="struct_i_w_d_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Control.  <a href="struct_p_w_r___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset and Clock Control.  <a href="struct_r_c_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Real-Time Clock.  <a href="struct_r_t_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Peripheral Interface.  <a href="struct_s_p_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM.  <a href="struct_t_i_m___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_s_c___type_def.html">TSC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Touch Sensing Controller (TSC)  <a href="struct_t_s_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Synchronous Asynchronous Receiver Transmitter.  <a href="struct_u_s_a_r_t___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___type_def.html">USB_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Serial Bus Full Speed Device.  <a href="struct_u_s_b___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window WATCHDOG.  <a href="struct_w_w_d_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga905517438930a3f13cbc632e52990534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#ga905517438930a3f13cbc632e52990534">__CM0_REV</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga905517438930a3f13cbc632e52990534"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration of the Cortex-M0 Processor and Core Peripherals.  <a href="group___configuration__section__for___c_m_s_i_s.html#ga905517438930a3f13cbc632e52990534">More...</a><br /></td></tr>
<tr class="separator:ga905517438930a3f13cbc632e52990534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4127d1b31aaf336fab3d7329d117f448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">__MPU_PRESENT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4127d1b31aaf336fab3d7329d117f448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3fe3587d5100c787e02102ce3944460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gae3fe3587d5100c787e02102ce3944460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58771b4ec03f9bdddc84770f7c95c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">__Vendor_SysTickConfig</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab58771b4ec03f9bdddc84770f7c95c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443a2786535d83e32dfdc2b29e379332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga443a2786535d83e32dfdc2b29e379332">FLASH_BANK1_END</a>&#160;&#160;&#160;((uint32_t)0x0801FFFFU)</td></tr>
<tr class="separator:ga443a2786535d83e32dfdc2b29e379332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9171f49478fa86d932f89e78e73b88b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga9171f49478fa86d932f89e78e73b88b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85f31889eb6a3f651b563bbc7131f91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a></td></tr>
<tr class="separator:gac85f31889eb6a3f651b563bbc7131f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92eb5d49730765d2abd0f5b09548f9f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00020000)</td></tr>
<tr class="separator:ga92eb5d49730765d2abd0f5b09548f9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeedaa71d22a1948492365e2cd26cfd46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x08000000)</td></tr>
<tr class="separator:gaeedaa71d22a1948492365e2cd26cfd46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00000000)</td></tr>
<tr class="separator:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c34a518f87e1e505cd2332e989564a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00000400)</td></tr>
<tr class="separator:gaf0c34a518f87e1e505cd2332e989564a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8268ec947929f192559f28c6bf7d1eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00001000)</td></tr>
<tr class="separator:ga8268ec947929f192559f28c6bf7d1eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebf54364c6a2be6eb19ded6b18b6387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387">TIM7_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00001400)</td></tr>
<tr class="separator:ga0ebf54364c6a2be6eb19ded6b18b6387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga862855347d6e1d92730dfe17ee8e90b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga862855347d6e1d92730dfe17ee8e90b8">TIM14_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00002000)</td></tr>
<tr class="separator:ga862855347d6e1d92730dfe17ee8e90b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4265e665d56225412e57a61d87417022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00002800)</td></tr>
<tr class="separator:ga4265e665d56225412e57a61d87417022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00002C00)</td></tr>
<tr class="separator:ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8543ee4997296af5536b007cd4748f55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00003000)</td></tr>
<tr class="separator:ga8543ee4997296af5536b007cd4748f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e357b4c25106ed375fb1affab6bb86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00003800)</td></tr>
<tr class="separator:gac3e357b4c25106ed375fb1affab6bb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade83162a04bca0b15b39018a8e8ec090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00004400)</td></tr>
<tr class="separator:gade83162a04bca0b15b39018a8e8ec090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe0d6539ac0026d598274ee7f45b0251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gabe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00004800)</td></tr>
<tr class="separator:gabe0d6539ac0026d598274ee7f45b0251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa384bb1e7d610a806f7c1f1dbc72ac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gafa384bb1e7d610a806f7c1f1dbc72ac5">USART4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00004C00)</td></tr>
<tr class="separator:gafa384bb1e7d610a806f7c1f1dbc72ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00005400)</td></tr>
<tr class="separator:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04bda70f25c795fb79f163b633ad4a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00005800)</td></tr>
<tr class="separator:ga04bda70f25c795fb79f163b633ad4a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6c4cbed4ddbb3ecd77de93fab2a2e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00005C00)</td></tr>
<tr class="separator:gaa6c4cbed4ddbb3ecd77de93fab2a2e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf992dfdd5707568c5cb5506e2347e808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaf992dfdd5707568c5cb5506e2347e808">USB_PMAADDR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00006000)</td></tr>
<tr class="separator:gaf992dfdd5707568c5cb5506e2347e808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbe030cda8eb3031d55a759612a9042d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gacbe030cda8eb3031d55a759612a9042d">CAN_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00006400)</td></tr>
<tr class="separator:gacbe030cda8eb3031d55a759612a9042d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53cd25310ec0663a7395042bd860fedc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga53cd25310ec0663a7395042bd860fedc">CRS_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00006C00)</td></tr>
<tr class="separator:ga53cd25310ec0663a7395042bd860fedc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac691ec23dace8b7a649a25acb110217a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00007000)</td></tr>
<tr class="separator:gac691ec23dace8b7a649a25acb110217a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad18d0b914c7f68cecbee1a2d23a67d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00007400)</td></tr>
<tr class="separator:gad18d0b914c7f68cecbee1a2d23a67d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb77bc44b3f8c87ab98f241e760e440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaacb77bc44b3f8c87ab98f241e760e440">CEC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00007800)</td></tr>
<tr class="separator:gaacb77bc44b3f8c87ab98f241e760e440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00010000)</td></tr>
<tr class="separator:ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f5d2999c6918e385d7a526c4f6b1d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaa9f5d2999c6918e385d7a526c4f6b1d3">COMP_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x0001001C)</td></tr>
<tr class="separator:gaa9f5d2999c6918e385d7a526c4f6b1d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87371508b3bcdcd98cd1ec629be29061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00010400)</td></tr>
<tr class="separator:ga87371508b3bcdcd98cd1ec629be29061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695c9a2f892363a1c942405c8d351b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00012400)</td></tr>
<tr class="separator:ga695c9a2f892363a1c942405c8d351b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad06cb9e5985bd216a376f26f22303cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00012708)</td></tr>
<tr class="separator:gad06cb9e5985bd216a376f26f22303cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8aa324ca5011b8173ab16585ed7324a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00012C00)</td></tr>
<tr class="separator:gaf8aa324ca5011b8173ab16585ed7324a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00013000)</td></tr>
<tr class="separator:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86162ab3f740db9026c1320d46938b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00013800)</td></tr>
<tr class="separator:ga86162ab3f740db9026c1320d46938b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab42ce1846930569d742d339b554078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga7ab42ce1846930569d742d339b554078">TIM15_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00014000)</td></tr>
<tr class="separator:ga7ab42ce1846930569d742d339b554078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c97093a531d763b0794c3e6d09e1bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga16c97093a531d763b0794c3e6d09e1bf">TIM16_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00014400)</td></tr>
<tr class="separator:ga16c97093a531d763b0794c3e6d09e1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffbedbe30e8c4cffdea326d6c1800574"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaffbedbe30e8c4cffdea326d6c1800574">TIM17_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00014800)</td></tr>
<tr class="separator:gaffbedbe30e8c4cffdea326d6c1800574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00015800)</td></tr>
<tr class="separator:ga4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00000000)</td></tr>
<tr class="separator:gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888dbc1608243badeb3554ffedc7364c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">DMA1_Channel1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x00000008)</td></tr>
<tr class="separator:ga888dbc1608243badeb3554ffedc7364c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a70090eef3687e83fa6ac0c6d22267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">DMA1_Channel2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0000001C)</td></tr>
<tr class="separator:ga38a70090eef3687e83fa6ac0c6d22267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70b3d9f36ca9ce95b4e421c11154fe5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">DMA1_Channel3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x00000030)</td></tr>
<tr class="separator:ga70b3d9f36ca9ce95b4e421c11154fe5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adc93cd0baf0897202c71110e045692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">DMA1_Channel4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x00000044)</td></tr>
<tr class="separator:ga1adc93cd0baf0897202c71110e045692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac041a71cd6c1973964f847a68aa14478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">DMA1_Channel5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x00000058)</td></tr>
<tr class="separator:gac041a71cd6c1973964f847a68aa14478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896c2c7585dd8bc3969cf8561f689d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga896c2c7585dd8bc3969cf8561f689d2d">DMA1_Channel6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0000006C)</td></tr>
<tr class="separator:ga896c2c7585dd8bc3969cf8561f689d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee0d1f77d0db1db533016a09351166c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaeee0d1f77d0db1db533016a09351166c">DMA1_Channel7_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x00000080)</td></tr>
<tr class="separator:gaeee0d1f77d0db1db533016a09351166c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e681b03f364532055d88f63fec0d99d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00001000)</td></tr>
<tr class="separator:ga0e681b03f364532055d88f63fec0d99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e21f4845015730c5731763169ec0e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00002000)</td></tr>
<tr class="separator:ga8e21f4845015730c5731763169ec0e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b5fb155f9ee15dfb6d757da1adc926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">OB_BASE</a>&#160;&#160;&#160;((uint32_t)0x1FFFF800U)</td></tr>
<tr class="separator:gab5b5fb155f9ee15dfb6d757da1adc926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga776d985f2d4d40b588ef6ca9d573af78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78">FLASHSIZE_BASE</a>&#160;&#160;&#160;((uint32_t)0x1FFFF7CCU)</td></tr>
<tr class="separator:ga776d985f2d4d40b588ef6ca9d573af78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664eda42b83c919b153b07b23348be67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">UID_BASE</a>&#160;&#160;&#160;((uint32_t)0x1FFFF7ACU)</td></tr>
<tr class="separator:ga664eda42b83c919b153b07b23348be67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656a447589e785594cbf2f45c835ad7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00003000)</td></tr>
<tr class="separator:ga656a447589e785594cbf2f45c835ad7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bba7a31caeacaacd433abb71781e0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga2bba7a31caeacaacd433abb71781e0af">TSC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00004000)</td></tr>
<tr class="separator:ga2bba7a31caeacaacd433abb71781e0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x00000000)</td></tr>
<tr class="separator:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac944a89eb789000ece920c0f89cb6a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x00000400)</td></tr>
<tr class="separator:gac944a89eb789000ece920c0f89cb6a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f267dc35338eef219544c51f1e6b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x00000800)</td></tr>
<tr class="separator:ga26f267dc35338eef219544c51f1e6b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a93ab27129f04064089616910c296ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x00000C00)</td></tr>
<tr class="separator:ga1a93ab27129f04064089616910c296ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab487b1983d936c4fee3e9e88b95aad9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x00001000)</td></tr>
<tr class="separator:gab487b1983d936c4fee3e9e88b95aad9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9a3f4223a1a784af464a114978d26e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x00001400)</td></tr>
<tr class="separator:ga7f9a3f4223a1a784af464a114978d26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfac9f2e43673f790f8668d48b4b92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a>)</td></tr>
<tr class="separator:ga3cfac9f2e43673f790f8668d48b4b92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ee4c391385607d7af432b63905fcc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</a>)</td></tr>
<tr class="separator:ga61ee4c391385607d7af432b63905fcc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b4ed55f9201b498b38c962cca97314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314">TIM6</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</a>)</td></tr>
<tr class="separator:gac7b4ed55f9201b498b38c962cca97314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49267c49946fd61db6af8b49bcf16394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394">TIM7</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387">TIM7_BASE</a>)</td></tr>
<tr class="separator:ga49267c49946fd61db6af8b49bcf16394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd30f46fad69dd73e1d8941a43daffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga2dd30f46fad69dd73e1d8941a43daffe">TIM14</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga862855347d6e1d92730dfe17ee8e90b8">TIM14_BASE</a>)</td></tr>
<tr class="separator:ga2dd30f46fad69dd73e1d8941a43daffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5359a088f5d8b20ce74d920e46059304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>&#160;&#160;&#160;((<a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>)</td></tr>
<tr class="separator:ga5359a088f5d8b20ce74d920e46059304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9821fd01757986612ddb8982e2fe27f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1">WWDG</a>&#160;&#160;&#160;((<a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>)</td></tr>
<tr class="separator:ga9821fd01757986612ddb8982e2fe27f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7">IWDG</a>&#160;&#160;&#160;((<a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>)</td></tr>
<tr class="separator:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf114a9eab03ca08a6fb720e511595930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930">USART2</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td></tr>
<tr class="separator:gaf114a9eab03ca08a6fb720e511595930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2350115553c1fe0a7bc14e6a7ec6a225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga2350115553c1fe0a7bc14e6a7ec6a225">USART3</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gabe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td></tr>
<tr class="separator:ga2350115553c1fe0a7bc14e6a7ec6a225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga994759b8667e101cc1346d67833d980c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga994759b8667e101cc1346d67833d980c">USART4</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gafa384bb1e7d610a806f7c1f1dbc72ac5">USART4_BASE</a>)</td></tr>
<tr class="separator:ga994759b8667e101cc1346d67833d980c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>)</td></tr>
<tr class="separator:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gafa60ac20c1921ef1002083bb3e1f5d16">I2C2</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>)</td></tr>
<tr class="separator:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga427a40e102258055c72607bf7b604549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga427a40e102258055c72607bf7b604549">CAN</a>&#160;&#160;&#160;((<a class="el" href="struct_c_a_n___type_def.html">CAN_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gacbe030cda8eb3031d55a759612a9042d">CAN_BASE</a>)</td></tr>
<tr class="separator:ga427a40e102258055c72607bf7b604549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad151b2f8dbc243ac0ce1fad0c4306328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad151b2f8dbc243ac0ce1fad0c4306328">CRS</a>&#160;&#160;&#160;((<a class="el" href="struct_c_r_s___type_def.html">CRS_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga53cd25310ec0663a7395042bd860fedc">CRS_BASE</a>)</td></tr>
<tr class="separator:gad151b2f8dbc243ac0ce1fad0c4306328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04651c526497822a859942b928e57f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>&#160;&#160;&#160;((<a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a>)</td></tr>
<tr class="separator:ga04651c526497822a859942b928e57f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa2a4ab86ce00c23035e5cee2e7fc7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">DAC</a>&#160;&#160;&#160;((<a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>) /* Kept for legacy purpose */</td></tr>
<tr class="separator:ga4aa2a4ab86ce00c23035e5cee2e7fc7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d03f4d873d59ff8bc76b6c9b576f3e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga7d03f4d873d59ff8bc76b6c9b576f3e3">CEC</a>&#160;&#160;&#160;((<a class="el" href="struct_c_e_c___type_def.html">CEC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaacb77bc44b3f8c87ab98f241e760e440">CEC_BASE</a>)</td></tr>
<tr class="separator:ga7d03f4d873d59ff8bc76b6c9b576f3e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c833fe1c486cb62250ccbca32899cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8">SYSCFG</a>&#160;&#160;&#160;((<a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>)</td></tr>
<tr class="separator:ga3c833fe1c486cb62250ccbca32899cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5713f83009027d48805b049d55bb01b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa9f5d2999c6918e385d7a526c4f6b1d3">COMP_BASE</a>)</td></tr>
<tr class="separator:gaf5713f83009027d48805b049d55bb01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6985fa7e9bb3c2edf15b29b7af210a2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga6985fa7e9bb3c2edf15b29b7af210a2b">COMP2</a>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) (<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa9f5d2999c6918e385d7a526c4f6b1d3">COMP_BASE</a> + 0x00000002))</td></tr>
<tr class="separator:ga6985fa7e9bb3c2edf15b29b7af210a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c0dbc759386dc94597d1ab7b798e75f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga7c0dbc759386dc94597d1ab7b798e75f">COMP12_COMMON</a>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___common___type_def.html">COMP_Common_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa9f5d2999c6918e385d7a526c4f6b1d3">COMP_BASE</a>)</td></tr>
<tr class="separator:ga7c0dbc759386dc94597d1ab7b798e75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076912543697dbe4c46b79e8e44ad2fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga076912543697dbe4c46b79e8e44ad2fb">COMP</a>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p1__2___type_def.html">COMP1_2_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa9f5d2999c6918e385d7a526c4f6b1d3">COMP_BASE</a>) /* Kept for legacy purpose */</td></tr>
<tr class="separator:ga076912543697dbe4c46b79e8e44ad2fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9189e770cd9b63dadd36683eb9843cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>&#160;&#160;&#160;((<a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>)</td></tr>
<tr class="separator:ga9189e770cd9b63dadd36683eb9843cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1919c64fc774aab31190346fd5457e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf1919c64fc774aab31190346fd5457e2">ADC1_COMMON</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>)</td></tr>
<tr class="separator:gaf1919c64fc774aab31190346fd5457e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d148b91f3d356713f7e367a2243bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>) /* Kept for legacy purpose */</td></tr>
<tr class="separator:ga54d148b91f3d356713f7e367a2243bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e87451fea8dc9380056d3cfc5ed81fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a>)</td></tr>
<tr class="separator:ga2e87451fea8dc9380056d3cfc5ed81fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad483be344a28ac800be8f03654a9612f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:gad483be344a28ac800be8f03654a9612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92871691058ff7ccffd7635930cb08da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td></tr>
<tr class="separator:ga92871691058ff7ccffd7635930cb08da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e4b442041d1c03a6af113fbe04a182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga87e4b442041d1c03a6af113fbe04a182">TIM15</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga7ab42ce1846930569d742d339b554078">TIM15_BASE</a>)</td></tr>
<tr class="separator:ga87e4b442041d1c03a6af113fbe04a182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73ec606e7dacf17e18c661e8ff8c7c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga73ec606e7dacf17e18c661e8ff8c7c8d">TIM16</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga16c97093a531d763b0794c3e6d09e1bf">TIM16_BASE</a>)</td></tr>
<tr class="separator:ga73ec606e7dacf17e18c661e8ff8c7c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65aea6c8b36439e44ad6cde0e6891aab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga65aea6c8b36439e44ad6cde0e6891aab">TIM17</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaffbedbe30e8c4cffdea326d6c1800574">TIM17_BASE</a>)</td></tr>
<tr class="separator:ga65aea6c8b36439e44ad6cde0e6891aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ec6d9ec2251fda7d4ce09748cd74b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4">DBGMCU</a>&#160;&#160;&#160;((<a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>)</td></tr>
<tr class="separator:ga92ec6d9ec2251fda7d4ce09748cd74b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>)</td></tr>
<tr class="separator:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac83c5be824be1c02716e2522e80ddf7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac83c5be824be1c02716e2522e80ddf7a">DMA1_Channel1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">DMA1_Channel1_BASE</a>)</td></tr>
<tr class="separator:gac83c5be824be1c02716e2522e80ddf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23d7631dd10c645e06971b2543ba2949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga23d7631dd10c645e06971b2543ba2949">DMA1_Channel2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">DMA1_Channel2_BASE</a>)</td></tr>
<tr class="separator:ga23d7631dd10c645e06971b2543ba2949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7b6093a37b306d7f1f50b2f200f0d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gacf7b6093a37b306d7f1f50b2f200f0d0">DMA1_Channel3</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">DMA1_Channel3_BASE</a>)</td></tr>
<tr class="separator:gacf7b6093a37b306d7f1f50b2f200f0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c42743316bf64da557130061b1f56a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad2c42743316bf64da557130061b1f56a">DMA1_Channel4</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">DMA1_Channel4_BASE</a>)</td></tr>
<tr class="separator:gad2c42743316bf64da557130061b1f56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06ff98ddef3c962795d2e2444004abff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga06ff98ddef3c962795d2e2444004abff">DMA1_Channel5</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">DMA1_Channel5_BASE</a>)</td></tr>
<tr class="separator:ga06ff98ddef3c962795d2e2444004abff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac013c4376e4797831b5ddd2a09519df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac013c4376e4797831b5ddd2a09519df8">DMA1_Channel6</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga896c2c7585dd8bc3969cf8561f689d2d">DMA1_Channel6_BASE</a>)</td></tr>
<tr class="separator:gac013c4376e4797831b5ddd2a09519df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9c23b3d1add93ed206b5c9afa5cda3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga4f9c23b3d1add93ed206b5c9afa5cda3">DMA1_Channel7</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaeee0d1f77d0db1db533016a09351166c">DMA1_Channel7_BASE</a>)</td></tr>
<tr class="separator:ga4f9c23b3d1add93ed206b5c9afa5cda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>&#160;&#160;&#160;((<a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>)</td></tr>
<tr class="separator:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d5f875cdc6d696735f20fa23a895c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3">OB</a>&#160;&#160;&#160;((<a class="el" href="struct_o_b___type_def.html">OB_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">OB_BASE</a>)</td></tr>
<tr class="separator:gad2d5f875cdc6d696735f20fa23a895c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74944438a086975793d26ae48d5882d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>&#160;&#160;&#160;((<a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>)</td></tr>
<tr class="separator:ga74944438a086975793d26ae48d5882d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a>&#160;&#160;&#160;((<a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>)</td></tr>
<tr class="separator:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42ba4ed22c45ffcf7f1c3ede1c761894"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga42ba4ed22c45ffcf7f1c3ede1c761894">TSC</a>&#160;&#160;&#160;((<a class="el" href="struct_t_s_c___type_def.html">TSC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga2bba7a31caeacaacd433abb71781e0af">TSC_BASE</a>)</td></tr>
<tr class="separator:ga42ba4ed22c45ffcf7f1c3ede1c761894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac485358099728ddae050db37924dd6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>)</td></tr>
<tr class="separator:gac485358099728ddae050db37924dd6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>)</td></tr>
<tr class="separator:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dca03332d620196ba943bc2346eaa08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>)</td></tr>
<tr class="separator:ga2dca03332d620196ba943bc2346eaa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>)</td></tr>
<tr class="separator:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>)</td></tr>
<tr class="separator:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c3022dede7c9db7a58d3c3409dbc8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</a>)</td></tr>
<tr class="separator:ga43c3022dede7c9db7a58d3c3409dbc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga779bf099075a999d1074357fccbd466b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga779bf099075a999d1074357fccbd466b">USB</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_b___type_def.html">USB_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a>)</td></tr>
<tr class="separator:ga779bf099075a999d1074357fccbd466b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03061413e75d68ec968e31b2ee83e668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03061413e75d68ec968e31b2ee83e668">ADC_CHANNEL_VBAT_SUPPORT</a></td></tr>
<tr class="separator:ga03061413e75d68ec968e31b2ee83e668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06cdc9a3bf111d8c50ecba178daa90d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06cdc9a3bf111d8c50ecba178daa90d8">ADC_ISR_ADRDY</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga06cdc9a3bf111d8c50ecba178daa90d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e8d87957a25e701a13575d635628d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e8d87957a25e701a13575d635628d11">ADC_ISR_EOSMP</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga0e8d87957a25e701a13575d635628d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga949681e78b978c1ccd680f11137a1550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">ADC_ISR_EOC</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga949681e78b978c1ccd680f11137a1550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56b6edb70e1c04c5e03a935d2c945f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56b6edb70e1c04c5e03a935d2c945f50">ADC_ISR_EOS</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga56b6edb70e1c04c5e03a935d2c945f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66f58970a53712eed20aaac04c6a6f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66f58970a53712eed20aaac04c6a6f61">ADC_ISR_OVR</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga66f58970a53712eed20aaac04c6a6f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a11e5b28a1002826ef26b0b272b239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a11e5b28a1002826ef26b0b272b239">ADC_ISR_AWD1</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga83a11e5b28a1002826ef26b0b272b239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e6b127a64fba5b26f7e118f2c1bc461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e6b127a64fba5b26f7e118f2c1bc461">ADC_ISR_AWD</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga83a11e5b28a1002826ef26b0b272b239">ADC_ISR_AWD1</a>)</td></tr>
<tr class="separator:ga7e6b127a64fba5b26f7e118f2c1bc461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2250856b1a5661a7e778b90ca52e92c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2250856b1a5661a7e778b90ca52e92c1">ADC_ISR_EOSEQ</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga56b6edb70e1c04c5e03a935d2c945f50">ADC_ISR_EOS</a>)</td></tr>
<tr class="separator:ga2250856b1a5661a7e778b90ca52e92c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d9fb25dbbbaa72791a52fedfecca7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55d9fb25dbbbaa72791a52fedfecca7b">ADC_IER_ADRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga55d9fb25dbbbaa72791a52fedfecca7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe38c621f1e8239fefbb8585911d2138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe38c621f1e8239fefbb8585911d2138">ADC_IER_EOSMPIE</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gafe38c621f1e8239fefbb8585911d2138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga367429f3a07068668ffefd84c7c60985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga367429f3a07068668ffefd84c7c60985">ADC_IER_EOCIE</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga367429f3a07068668ffefd84c7c60985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba8c4da5807ce6cea8b14be76f6243d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba8c4da5807ce6cea8b14be76f6243d">ADC_IER_EOSIE</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga5ba8c4da5807ce6cea8b14be76f6243d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga150e154d48f6069e324aa642ec30f107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga150e154d48f6069e324aa642ec30f107">ADC_IER_OVRIE</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga150e154d48f6069e324aa642ec30f107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e70aa6f498afb91d459327c314c8f69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e70aa6f498afb91d459327c314c8f69">ADC_IER_AWD1IE</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga2e70aa6f498afb91d459327c314c8f69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5e3e81e48728060a8815256bb7e555d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5e3e81e48728060a8815256bb7e555d">ADC_IER_AWDIE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e70aa6f498afb91d459327c314c8f69">ADC_IER_AWD1IE</a>)</td></tr>
<tr class="separator:gab5e3e81e48728060a8815256bb7e555d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35cb3b8d136e2f793e02ecf91f6fc05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa35cb3b8d136e2f793e02ecf91f6fc05">ADC_IER_EOSEQIE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba8c4da5807ce6cea8b14be76f6243d">ADC_IER_EOSIE</a>)</td></tr>
<tr class="separator:gaa35cb3b8d136e2f793e02ecf91f6fc05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26fe09dfd6969dd95591942e80cc3d2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga26fe09dfd6969dd95591942e80cc3d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99494f414a25f32a5f00ea39ea2150a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gad99494f414a25f32a5f00ea39ea2150a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25021284fb6bfad3e8448edc6ef81218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga25021284fb6bfad3e8448edc6ef81218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56c924ba75bdb8b75aa9130b75effbe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga56c924ba75bdb8b75aa9130b75effbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c66f671af3241a20d7dfa2a048b40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga87c66f671af3241a20d7dfa2a048b40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1466dacc8afdc2a11ed1d10720834c0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1466dacc8afdc2a11ed1d10720834c0f">ADC_CFGR1_DMAEN</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga1466dacc8afdc2a11ed1d10720834c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab698a32d964b2c094ba4d42931c21068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab698a32d964b2c094ba4d42931c21068">ADC_CFGR1_DMACFG</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gab698a32d964b2c094ba4d42931c21068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga138c4d67e5735326ffc922409f3fc8f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga138c4d67e5735326ffc922409f3fc8f4">ADC_CFGR1_SCANDIR</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga138c4d67e5735326ffc922409f3fc8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d5676c559f66561a86e6236ba803f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d5676c559f66561a86e6236ba803f98">ADC_CFGR1_RES</a>&#160;&#160;&#160;((uint32_t)0x00000018U)</td></tr>
<tr class="separator:ga9d5676c559f66561a86e6236ba803f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa09ba21ff2817d7633982748c7afe8ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa09ba21ff2817d7633982748c7afe8ff">ADC_CFGR1_RES_0</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gaa09ba21ff2817d7633982748c7afe8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3540c4cec0b318ccc71dfa1317b4f659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3540c4cec0b318ccc71dfa1317b4f659">ADC_CFGR1_RES_1</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga3540c4cec0b318ccc71dfa1317b4f659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d91913f0fe8acb7a07de52505a1fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d91913f0fe8acb7a07de52505a1fa7">ADC_CFGR1_ALIGN</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga48d91913f0fe8acb7a07de52505a1fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01460f832e7bd04e150f86425aa922dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01460f832e7bd04e150f86425aa922dd">ADC_CFGR1_EXTSEL</a>&#160;&#160;&#160;((uint32_t)0x000001C0U)</td></tr>
<tr class="separator:ga01460f832e7bd04e150f86425aa922dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b23e26a7ff780ae4a913f9eb3c4fafb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b23e26a7ff780ae4a913f9eb3c4fafb">ADC_CFGR1_EXTSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga6b23e26a7ff780ae4a913f9eb3c4fafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd08752ec8996d12b0dbf1b555f4a67f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd08752ec8996d12b0dbf1b555f4a67f">ADC_CFGR1_EXTSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gabd08752ec8996d12b0dbf1b555f4a67f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf417f2e3a6ca8d741d074fc2734e3b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf417f2e3a6ca8d741d074fc2734e3b9d">ADC_CFGR1_EXTSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gaf417f2e3a6ca8d741d074fc2734e3b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc48e957d935d791a767c763b9225832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a>&#160;&#160;&#160;((uint32_t)0x00000C00U)</td></tr>
<tr class="separator:gafc48e957d935d791a767c763b9225832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bd587c78699a50b76f5e33f867285c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bd587c78699a50b76f5e33f867285c2">ADC_CFGR1_EXTEN_0</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga7bd587c78699a50b76f5e33f867285c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf280aa8043f44ba5af39f6d9381169a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf280aa8043f44ba5af39f6d9381169a1">ADC_CFGR1_EXTEN_1</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gaf280aa8043f44ba5af39f6d9381169a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbd980c2b24383afb370bfe69860064f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbd980c2b24383afb370bfe69860064f">ADC_CFGR1_OVRMOD</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gadbd980c2b24383afb370bfe69860064f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a68ef1ef5f97552db10e8a4303eb0a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a68ef1ef5f97552db10e8a4303eb0a2">ADC_CFGR1_CONT</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga2a68ef1ef5f97552db10e8a4303eb0a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fe986e2a65282b01053839f8c0877a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fe986e2a65282b01053839f8c0877a3">ADC_CFGR1_WAIT</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga2fe986e2a65282b01053839f8c0877a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff56271bc473179a89b075fda664512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ff56271bc473179a89b075fda664512">ADC_CFGR1_AUTOFF</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga2ff56271bc473179a89b075fda664512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26a4779335193192049e1d58e3b2718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae26a4779335193192049e1d58e3b2718">ADC_CFGR1_DISCEN</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gae26a4779335193192049e1d58e3b2718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga697af08860622dd7b88c9d3038456ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga697af08860622dd7b88c9d3038456ba5">ADC_CFGR1_AWD1SGL</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga697af08860622dd7b88c9d3038456ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9773f646ed95db8219dc935e15bffa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9773f646ed95db8219dc935e15bffa5">ADC_CFGR1_AWD1EN</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:gaa9773f646ed95db8219dc935e15bffa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad806d97ed9f53a934977b9cf445358c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad806d97ed9f53a934977b9cf445358c2">ADC_CFGR1_AWD1CH</a>&#160;&#160;&#160;((uint32_t)0x7C000000U)</td></tr>
<tr class="separator:gad806d97ed9f53a934977b9cf445358c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c83c3b6679def98fbf913d63349fb3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c83c3b6679def98fbf913d63349fb3b">ADC_CFGR1_AWD1CH_0</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga6c83c3b6679def98fbf913d63349fb3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1ba31e1f4b86c28064b65207c93aebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1ba31e1f4b86c28064b65207c93aebb">ADC_CFGR1_AWD1CH_1</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:gab1ba31e1f4b86c28064b65207c93aebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17bc65dbcb2831367b0ba9ae576d399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17bc65dbcb2831367b0ba9ae576d399">ADC_CFGR1_AWD1CH_2</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:gaa17bc65dbcb2831367b0ba9ae576d399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a4d73c4e0f2618a3f96ed466ae21de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19a4d73c4e0f2618a3f96ed466ae21de">ADC_CFGR1_AWD1CH_3</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga19a4d73c4e0f2618a3f96ed466ae21de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8bcca7b89fce298d3556714882f6e78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8bcca7b89fce298d3556714882f6e78">ADC_CFGR1_AWD1CH_4</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:gad8bcca7b89fce298d3556714882f6e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88cba4b5835e6defb1b6888c9640eeb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88cba4b5835e6defb1b6888c9640eeb0">ADC_CFGR1_AUTDLY</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fe986e2a65282b01053839f8c0877a3">ADC_CFGR1_WAIT</a>)</td></tr>
<tr class="separator:ga88cba4b5835e6defb1b6888c9640eeb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfab18aa9b57f8ed8979f62d5d3900d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfab18aa9b57f8ed8979f62d5d3900d2">ADC_CFGR1_AWDSGL</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga697af08860622dd7b88c9d3038456ba5">ADC_CFGR1_AWD1SGL</a>)</td></tr>
<tr class="separator:gabfab18aa9b57f8ed8979f62d5d3900d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee9f0fa04e0201a43856080e37c4508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafee9f0fa04e0201a43856080e37c4508">ADC_CFGR1_AWDEN</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9773f646ed95db8219dc935e15bffa5">ADC_CFGR1_AWD1EN</a>)</td></tr>
<tr class="separator:gafee9f0fa04e0201a43856080e37c4508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2eb115721c8054f7a2ba23c21bc68e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2eb115721c8054f7a2ba23c21bc68e1">ADC_CFGR1_AWDCH</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad806d97ed9f53a934977b9cf445358c2">ADC_CFGR1_AWD1CH</a>)</td></tr>
<tr class="separator:gaf2eb115721c8054f7a2ba23c21bc68e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae55f1b109f8a2cc3f9dcd9e37cd455a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae55f1b109f8a2cc3f9dcd9e37cd455a4">ADC_CFGR1_AWDCH_0</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c83c3b6679def98fbf913d63349fb3b">ADC_CFGR1_AWD1CH_0</a>)</td></tr>
<tr class="separator:gae55f1b109f8a2cc3f9dcd9e37cd455a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccd0138148d02fe1d1d5b42ac69cfc2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccd0138148d02fe1d1d5b42ac69cfc2f">ADC_CFGR1_AWDCH_1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab1ba31e1f4b86c28064b65207c93aebb">ADC_CFGR1_AWD1CH_1</a>)</td></tr>
<tr class="separator:gaccd0138148d02fe1d1d5b42ac69cfc2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga509379e152bb99b3f2337e205b015b0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga509379e152bb99b3f2337e205b015b0c">ADC_CFGR1_AWDCH_2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa17bc65dbcb2831367b0ba9ae576d399">ADC_CFGR1_AWD1CH_2</a>)</td></tr>
<tr class="separator:ga509379e152bb99b3f2337e205b015b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8016aaa2a77a3613067b46c41ecbc1d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8016aaa2a77a3613067b46c41ecbc1d7">ADC_CFGR1_AWDCH_3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga19a4d73c4e0f2618a3f96ed466ae21de">ADC_CFGR1_AWD1CH_3</a>)</td></tr>
<tr class="separator:ga8016aaa2a77a3613067b46c41ecbc1d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373b490a8080d933fb8e0e77bd06d396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga373b490a8080d933fb8e0e77bd06d396">ADC_CFGR1_AWDCH_4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad8bcca7b89fce298d3556714882f6e78">ADC_CFGR1_AWD1CH_4</a>)</td></tr>
<tr class="separator:ga373b490a8080d933fb8e0e77bd06d396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5821334c58af9ea7fa1205c1459f5a3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5821334c58af9ea7fa1205c1459f5a3a">ADC_CFGR2_CKMODE</a>&#160;&#160;&#160;((uint32_t)0xC0000000U)</td></tr>
<tr class="separator:ga5821334c58af9ea7fa1205c1459f5a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd8d90fdb7639030c0816d24f27cad4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd8d90fdb7639030c0816d24f27cad4b">ADC_CFGR2_CKMODE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:gadd8d90fdb7639030c0816d24f27cad4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8603cb9fe211cb7cda8b29049dcde908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8603cb9fe211cb7cda8b29049dcde908">ADC_CFGR2_CKMODE_0</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga8603cb9fe211cb7cda8b29049dcde908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd2fcfbed5ce42f548598253e2760be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcd2fcfbed5ce42f548598253e2760be">ADC_CFGR2_JITOFFDIV4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gadd8d90fdb7639030c0816d24f27cad4b">ADC_CFGR2_CKMODE_1</a>)</td></tr>
<tr class="separator:gadcd2fcfbed5ce42f548598253e2760be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8f696c99b9b4addf75b47035223e0d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8f696c99b9b4addf75b47035223e0d1">ADC_CFGR2_JITOFFDIV2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8603cb9fe211cb7cda8b29049dcde908">ADC_CFGR2_CKMODE_0</a>)</td></tr>
<tr class="separator:gaa8f696c99b9b4addf75b47035223e0d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceac2124a2a41388f9f5e5c2c310a27e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaceac2124a2a41388f9f5e5c2c310a27e">ADC_SMPR_SMP</a>&#160;&#160;&#160;((uint32_t)0x00000007U)</td></tr>
<tr class="separator:gaceac2124a2a41388f9f5e5c2c310a27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694f8b1e1e5410a1a60484f4857b8b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga694f8b1e1e5410a1a60484f4857b8b2d">ADC_SMPR_SMP_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga694f8b1e1e5410a1a60484f4857b8b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab57bf329f4bf7c460f3666ea37dc7221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab57bf329f4bf7c460f3666ea37dc7221">ADC_SMPR_SMP_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gab57bf329f4bf7c460f3666ea37dc7221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga046d9b1e209acb9e7152db85c8b7bcce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga046d9b1e209acb9e7152db85c8b7bcce">ADC_SMPR_SMP_2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga046d9b1e209acb9e7152db85c8b7bcce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b01bfd0523da47456ba831cc68dc95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29b01bfd0523da47456ba831cc68dc95">ADC_SMPR1_SMPR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaceac2124a2a41388f9f5e5c2c310a27e">ADC_SMPR_SMP</a>)</td></tr>
<tr class="separator:ga29b01bfd0523da47456ba831cc68dc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec9cd8ff8dfaf9d4abd8151d213cae78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec9cd8ff8dfaf9d4abd8151d213cae78">ADC_SMPR1_SMPR_0</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga694f8b1e1e5410a1a60484f4857b8b2d">ADC_SMPR_SMP_0</a>)</td></tr>
<tr class="separator:gaec9cd8ff8dfaf9d4abd8151d213cae78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f428f0a1aa53d93766479a36951db97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f428f0a1aa53d93766479a36951db97">ADC_SMPR1_SMPR_1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab57bf329f4bf7c460f3666ea37dc7221">ADC_SMPR_SMP_1</a>)</td></tr>
<tr class="separator:ga0f428f0a1aa53d93766479a36951db97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefffe59508c4f2748446371e9b791add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefffe59508c4f2748446371e9b791add">ADC_SMPR1_SMPR_2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga046d9b1e209acb9e7152db85c8b7bcce">ADC_SMPR_SMP_2</a>)</td></tr>
<tr class="separator:gaefffe59508c4f2748446371e9b791add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba7b00a5ded63d156bf4d1bf6bf62ca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8">ADC_TR1_LT1</a>&#160;&#160;&#160;((uint32_t)0x00000FFFU)</td></tr>
<tr class="separator:gaba7b00a5ded63d156bf4d1bf6bf62ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9da7b993b06b77effba5f2f411b5eef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9da7b993b06b77effba5f2f411b5eef9">ADC_TR1_LT1_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga9da7b993b06b77effba5f2f411b5eef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aae1040f7730eaa0e187e51564c8c1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aae1040f7730eaa0e187e51564c8c1e">ADC_TR1_LT1_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga4aae1040f7730eaa0e187e51564c8c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa676b8632fc1481ea7eea37949d1f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fa676b8632fc1481ea7eea37949d1f1">ADC_TR1_LT1_2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga3fa676b8632fc1481ea7eea37949d1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2eab5c680ef57576cb899b7a3ea85be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2eab5c680ef57576cb899b7a3ea85be">ADC_TR1_LT1_3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gac2eab5c680ef57576cb899b7a3ea85be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b491b417bf3c634fa457479cf60d04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7b491b417bf3c634fa457479cf60d04">ADC_TR1_LT1_4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gac7b491b417bf3c634fa457479cf60d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52262a8d95b8a14748dcc72b6ea96aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52262a8d95b8a14748dcc72b6ea96aaa">ADC_TR1_LT1_5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga52262a8d95b8a14748dcc72b6ea96aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3990d7c9b211b93d4bad5de08fa02c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3990d7c9b211b93d4bad5de08fa02c">ADC_TR1_LT1_6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gaae3990d7c9b211b93d4bad5de08fa02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa104e1362b305a5ca7f4ef659ade3902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa104e1362b305a5ca7f4ef659ade3902">ADC_TR1_LT1_7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gaa104e1362b305a5ca7f4ef659ade3902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga928806f57017847b5e7339a0a5f12dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga928806f57017847b5e7339a0a5f12dd8">ADC_TR1_LT1_8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga928806f57017847b5e7339a0a5f12dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d05c654d328d3707ed3e342a6bb2a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d05c654d328d3707ed3e342a6bb2a09">ADC_TR1_LT1_9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga3d05c654d328d3707ed3e342a6bb2a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed073de1c8c1750e2b7bf83f433add0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabed073de1c8c1750e2b7bf83f433add0">ADC_TR1_LT1_10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gabed073de1c8c1750e2b7bf83f433add0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5af7fc08b67c8e7b4a783dfc0d8b64a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5af7fc08b67c8e7b4a783dfc0d8b64a">ADC_TR1_LT1_11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gad5af7fc08b67c8e7b4a783dfc0d8b64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90ad1cfd78eff67df0be5c4925676819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819">ADC_TR1_HT1</a>&#160;&#160;&#160;((uint32_t)0x0FFF0000U)</td></tr>
<tr class="separator:ga90ad1cfd78eff67df0be5c4925676819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7810b13d98a10a6a0c0f42ec4d6c4f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7810b13d98a10a6a0c0f42ec4d6c4f8">ADC_TR1_HT1_0</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gae7810b13d98a10a6a0c0f42ec4d6c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75b052c1fa80b353a3e568d18f9bdf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa75b052c1fa80b353a3e568d18f9bdf2">ADC_TR1_HT1_1</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gaa75b052c1fa80b353a3e568d18f9bdf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a9d7a6c932a1161cae22bbd2c6345a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a9d7a6c932a1161cae22bbd2c6345a">ADC_TR1_HT1_2</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:gaf4a9d7a6c932a1161cae22bbd2c6345a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83aede5882699c1a14de192a9c9e2ff2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83aede5882699c1a14de192a9c9e2ff2">ADC_TR1_HT1_3</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga83aede5882699c1a14de192a9c9e2ff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3273f19057accc4fa63f243c778f306a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3273f19057accc4fa63f243c778f306a">ADC_TR1_HT1_4</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga3273f19057accc4fa63f243c778f306a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0aa4102b39935decbe2dc083e587c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0aa4102b39935decbe2dc083e587c5">ADC_TR1_HT1_5</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga6d0aa4102b39935decbe2dc083e587c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72a957eeed81169f2aa46d86bfd24e5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72a957eeed81169f2aa46d86bfd24e5a">ADC_TR1_HT1_6</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga72a957eeed81169f2aa46d86bfd24e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5b90376957036f86287ff09a5a7b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed5b90376957036f86287ff09a5a7b91">ADC_TR1_HT1_7</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:gaed5b90376957036f86287ff09a5a7b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9961fcd4c1edf4fd76e422d814872da0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9961fcd4c1edf4fd76e422d814872da0">ADC_TR1_HT1_8</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga9961fcd4c1edf4fd76e422d814872da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778c964be610134e2f6ce2c7b7165512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga778c964be610134e2f6ce2c7b7165512">ADC_TR1_HT1_9</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga778c964be610134e2f6ce2c7b7165512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0460165b5a95af7ccadc8971ac7c5df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0460165b5a95af7ccadc8971ac7c5df8">ADC_TR1_HT1_10</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga0460165b5a95af7ccadc8971ac7c5df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf69af30215febb5942d58939fed114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcf69af30215febb5942d58939fed114">ADC_TR1_HT1_11</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:gabcf69af30215febb5942d58939fed114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17fba2a9cb9dac07a81afc606a3c742a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17fba2a9cb9dac07a81afc606a3c742a">ADC_TR_HT</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819">ADC_TR1_HT1</a>)</td></tr>
<tr class="separator:ga17fba2a9cb9dac07a81afc606a3c742a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga256ca600edc7d15a8f5123730822667b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga256ca600edc7d15a8f5123730822667b">ADC_TR_LT</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8">ADC_TR1_LT1</a>)</td></tr>
<tr class="separator:ga256ca600edc7d15a8f5123730822667b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad685f031174465e636ef75a5bd7b637d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819">ADC_TR1_HT1</a>)</td></tr>
<tr class="separator:gad685f031174465e636ef75a5bd7b637d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ac18b970378acf726f04ae68232c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8">ADC_TR1_LT1</a>)</td></tr>
<tr class="separator:gac7ac18b970378acf726f04ae68232c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca21fba6d475be2101310ee709e3434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ca21fba6d475be2101310ee709e3434">ADC_CHSELR_CHSEL</a>&#160;&#160;&#160;((uint32_t)0x0007FFFFU)</td></tr>
<tr class="separator:ga9ca21fba6d475be2101310ee709e3434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8056645767f844ce037f2a45fdb54ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8056645767f844ce037f2a45fdb54ca6">ADC_CHSELR_CHSEL18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga8056645767f844ce037f2a45fdb54ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec0461a534becec3c117d67abeb386b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec0461a534becec3c117d67abeb386b4">ADC_CHSELR_CHSEL17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gaec0461a534becec3c117d67abeb386b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfc51c25f28841ceffb83ba992d07c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dfc51c25f28841ceffb83ba992d07c5">ADC_CHSELR_CHSEL16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga8dfc51c25f28841ceffb83ba992d07c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab84928f30f310c5995fda17d09356caa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab84928f30f310c5995fda17d09356caa">ADC_CHSELR_CHSEL15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gab84928f30f310c5995fda17d09356caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b84d83a703faf41021f5aed1b08d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5b84d83a703faf41021f5aed1b08d1f">ADC_CHSELR_CHSEL14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gab5b84d83a703faf41021f5aed1b08d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9615a92dc5d719eda04efc0fbcc2274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9615a92dc5d719eda04efc0fbcc2274">ADC_CHSELR_CHSEL13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gad9615a92dc5d719eda04efc0fbcc2274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835b5a1068e5b4746a61a637831a6add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga835b5a1068e5b4746a61a637831a6add">ADC_CHSELR_CHSEL12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga835b5a1068e5b4746a61a637831a6add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c74cdf4888bb431e36aa8f636c66e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c74cdf4888bb431e36aa8f636c66e75">ADC_CHSELR_CHSEL11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga0c74cdf4888bb431e36aa8f636c66e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6252eddc09ac86f0ba2fc34e9973b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6252eddc09ac86f0ba2fc34e9973b52">ADC_CHSELR_CHSEL10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gac6252eddc09ac86f0ba2fc34e9973b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacfdf93021c4aa68f312f6f58c437091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacfdf93021c4aa68f312f6f58c437091">ADC_CHSELR_CHSEL9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gaacfdf93021c4aa68f312f6f58c437091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e1d27f5eba18a59660d7b32611f068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01e1d27f5eba18a59660d7b32611f068">ADC_CHSELR_CHSEL8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga01e1d27f5eba18a59660d7b32611f068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9b146cfe8e9ca180676f8e9af40b8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f9b146cfe8e9ca180676f8e9af40b8b">ADC_CHSELR_CHSEL7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga4f9b146cfe8e9ca180676f8e9af40b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae">ADC_CHSELR_CHSEL6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb861455b1d4bcfc419e7a5d76655ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bb861455b1d4bcfc419e7a5d76655ec">ADC_CHSELR_CHSEL5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga1bb861455b1d4bcfc419e7a5d76655ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae71a9b3ba55c541de0fd39ce647ba619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae71a9b3ba55c541de0fd39ce647ba619">ADC_CHSELR_CHSEL4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gae71a9b3ba55c541de0fd39ce647ba619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga697a712147bfa61fd786ae5ce3ca2bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga697a712147bfa61fd786ae5ce3ca2bfa">ADC_CHSELR_CHSEL3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga697a712147bfa61fd786ae5ce3ca2bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga828269a978a7bee65fc836de87b422d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga828269a978a7bee65fc836de87b422d7">ADC_CHSELR_CHSEL2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga828269a978a7bee65fc836de87b422d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2617214deca9d2d1fe358e7012de53b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2617214deca9d2d1fe358e7012de53b7">ADC_CHSELR_CHSEL1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga2617214deca9d2d1fe358e7012de53b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab167e83ae3042f3041d4da630d58ccc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab167e83ae3042f3041d4da630d58ccc6">ADC_CHSELR_CHSEL0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gab167e83ae3042f3041d4da630d58ccc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada596183c4087696c486546e88176038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>&#160;&#160;&#160;((uint32_t)0x0000FFFFU)</td></tr>
<tr class="separator:gada596183c4087696c486546e88176038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga939e7a0780b9759e6c3f344553797101"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga939e7a0780b9759e6c3f344553797101">ADC_DR_DATA_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga939e7a0780b9759e6c3f344553797101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacae696f0e147022ffcb55785e4fb7878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacae696f0e147022ffcb55785e4fb7878">ADC_DR_DATA_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gacae696f0e147022ffcb55785e4fb7878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc56241e0b3ab0798a981b14d3e302f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfc56241e0b3ab0798a981b14d3e302f">ADC_DR_DATA_2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gabfc56241e0b3ab0798a981b14d3e302f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab730b1087788f3ab18ec6145d84597d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab730b1087788f3ab18ec6145d84597d3">ADC_DR_DATA_3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gab730b1087788f3ab18ec6145d84597d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f3f982a8420ece922b3f8684226307c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f3f982a8420ece922b3f8684226307c">ADC_DR_DATA_4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga5f3f982a8420ece922b3f8684226307c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6596f4834f2dd7e2604d4492135a4e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6596f4834f2dd7e2604d4492135a4e3">ADC_DR_DATA_5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gad6596f4834f2dd7e2604d4492135a4e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c27e67b6170a6873797fbf7e5c337fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c27e67b6170a6873797fbf7e5c337fe">ADC_DR_DATA_6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga7c27e67b6170a6873797fbf7e5c337fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0869cc00218b560ced2a4cf19770e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f0869cc00218b560ced2a4cf19770e5">ADC_DR_DATA_7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga1f0869cc00218b560ced2a4cf19770e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d8950acc2211570da7c927ae77886b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00d8950acc2211570da7c927ae77886b">ADC_DR_DATA_8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga00d8950acc2211570da7c927ae77886b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5ec727a1d5e3c082f49cead8dfac6aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5ec727a1d5e3c082f49cead8dfac6aa">ADC_DR_DATA_9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gab5ec727a1d5e3c082f49cead8dfac6aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2b611b9e68b09cf5a4f08cc0935b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2b611b9e68b09cf5a4f08cc0935b52">ADC_DR_DATA_10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga8d2b611b9e68b09cf5a4f08cc0935b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d8797443083b98d499e701de0c86ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7d8797443083b98d499e701de0c86ff">ADC_DR_DATA_11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gad7d8797443083b98d499e701de0c86ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bfab758993417e28973d15df01d2186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bfab758993417e28973d15df01d2186">ADC_DR_DATA_12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga9bfab758993417e28973d15df01d2186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8172b28fabb7022660cc1779da9547f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8172b28fabb7022660cc1779da9547f0">ADC_DR_DATA_13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga8172b28fabb7022660cc1779da9547f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae936291a38f1ecda447e0bf63c3a4e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae936291a38f1ecda447e0bf63c3a4e96">ADC_DR_DATA_14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gae936291a38f1ecda447e0bf63c3a4e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59822569482aa21059cbb6b706fb8c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac59822569482aa21059cbb6b706fb8c0">ADC_DR_DATA_15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gac59822569482aa21059cbb6b706fb8c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecc47464aaa52f565d8daa9cf1a86054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gaecc47464aaa52f565d8daa9cf1a86054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec05330012f52f35421531c72819fada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:gaec05330012f52f35421531c72819fada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeefa6f00268db0df10fb97112a9f456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456">ADC_CCR_VBATEN</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:gaaeefa6f00268db0df10fb97112a9f456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf12be5661908dbe38aa14cd4c3a356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf12be5661908dbe38aa14cd4c3a356">CAN_MCR_INRQ</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga0cf12be5661908dbe38aa14cd4c3a356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf9602dfb2f95b481b6e642b95991176"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf9602dfb2f95b481b6e642b95991176">CAN_MCR_SLEEP</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gadf9602dfb2f95b481b6e642b95991176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35e7e66f9cd8cb6efa6a80367d2294a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35e7e66f9cd8cb6efa6a80367d2294a9">CAN_MCR_TXFP</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga35e7e66f9cd8cb6efa6a80367d2294a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga501125ff257a7d02c35a0d6dcbaa2ba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga501125ff257a7d02c35a0d6dcbaa2ba8">CAN_MCR_RFLM</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga501125ff257a7d02c35a0d6dcbaa2ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2774f04e286942d36a5b6135c8028049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2774f04e286942d36a5b6135c8028049">CAN_MCR_NART</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga2774f04e286942d36a5b6135c8028049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2745f1a565c3f2ec5b16612d1fd66e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2745f1a565c3f2ec5b16612d1fd66e0">CAN_MCR_AWUM</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gaa2745f1a565c3f2ec5b16612d1fd66e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7aff5c0a3ead7f937849ab66eba7490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7aff5c0a3ead7f937849ab66eba7490">CAN_MCR_ABOM</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gad7aff5c0a3ead7f937849ab66eba7490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32b2eda9cad8a969c5d2349bd1d853bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32b2eda9cad8a969c5d2349bd1d853bb">CAN_MCR_TTCM</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga32b2eda9cad8a969c5d2349bd1d853bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410fdbad37a9dbda508b8c437277e79f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga410fdbad37a9dbda508b8c437277e79f">CAN_MCR_RESET</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga410fdbad37a9dbda508b8c437277e79f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2871cee90ebecb760bab16e9c039b682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2871cee90ebecb760bab16e9c039b682">CAN_MSR_INAK</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga2871cee90ebecb760bab16e9c039b682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1611badb362f0fd9047af965509f074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1611badb362f0fd9047af965509f074">CAN_MSR_SLAK</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaf1611badb362f0fd9047af965509f074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c424768e9e963402f37cb95ae87a1ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c424768e9e963402f37cb95ae87a1ae">CAN_MSR_ERRI</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga9c424768e9e963402f37cb95ae87a1ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f4c753b96d21c5001b39ad5b08519fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f4c753b96d21c5001b39ad5b08519fc">CAN_MSR_WKUI</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga0f4c753b96d21c5001b39ad5b08519fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47ab62ae123c791de27ad05dde5bee91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47ab62ae123c791de27ad05dde5bee91">CAN_MSR_SLAKI</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga47ab62ae123c791de27ad05dde5bee91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga651580d35b658e90ea831cb13b8a8988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga651580d35b658e90ea831cb13b8a8988">CAN_MSR_TXM</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga651580d35b658e90ea831cb13b8a8988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67f8e1140b0304930d5b4f2a041a7884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67f8e1140b0304930d5b4f2a041a7884">CAN_MSR_RXM</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga67f8e1140b0304930d5b4f2a041a7884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf68038824bb78c4a5c4dee1730848f69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf68038824bb78c4a5c4dee1730848f69">CAN_MSR_SAMP</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gaf68038824bb78c4a5c4dee1730848f69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6564a1d2f23f246053188a454264eb4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6564a1d2f23f246053188a454264eb4b">CAN_MSR_RX</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga6564a1d2f23f246053188a454264eb4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4809b8908618df57e6393cc7fe0f52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4809b8908618df57e6393cc7fe0f52">CAN_TSR_RQCP0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga4a4809b8908618df57e6393cc7fe0f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacedb237b31d29aef7f38475e9a6b297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacedb237b31d29aef7f38475e9a6b297">CAN_TSR_TXOK0</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaacedb237b31d29aef7f38475e9a6b297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b94ea5001d70a26ec32d9dc6ff76e47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b94ea5001d70a26ec32d9dc6ff76e47">CAN_TSR_ALST0</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga9b94ea5001d70a26ec32d9dc6ff76e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga805d2dab5b1d4618492b1cf2a3f5e1e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga805d2dab5b1d4618492b1cf2a3f5e1e0">CAN_TSR_TERR0</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga805d2dab5b1d4618492b1cf2a3f5e1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdac6b87a303b0d0ec9b0d94a54ae31f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdac6b87a303b0d0ec9b0d94a54ae31f">CAN_TSR_ABRQ0</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gafdac6b87a303b0d0ec9b0d94a54ae31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3118dec59c3a45d2f262b090699538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd3118dec59c3a45d2f262b090699538">CAN_TSR_RQCP1</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gabd3118dec59c3a45d2f262b090699538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea918e510c5471b1ac797350b7950151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea918e510c5471b1ac797350b7950151">CAN_TSR_TXOK1</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gaea918e510c5471b1ac797350b7950151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a34d996177f23148c9b4cd6b0a80529"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a34d996177f23148c9b4cd6b0a80529">CAN_TSR_ALST1</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga7a34d996177f23148c9b4cd6b0a80529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b01eca562bdb60e5416840fca47fff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b01eca562bdb60e5416840fca47fff6">CAN_TSR_TERR1</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga9b01eca562bdb60e5416840fca47fff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c44a4e585b3ab1c37a6c2c28c90d6cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c44a4e585b3ab1c37a6c2c28c90d6cd">CAN_TSR_ABRQ1</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga4c44a4e585b3ab1c37a6c2c28c90d6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cf9e83cec96164f1dadf4e43411ebf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cf9e83cec96164f1dadf4e43411ebf0">CAN_TSR_RQCP2</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga3cf9e83cec96164f1dadf4e43411ebf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga782c591bb204d751b470dd53a37d240e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga782c591bb204d751b470dd53a37d240e">CAN_TSR_TXOK2</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga782c591bb204d751b470dd53a37d240e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75db1172038ebd72db1ed2fedc6108ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75db1172038ebd72db1ed2fedc6108ff">CAN_TSR_ALST2</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga75db1172038ebd72db1ed2fedc6108ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26a85626eb26bf99413ba80c676d0af8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26a85626eb26bf99413ba80c676d0af8">CAN_TSR_TERR2</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga26a85626eb26bf99413ba80c676d0af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a3b7e4be7cebb35ad66cb85b82901bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a3b7e4be7cebb35ad66cb85b82901bb">CAN_TSR_ABRQ2</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga2a3b7e4be7cebb35ad66cb85b82901bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac00145ea43822f362f3d473bba62fa13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac00145ea43822f362f3d473bba62fa13">CAN_TSR_CODE</a>&#160;&#160;&#160;((uint32_t)0x03000000U)</td></tr>
<tr class="separator:gac00145ea43822f362f3d473bba62fa13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ab11e97b42c5210109516e30af9b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61ab11e97b42c5210109516e30af9b05">CAN_TSR_TME</a>&#160;&#160;&#160;((uint32_t)0x1C000000U)</td></tr>
<tr class="separator:ga61ab11e97b42c5210109516e30af9b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7500e491fe82e67ed5d40759e8a50f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7500e491fe82e67ed5d40759e8a50f0">CAN_TSR_TME0</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:gad7500e491fe82e67ed5d40759e8a50f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba2b51def4b1683fd050e43045306ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba2b51def4b1683fd050e43045306ea">CAN_TSR_TME1</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga5ba2b51def4b1683fd050e43045306ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6523fac51d3aed2e36de4c2f07c2a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6523fac51d3aed2e36de4c2f07c2a21">CAN_TSR_TME2</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:gaf6523fac51d3aed2e36de4c2f07c2a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c6453caa447cc4a9961d6ee5dea74e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96c6453caa447cc4a9961d6ee5dea74e">CAN_TSR_LOW</a>&#160;&#160;&#160;((uint32_t)0xE0000000U)</td></tr>
<tr class="separator:ga96c6453caa447cc4a9961d6ee5dea74e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ff582efea1d7be2d1de7a1fd1a2b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79ff582efea1d7be2d1de7a1fd1a2b65">CAN_TSR_LOW0</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga79ff582efea1d7be2d1de7a1fd1a2b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1e550c2e6a5f8425322f9943fd7c7ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1e550c2e6a5f8425322f9943fd7c7ed">CAN_TSR_LOW1</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:gac1e550c2e6a5f8425322f9943fd7c7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd1db2c2ce76b732fdb71df65fb8124f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd1db2c2ce76b732fdb71df65fb8124f">CAN_TSR_LOW2</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:gadd1db2c2ce76b732fdb71df65fb8124f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e23f3d7947e58531524d77b5c4741cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e23f3d7947e58531524d77b5c4741cc">CAN_RF0R_FMP0</a>&#160;&#160;&#160;((uint32_t)0x00000003U)</td></tr>
<tr class="separator:ga9e23f3d7947e58531524d77b5c4741cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae934674f6e22a758e430f32cfc386d70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae934674f6e22a758e430f32cfc386d70">CAN_RF0R_FULL0</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gae934674f6e22a758e430f32cfc386d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a3d15b3abab8199c16e26a3dffdc8b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a3d15b3abab8199c16e26a3dffdc8b8">CAN_RF0R_FOVR0</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga2a3d15b3abab8199c16e26a3dffdc8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74d2db4b9b7d52712e47557dcc61964d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74d2db4b9b7d52712e47557dcc61964d">CAN_RF0R_RFOM0</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga74d2db4b9b7d52712e47557dcc61964d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f9254d05043df6f21bf96234a03f72f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f9254d05043df6f21bf96234a03f72f">CAN_RF1R_FMP1</a>&#160;&#160;&#160;((uint32_t)0x00000003U)</td></tr>
<tr class="separator:ga8f9254d05043df6f21bf96234a03f72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdaa12fe4d14254cc4a6a4de749a7d0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdaa12fe4d14254cc4a6a4de749a7d0a">CAN_RF1R_FULL1</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gabdaa12fe4d14254cc4a6a4de749a7d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5eeaabd4db3825bc53d860aca8d7590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5eeaabd4db3825bc53d860aca8d7590">CAN_RF1R_FOVR1</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gab5eeaabd4db3825bc53d860aca8d7590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6930f860de4a90e3344e63fbc209b9ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6930f860de4a90e3344e63fbc209b9ab">CAN_RF1R_RFOM1</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga6930f860de4a90e3344e63fbc209b9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe027af7acd051f5a52db78608a36e26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe027af7acd051f5a52db78608a36e26">CAN_IER_TMEIE</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gafe027af7acd051f5a52db78608a36e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59eecd1bb7d1d0e17422a26ae89cf39d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59eecd1bb7d1d0e17422a26ae89cf39d">CAN_IER_FMPIE0</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga59eecd1bb7d1d0e17422a26ae89cf39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf926ae29d98a8b72ef48f001fda07fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf926ae29d98a8b72ef48f001fda07fc3">CAN_IER_FFIE0</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gaf926ae29d98a8b72ef48f001fda07fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c423699fdcd2ddddb3046a368505679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c423699fdcd2ddddb3046a368505679">CAN_IER_FOVIE0</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga0c423699fdcd2ddddb3046a368505679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b8492d1b8ce13fead7869a0e4ef39ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b8492d1b8ce13fead7869a0e4ef39ed">CAN_IER_FMPIE1</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga4b8492d1b8ce13fead7869a0e4ef39ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a7e9d13e8d96bef2ac1972520b1c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5a7e9d13e8d96bef2ac1972520b1c4f">CAN_IER_FFIE1</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gaf5a7e9d13e8d96bef2ac1972520b1c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3734d9bf5cd08ff219b2d8c2f8300dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3734d9bf5cd08ff219b2d8c2f8300dbf">CAN_IER_FOVIE1</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga3734d9bf5cd08ff219b2d8c2f8300dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa80103eca53d74a2b047f761336918e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa80103eca53d74a2b047f761336918e3">CAN_IER_EWGIE</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gaa80103eca53d74a2b047f761336918e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3307992cabee858287305a64e5031b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e3307992cabee858287305a64e5031b">CAN_IER_EPVIE</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga9e3307992cabee858287305a64e5031b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d953fd5b625af04f95f5414259769ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d953fd5b625af04f95f5414259769ef">CAN_IER_BOFIE</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga7d953fd5b625af04f95f5414259769ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81514ecf1b6596e9930906779c4bdf39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81514ecf1b6596e9930906779c4bdf39">CAN_IER_LECIE</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga81514ecf1b6596e9930906779c4bdf39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga962968c3ee1f70c714a5b12442369d9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga962968c3ee1f70c714a5b12442369d9a">CAN_IER_ERRIE</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga962968c3ee1f70c714a5b12442369d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f3438e80288c1791de27042df9838e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37f3438e80288c1791de27042df9838e">CAN_IER_WKUIE</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga37f3438e80288c1791de27042df9838e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82389b79f21410f5d5f6bef38d192812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82389b79f21410f5d5f6bef38d192812">CAN_IER_SLKIE</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga82389b79f21410f5d5f6bef38d192812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c0c02829fb41ac2a1b1852c19931de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c0c02829fb41ac2a1b1852c19931de8">CAN_ESR_EWGF</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga2c0c02829fb41ac2a1b1852c19931de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga633c961d528cbf8093b0e05e92225ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga633c961d528cbf8093b0e05e92225ff0">CAN_ESR_EPVF</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga633c961d528cbf8093b0e05e92225ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga619d49f67f1835a7efc457205fea1225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga619d49f67f1835a7efc457205fea1225">CAN_ESR_BOFF</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga619d49f67f1835a7efc457205fea1225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f86741dd89034900e300499ae2272e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9f86741dd89034900e300499ae2272e">CAN_ESR_LEC</a>&#160;&#160;&#160;((uint32_t)0x00000070U)</td></tr>
<tr class="separator:gab9f86741dd89034900e300499ae2272e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga054ebb41578d890d4d9dffb4828f02e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga054ebb41578d890d4d9dffb4828f02e7">CAN_ESR_LEC_0</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga054ebb41578d890d4d9dffb4828f02e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae570e9ba39dbe11808db929392250cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae570e9ba39dbe11808db929392250cf4">CAN_ESR_LEC_1</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gae570e9ba39dbe11808db929392250cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4998e7bfd002999413c68107911c6e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4998e7bfd002999413c68107911c6e8c">CAN_ESR_LEC_2</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga4998e7bfd002999413c68107911c6e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3de2080f48cc851c20d920acfd1737d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3de2080f48cc851c20d920acfd1737d">CAN_ESR_TEC</a>&#160;&#160;&#160;((uint32_t)0x00FF0000U)</td></tr>
<tr class="separator:gae3de2080f48cc851c20d920acfd1737d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df5b2ea3f419182e9bd885f55ee5dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0df5b2ea3f419182e9bd885f55ee5dc9">CAN_ESR_REC</a>&#160;&#160;&#160;((uint32_t)0xFF000000U)</td></tr>
<tr class="separator:ga0df5b2ea3f419182e9bd885f55ee5dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a5522b4c06551856f7185bdd448b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96a5522b4c06551856f7185bdd448b02">CAN_BTR_BRP</a>&#160;&#160;&#160;((uint32_t)0x000003FFU)</td></tr>
<tr class="separator:ga96a5522b4c06551856f7185bdd448b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d7ae8f06f8fbbf5dcfbbbb887057be9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d7ae8f06f8fbbf5dcfbbbb887057be9">CAN_BTR_TS1</a>&#160;&#160;&#160;((uint32_t)0x000F0000U)</td></tr>
<tr class="separator:ga4d7ae8f06f8fbbf5dcfbbbb887057be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga164ffd2240a76982894ce41143a12d82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga164ffd2240a76982894ce41143a12d82">CAN_BTR_TS1_0</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga164ffd2240a76982894ce41143a12d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4365204ebb29eb5595027a4ee9c5f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4365204ebb29eb5595027a4ee9c5f0d">CAN_BTR_TS1_1</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gae4365204ebb29eb5595027a4ee9c5f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43dc43f11ee173cf07f77aa6e41f1275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43dc43f11ee173cf07f77aa6e41f1275">CAN_BTR_TS1_2</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga43dc43f11ee173cf07f77aa6e41f1275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a5cd639329fe3eef8cde846247a4be9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a5cd639329fe3eef8cde846247a4be9">CAN_BTR_TS1_3</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga7a5cd639329fe3eef8cde846247a4be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac006aa2ab26c50227ccaa18e0a79bff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac006aa2ab26c50227ccaa18e0a79bff3">CAN_BTR_TS2</a>&#160;&#160;&#160;((uint32_t)0x00700000U)</td></tr>
<tr class="separator:gac006aa2ab26c50227ccaa18e0a79bff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee307fe50e8d3cfdc9513da803808880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee307fe50e8d3cfdc9513da803808880">CAN_BTR_TS2_0</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gaee307fe50e8d3cfdc9513da803808880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33265730e1d25198d9fb4347bdce8019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33265730e1d25198d9fb4347bdce8019">CAN_BTR_TS2_1</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga33265730e1d25198d9fb4347bdce8019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac4720d91283fc1fc74c1f0baaa8a3da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac4720d91283fc1fc74c1f0baaa8a3da">CAN_BTR_TS2_2</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gaac4720d91283fc1fc74c1f0baaa8a3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04c8b91ddacdcbb779bae42398c94cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04c8b91ddacdcbb779bae42398c94cf2">CAN_BTR_SJW</a>&#160;&#160;&#160;((uint32_t)0x03000000U)</td></tr>
<tr class="separator:ga04c8b91ddacdcbb779bae42398c94cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ae9e8258ef5c241733f6d58eb2a4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08ae9e8258ef5c241733f6d58eb2a4e4">CAN_BTR_SJW_0</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga08ae9e8258ef5c241733f6d58eb2a4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8178f0abe0f854f4503ded1ad1adb531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8178f0abe0f854f4503ded1ad1adb531">CAN_BTR_SJW_1</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga8178f0abe0f854f4503ded1ad1adb531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c0a81d8dcde61a1f2772232f5343b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6c0a81d8dcde61a1f2772232f5343b8">CAN_BTR_LBKM</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:gac6c0a81d8dcde61a1f2772232f5343b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa36bc23e833190cbee9b8cf5cf49159d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa36bc23e833190cbee9b8cf5cf49159d">CAN_BTR_SILM</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:gaa36bc23e833190cbee9b8cf5cf49159d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b79cbb7ebb7f3419aa6ac04bd76899a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b79cbb7ebb7f3419aa6ac04bd76899a">CAN_TI0R_TXRQ</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga7b79cbb7ebb7f3419aa6ac04bd76899a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5556f2ceb5b71b8afa76a18a31cbb6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5556f2ceb5b71b8afa76a18a31cbb6a">CAN_TI0R_RTR</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gad5556f2ceb5b71b8afa76a18a31cbb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f761a877f8ad39f878284f69119c0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06f761a877f8ad39f878284f69119c0b">CAN_TI0R_IDE</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga06f761a877f8ad39f878284f69119c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894df6ad0d2976fe643dcb77052672f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga894df6ad0d2976fe643dcb77052672f5">CAN_TI0R_EXID</a>&#160;&#160;&#160;((uint32_t)0x001FFFF8U)</td></tr>
<tr class="separator:ga894df6ad0d2976fe643dcb77052672f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3b5882e1f9f76f5cfebffb5bc2f717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d3b5882e1f9f76f5cfebffb5bc2f717">CAN_TI0R_STID</a>&#160;&#160;&#160;((uint32_t)0xFFE00000U)</td></tr>
<tr class="separator:ga4d3b5882e1f9f76f5cfebffb5bc2f717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf812eaee11f12863773b3f8e95ae6e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf812eaee11f12863773b3f8e95ae6e2">CAN_TDT0R_DLC</a>&#160;&#160;&#160;((uint32_t)0x0000000FU)</td></tr>
<tr class="separator:gacf812eaee11f12863773b3f8e95ae6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d329960b527a62fab099a084bfa906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2d329960b527a62fab099a084bfa906">CAN_TDT0R_TGT</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gad2d329960b527a62fab099a084bfa906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga104ba91151bf88edd44593b1690b879a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga104ba91151bf88edd44593b1690b879a">CAN_TDT0R_TIME</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000U)</td></tr>
<tr class="separator:ga104ba91151bf88edd44593b1690b879a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadec3350607b41410ddb6e00a71a4384e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadec3350607b41410ddb6e00a71a4384e">CAN_TDL0R_DATA0</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:gadec3350607b41410ddb6e00a71a4384e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cd20d218027e7432178c67414475830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cd20d218027e7432178c67414475830">CAN_TDL0R_DATA1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00U)</td></tr>
<tr class="separator:ga1cd20d218027e7432178c67414475830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa04384f0a7c5026c91a33a005c755d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa04384f0a7c5026c91a33a005c755d68">CAN_TDL0R_DATA2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000U)</td></tr>
<tr class="separator:gaa04384f0a7c5026c91a33a005c755d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga283a1bfa52851ea4ee45f45817985752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga283a1bfa52851ea4ee45f45817985752">CAN_TDL0R_DATA3</a>&#160;&#160;&#160;((uint32_t)0xFF000000U)</td></tr>
<tr class="separator:ga283a1bfa52851ea4ee45f45817985752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0114ae75b33f978ca7825f7bcd836982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0114ae75b33f978ca7825f7bcd836982">CAN_TDH0R_DATA4</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:ga0114ae75b33f978ca7825f7bcd836982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5b6a0742ac1bcd5ef0408cb0f92ef75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5b6a0742ac1bcd5ef0408cb0f92ef75">CAN_TDH0R_DATA5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00U)</td></tr>
<tr class="separator:gaf5b6a0742ac1bcd5ef0408cb0f92ef75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8ea7090da55c7cc9993235efa1c4a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8ea7090da55c7cc9993235efa1c4a02">CAN_TDH0R_DATA6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000U)</td></tr>
<tr class="separator:gac8ea7090da55c7cc9993235efa1c4a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6021a4045fbfd71817bf9aec6cbc731c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6021a4045fbfd71817bf9aec6cbc731c">CAN_TDH0R_DATA7</a>&#160;&#160;&#160;((uint32_t)0xFF000000U)</td></tr>
<tr class="separator:ga6021a4045fbfd71817bf9aec6cbc731c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0adf4a08415673753fafedf463f93bee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0adf4a08415673753fafedf463f93bee">CAN_TI1R_TXRQ</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga0adf4a08415673753fafedf463f93bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga476cde56b1a2a13cde8477d5178ba34b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga476cde56b1a2a13cde8477d5178ba34b">CAN_TI1R_RTR</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga476cde56b1a2a13cde8477d5178ba34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f338f3e295b7b512ed865b3f9a8d6de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f338f3e295b7b512ed865b3f9a8d6de">CAN_TI1R_IDE</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga8f338f3e295b7b512ed865b3f9a8d6de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c660943fa3c70c4974c2dacd3e4ca2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c660943fa3c70c4974c2dacd3e4ca2e">CAN_TI1R_EXID</a>&#160;&#160;&#160;((uint32_t)0x001FFFF8U)</td></tr>
<tr class="separator:ga6c660943fa3c70c4974c2dacd3e4ca2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga842071768c2f8f5eae11a764a77dd0dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga842071768c2f8f5eae11a764a77dd0dd">CAN_TI1R_STID</a>&#160;&#160;&#160;((uint32_t)0xFFE00000U)</td></tr>
<tr class="separator:ga842071768c2f8f5eae11a764a77dd0dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ef8b6cb43a80d29c5fc318a67acd3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68ef8b6cb43a80d29c5fc318a67acd3b">CAN_TDT1R_DLC</a>&#160;&#160;&#160;((uint32_t)0x0000000FU)</td></tr>
<tr class="separator:ga68ef8b6cb43a80d29c5fc318a67acd3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35757787e6481553885fdf4fd2738c4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35757787e6481553885fdf4fd2738c4b">CAN_TDT1R_TGT</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga35757787e6481553885fdf4fd2738c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad28ac334a59a6679c362611d65666910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad28ac334a59a6679c362611d65666910">CAN_TDT1R_TIME</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000U)</td></tr>
<tr class="separator:gad28ac334a59a6679c362611d65666910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21abc05257bcdfa47fc824b4d806a105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21abc05257bcdfa47fc824b4d806a105">CAN_TDL1R_DATA0</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:ga21abc05257bcdfa47fc824b4d806a105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf459dee1be706b38141722be67e4ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bf459dee1be706b38141722be67e4ab">CAN_TDL1R_DATA1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00U)</td></tr>
<tr class="separator:ga0bf459dee1be706b38141722be67e4ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb92a65c225432fab0daa30808d5065c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb92a65c225432fab0daa30808d5065c">CAN_TDL1R_DATA2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000U)</td></tr>
<tr class="separator:gaeb92a65c225432fab0daa30808d5065c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga482506faa59360c6a48aa9bc55a024c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga482506faa59360c6a48aa9bc55a024c4">CAN_TDL1R_DATA3</a>&#160;&#160;&#160;((uint32_t)0xFF000000U)</td></tr>
<tr class="separator:ga482506faa59360c6a48aa9bc55a024c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41c3f19eea0d63211f643833da984c90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41c3f19eea0d63211f643833da984c90">CAN_TDH1R_DATA4</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:ga41c3f19eea0d63211f643833da984c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35cbe73d2ce87b6aaf19510818610d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35cbe73d2ce87b6aaf19510818610d16">CAN_TDH1R_DATA5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00U)</td></tr>
<tr class="separator:ga35cbe73d2ce87b6aaf19510818610d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b731ca095cbad8e56ba4147c14d7128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b731ca095cbad8e56ba4147c14d7128">CAN_TDH1R_DATA6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000U)</td></tr>
<tr class="separator:ga1b731ca095cbad8e56ba4147c14d7128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec56ce4aba46e836d44e2c034a9ed817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec56ce4aba46e836d44e2c034a9ed817">CAN_TDH1R_DATA7</a>&#160;&#160;&#160;((uint32_t)0xFF000000U)</td></tr>
<tr class="separator:gaec56ce4aba46e836d44e2c034a9ed817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4edd8438a684e353c497f80cb37365f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4edd8438a684e353c497f80cb37365f">CAN_TI2R_TXRQ</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gab4edd8438a684e353c497f80cb37365f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga980cfab3daebb05da35b6166a051385d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga980cfab3daebb05da35b6166a051385d">CAN_TI2R_RTR</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga980cfab3daebb05da35b6166a051385d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d888a2225c77452f73bf66fb0e1b78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1d888a2225c77452f73bf66fb0e1b78">CAN_TI2R_IDE</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gac1d888a2225c77452f73bf66fb0e1b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae62678bd1dc39aae5a153e9c9b3c3f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae62678bd1dc39aae5a153e9c9b3c3f3b">CAN_TI2R_EXID</a>&#160;&#160;&#160;((uint32_t)0x001FFFF8U)</td></tr>
<tr class="separator:gae62678bd1dc39aae5a153e9c9b3c3f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41c8bd734dd29caa40d34ced3981443a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41c8bd734dd29caa40d34ced3981443a">CAN_TI2R_STID</a>&#160;&#160;&#160;((uint32_t)0xFFE00000U)</td></tr>
<tr class="separator:ga41c8bd734dd29caa40d34ced3981443a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52898eb9fa3bcf0b8086220971af49f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52898eb9fa3bcf0b8086220971af49f5">CAN_TDT2R_DLC</a>&#160;&#160;&#160;((uint32_t)0x0000000FU)</td></tr>
<tr class="separator:ga52898eb9fa3bcf0b8086220971af49f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c51b43d309b56e8a64724ef1517033e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c51b43d309b56e8a64724ef1517033e">CAN_TDT2R_TGT</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga4c51b43d309b56e8a64724ef1517033e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508aea584f7c81700b485916a13431fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga508aea584f7c81700b485916a13431fa">CAN_TDT2R_TIME</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000U)</td></tr>
<tr class="separator:ga508aea584f7c81700b485916a13431fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9852d0f6058c19f0e678228ea14a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9852d0f6058c19f0e678228ea14a21">CAN_TDL2R_DATA0</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:ga7a9852d0f6058c19f0e678228ea14a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5be1bcda68f562be669184b30727be1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5be1bcda68f562be669184b30727be1">CAN_TDL2R_DATA1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00U)</td></tr>
<tr class="separator:gad5be1bcda68f562be669184b30727be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62cd5e7f3e98fe5b247998d39ebdd6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62cd5e7f3e98fe5b247998d39ebdd6fb">CAN_TDL2R_DATA2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000U)</td></tr>
<tr class="separator:ga62cd5e7f3e98fe5b247998d39ebdd6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d76ed3982f13fb34a54d62f0caa3fa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d76ed3982f13fb34a54d62f0caa3fa2">CAN_TDL2R_DATA3</a>&#160;&#160;&#160;((uint32_t)0xFF000000U)</td></tr>
<tr class="separator:ga3d76ed3982f13fb34a54d62f0caa3fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a93a13da2f302ecd2f0c462065428d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23a93a13da2f302ecd2f0c462065428d">CAN_TDH2R_DATA4</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:ga23a93a13da2f302ecd2f0c462065428d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f372328c8d1e4fe2503d45aed50fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9f372328c8d1e4fe2503d45aed50fb6">CAN_TDH2R_DATA5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00U)</td></tr>
<tr class="separator:gab9f372328c8d1e4fe2503d45aed50fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae96248bcf102a3c6f39f72cdcf8e4fe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae96248bcf102a3c6f39f72cdcf8e4fe5">CAN_TDH2R_DATA6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000U)</td></tr>
<tr class="separator:gae96248bcf102a3c6f39f72cdcf8e4fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga895341b943e4b01938857b84a0b0dbda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga895341b943e4b01938857b84a0b0dbda">CAN_TDH2R_DATA7</a>&#160;&#160;&#160;((uint32_t)0xFF000000U)</td></tr>
<tr class="separator:ga895341b943e4b01938857b84a0b0dbda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41f4780b822a42834bf1927eb92b4fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41f4780b822a42834bf1927eb92b4fba">CAN_RI0R_RTR</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga41f4780b822a42834bf1927eb92b4fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga688074182caafff289c921548bc9afca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga688074182caafff289c921548bc9afca">CAN_RI0R_IDE</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga688074182caafff289c921548bc9afca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d81487e8b340810e3193cd8f1386240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d81487e8b340810e3193cd8f1386240">CAN_RI0R_EXID</a>&#160;&#160;&#160;((uint32_t)0x001FFFF8U)</td></tr>
<tr class="separator:ga4d81487e8b340810e3193cd8f1386240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101aa355c83b8c7d068f02b7dcc5b98f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga101aa355c83b8c7d068f02b7dcc5b98f">CAN_RI0R_STID</a>&#160;&#160;&#160;((uint32_t)0xFFE00000U)</td></tr>
<tr class="separator:ga101aa355c83b8c7d068f02b7dcc5b98f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17ca0af4afd89e6a1c43ffd1430359b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17ca0af4afd89e6a1c43ffd1430359b7">CAN_RDT0R_DLC</a>&#160;&#160;&#160;((uint32_t)0x0000000FU)</td></tr>
<tr class="separator:ga17ca0af4afd89e6a1c43ffd1430359b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5081739b6e21e033b95e68af9331a6d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5081739b6e21e033b95e68af9331a6d1">CAN_RDT0R_FMI</a>&#160;&#160;&#160;((uint32_t)0x0000FF00U)</td></tr>
<tr class="separator:ga5081739b6e21e033b95e68af9331a6d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae20b7a72690033591eeda7a511ac4a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae20b7a72690033591eeda7a511ac4a2e">CAN_RDT0R_TIME</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000U)</td></tr>
<tr class="separator:gae20b7a72690033591eeda7a511ac4a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44313106efc3a5a65633168a2ad1928d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44313106efc3a5a65633168a2ad1928d">CAN_RDL0R_DATA0</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:ga44313106efc3a5a65633168a2ad1928d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73d4025ce501af78db93761e8b8c3b9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73d4025ce501af78db93761e8b8c3b9e">CAN_RDL0R_DATA1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00U)</td></tr>
<tr class="separator:ga73d4025ce501af78db93761e8b8c3b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52b3c31ad72881e11a4d3cae073a0df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52b3c31ad72881e11a4d3cae073a0df8">CAN_RDL0R_DATA2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000U)</td></tr>
<tr class="separator:ga52b3c31ad72881e11a4d3cae073a0df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad637a53ae780998f95f2bb570d5cd05a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad637a53ae780998f95f2bb570d5cd05a">CAN_RDL0R_DATA3</a>&#160;&#160;&#160;((uint32_t)0xFF000000U)</td></tr>
<tr class="separator:gad637a53ae780998f95f2bb570d5cd05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc7309c31cda93d05bb1fe1c923646c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc7309c31cda93d05bb1fe1c923646c">CAN_RDH0R_DATA4</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:ga4dc7309c31cda93d05bb1fe1c923646c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga577eba5ab3a66283f5c0837e91f1776a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga577eba5ab3a66283f5c0837e91f1776a">CAN_RDH0R_DATA5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00U)</td></tr>
<tr class="separator:ga577eba5ab3a66283f5c0837e91f1776a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27a0bd49dc24e59b776ad5a00aabb97b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27a0bd49dc24e59b776ad5a00aabb97b">CAN_RDH0R_DATA6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000U)</td></tr>
<tr class="separator:ga27a0bd49dc24e59b776ad5a00aabb97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga243b8a3632812b2f8c7b447ed635ce5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga243b8a3632812b2f8c7b447ed635ce5f">CAN_RDH0R_DATA7</a>&#160;&#160;&#160;((uint32_t)0xFF000000U)</td></tr>
<tr class="separator:ga243b8a3632812b2f8c7b447ed635ce5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd0ecd9579a339bffb95ea3b7c9f1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbd0ecd9579a339bffb95ea3b7c9f1e8">CAN_RI1R_RTR</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gafbd0ecd9579a339bffb95ea3b7c9f1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dcedeb4250767a66a4d60c67e367cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dcedeb4250767a66a4d60c67e367cf8">CAN_RI1R_IDE</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga8dcedeb4250767a66a4d60c67e367cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca45b282f2582c91450d4e1204121cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca45b282f2582c91450d4e1204121cf">CAN_RI1R_EXID</a>&#160;&#160;&#160;((uint32_t)0x001FFFF8U)</td></tr>
<tr class="separator:ga2ca45b282f2582c91450d4e1204121cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f3c3aab0f24533821188d14901b3980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f3c3aab0f24533821188d14901b3980">CAN_RI1R_STID</a>&#160;&#160;&#160;((uint32_t)0xFFE00000U)</td></tr>
<tr class="separator:ga7f3c3aab0f24533821188d14901b3980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga964b0fa7c70a24a74165c57b3486aae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga964b0fa7c70a24a74165c57b3486aae8">CAN_RDT1R_DLC</a>&#160;&#160;&#160;((uint32_t)0x0000000FU)</td></tr>
<tr class="separator:ga964b0fa7c70a24a74165c57b3486aae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f72aec91130a20e3a855e78eabb48b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f72aec91130a20e3a855e78eabb48b">CAN_RDT1R_FMI</a>&#160;&#160;&#160;((uint32_t)0x0000FF00U)</td></tr>
<tr class="separator:gaf7f72aec91130a20e3a855e78eabb48b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac112cba5a4cd0b541c1150263132c68a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac112cba5a4cd0b541c1150263132c68a">CAN_RDT1R_TIME</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000U)</td></tr>
<tr class="separator:gac112cba5a4cd0b541c1150263132c68a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e399fed282a5aac0b25b059fcf04020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e399fed282a5aac0b25b059fcf04020">CAN_RDL1R_DATA0</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:ga1e399fed282a5aac0b25b059fcf04020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ec34e08f87e8836f32bbfed52e860a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27ec34e08f87e8836f32bbfed52e860a">CAN_RDL1R_DATA1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00U)</td></tr>
<tr class="separator:ga27ec34e08f87e8836f32bbfed52e860a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea34eded40932d364743969643a598c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea34eded40932d364743969643a598c4">CAN_RDL1R_DATA2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000U)</td></tr>
<tr class="separator:gaea34eded40932d364743969643a598c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80bfe3e724b28e8d2a5b7ac4393212cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80bfe3e724b28e8d2a5b7ac4393212cf">CAN_RDL1R_DATA3</a>&#160;&#160;&#160;((uint32_t)0xFF000000U)</td></tr>
<tr class="separator:ga80bfe3e724b28e8d2a5b7ac4393212cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc2a55c1b5195cf043ef33e79d736255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc2a55c1b5195cf043ef33e79d736255">CAN_RDH1R_DATA4</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:gafc2a55c1b5195cf043ef33e79d736255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81d25a1ea5ad28e7db4a2adbb8a651ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81d25a1ea5ad28e7db4a2adbb8a651ad">CAN_RDH1R_DATA5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00U)</td></tr>
<tr class="separator:ga81d25a1ea5ad28e7db4a2adbb8a651ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39212ea40388510bde1931f7b3a064ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39212ea40388510bde1931f7b3a064ae">CAN_RDH1R_DATA6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000U)</td></tr>
<tr class="separator:ga39212ea40388510bde1931f7b3a064ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdfbb90b5ef2ac1e7f23a5f15c0287eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdfbb90b5ef2ac1e7f23a5f15c0287eb">CAN_RDH1R_DATA7</a>&#160;&#160;&#160;((uint32_t)0xFF000000U)</td></tr>
<tr class="separator:gafdfbb90b5ef2ac1e7f23a5f15c0287eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb5b835ee11a78bd391b9d1049f2549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eb5b835ee11a78bd391b9d1049f2549">CAN_FMR_FINIT</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga5eb5b835ee11a78bd391b9d1049f2549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3753c67c075a4508104d112ef9047f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3753c67c075a4508104d112ef9047f21">CAN_FMR_CAN2SB</a>&#160;&#160;&#160;((uint32_t)0x00003F00U)</td></tr>
<tr class="separator:ga3753c67c075a4508104d112ef9047f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga481099e17a895e92cfbcfca617d52860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga481099e17a895e92cfbcfca617d52860">CAN_FM1R_FBM</a>&#160;&#160;&#160;((uint32_t)0x0FFFFFFFU)</td></tr>
<tr class="separator:ga481099e17a895e92cfbcfca617d52860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d95ff05ed6ef9a38e9af9c0d3db3687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d95ff05ed6ef9a38e9af9c0d3db3687">CAN_FM1R_FBM0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga2d95ff05ed6ef9a38e9af9c0d3db3687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2839d73344a7601aa22b5ed3fc0e5d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2839d73344a7601aa22b5ed3fc0e5d1">CAN_FM1R_FBM1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gac2839d73344a7601aa22b5ed3fc0e5d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba7963ac4eb5b936c444258c13f8940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba7963ac4eb5b936c444258c13f8940">CAN_FM1R_FBM2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga7ba7963ac4eb5b936c444258c13f8940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d129b27c2af41ae39e606e802a53386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d129b27c2af41ae39e606e802a53386">CAN_FM1R_FBM3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga2d129b27c2af41ae39e606e802a53386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c94e5f4dcceea510fc72b86128aff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0c94e5f4dcceea510fc72b86128aff3">CAN_FM1R_FBM4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gaf0c94e5f4dcceea510fc72b86128aff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7fb7c366544a1ef7a85481d3e6325d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d7fb7c366544a1ef7a85481d3e6325d">CAN_FM1R_FBM5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga2d7fb7c366544a1ef7a85481d3e6325d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ff70e74447679a0d1cde1aa69ea2db1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ff70e74447679a0d1cde1aa69ea2db1">CAN_FM1R_FBM6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga3ff70e74447679a0d1cde1aa69ea2db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657fc12fd334bc626b2eb53fb03457b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657fc12fd334bc626b2eb53fb03457b0">CAN_FM1R_FBM7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga657fc12fd334bc626b2eb53fb03457b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6bc390ed9a658014fd09fd1073e3037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6bc390ed9a658014fd09fd1073e3037">CAN_FM1R_FBM8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gab6bc390ed9a658014fd09fd1073e3037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga375758246b99234dda725b7c64daff32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga375758246b99234dda725b7c64daff32">CAN_FM1R_FBM9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga375758246b99234dda725b7c64daff32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a98c6bde07c570463b6c0e32c0f6805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a98c6bde07c570463b6c0e32c0f6805">CAN_FM1R_FBM10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga0a98c6bde07c570463b6c0e32c0f6805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab88796333c19954176ef77208cae4964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab88796333c19954176ef77208cae4964">CAN_FM1R_FBM11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gab88796333c19954176ef77208cae4964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga858eaac0a8e23c03e13e5c1736bf9842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga858eaac0a8e23c03e13e5c1736bf9842">CAN_FM1R_FBM12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga858eaac0a8e23c03e13e5c1736bf9842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03b553802edd3ae23b70e97228b6dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf03b553802edd3ae23b70e97228b6dcc">CAN_FM1R_FBM13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gaf03b553802edd3ae23b70e97228b6dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae348cc5bec6eecd8a188c3e90a9618d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae348cc5bec6eecd8a188c3e90a9618d1">CAN_FM1R_FBM14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gae348cc5bec6eecd8a188c3e90a9618d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga815c710d287cec5c46a901d01e4cac76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga815c710d287cec5c46a901d01e4cac76">CAN_FM1R_FBM15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga815c710d287cec5c46a901d01e4cac76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6500fcdf1baf5d5019364ad155e30bf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6500fcdf1baf5d5019364ad155e30bf0">CAN_FM1R_FBM16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga6500fcdf1baf5d5019364ad155e30bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698a1a5cf309ba539973ad61a08ed531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga698a1a5cf309ba539973ad61a08ed531">CAN_FM1R_FBM17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga698a1a5cf309ba539973ad61a08ed531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47585a76a3ddf465abad7176e993ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47585a76a3ddf465abad7176e993ca1">CAN_FM1R_FBM18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:gaa47585a76a3ddf465abad7176e993ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70c9e6ce3b2e262912480c533cb94c30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70c9e6ce3b2e262912480c533cb94c30">CAN_FM1R_FBM19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga70c9e6ce3b2e262912480c533cb94c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af2f860f3d7c3bf3509daf366143baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4af2f860f3d7c3bf3509daf366143baf">CAN_FM1R_FBM20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga4af2f860f3d7c3bf3509daf366143baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bfdcf62b11bffb9afbee7f6258f089b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bfdcf62b11bffb9afbee7f6258f089b">CAN_FM1R_FBM21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga9bfdcf62b11bffb9afbee7f6258f089b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67e71ecc049fe1c882be5e03aaecdc01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67e71ecc049fe1c882be5e03aaecdc01">CAN_FM1R_FBM22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga67e71ecc049fe1c882be5e03aaecdc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70ac1d53ad6dbc162272b92aa704eff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70ac1d53ad6dbc162272b92aa704eff4">CAN_FM1R_FBM23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga70ac1d53ad6dbc162272b92aa704eff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2befceefa1b4600adb96b1150a738dcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2befceefa1b4600adb96b1150a738dcf">CAN_FM1R_FBM24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga2befceefa1b4600adb96b1150a738dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8302ff02a952e32bd6cb5d8ce17ef94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8302ff02a952e32bd6cb5d8ce17ef94">CAN_FM1R_FBM25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:gaf8302ff02a952e32bd6cb5d8ce17ef94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ea4af83b76361928669dc1de5681bd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ea4af83b76361928669dc1de5681bd5">CAN_FM1R_FBM26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga1ea4af83b76361928669dc1de5681bd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40ca208f170b85611874b2f832623aa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40ca208f170b85611874b2f832623aa8">CAN_FM1R_FBM27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga40ca208f170b85611874b2f832623aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab41471f35878bcdff72d9cd05acf4714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab41471f35878bcdff72d9cd05acf4714">CAN_FS1R_FSC</a>&#160;&#160;&#160;((uint32_t)0x0FFFFFFFU)</td></tr>
<tr class="separator:gab41471f35878bcdff72d9cd05acf4714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5ea9e0ed17df35894fff7828c89cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab5ea9e0ed17df35894fff7828c89cad">CAN_FS1R_FSC0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaab5ea9e0ed17df35894fff7828c89cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83304e93d2e75c1cd8bfe7c2ec30c1c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83304e93d2e75c1cd8bfe7c2ec30c1c8">CAN_FS1R_FSC1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga83304e93d2e75c1cd8bfe7c2ec30c1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ba1fa61fcf851188a6f16323dda1358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ba1fa61fcf851188a6f16323dda1358">CAN_FS1R_FSC2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga0ba1fa61fcf851188a6f16323dda1358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2175f52f4308c088458f9e54a1f1354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2175f52f4308c088458f9e54a1f1354">CAN_FS1R_FSC3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gaf2175f52f4308c088458f9e54a1f1354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga791ac090d6a8f2c79cd72f9072aef30f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga791ac090d6a8f2c79cd72f9072aef30f">CAN_FS1R_FSC4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga791ac090d6a8f2c79cd72f9072aef30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4ef2030ec70a4635ca4ac38cca76cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb4ef2030ec70a4635ca4ac38cca76cb">CAN_FS1R_FSC5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gadb4ef2030ec70a4635ca4ac38cca76cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf015be41f803007b9d0b2f3371e3621b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf015be41f803007b9d0b2f3371e3621b">CAN_FS1R_FSC6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gaf015be41f803007b9d0b2f3371e3621b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga206d175417e2c787b44b0734708a5c9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga206d175417e2c787b44b0734708a5c9a">CAN_FS1R_FSC7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga206d175417e2c787b44b0734708a5c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7209f008874dadf147cb5357ee46c226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7209f008874dadf147cb5357ee46c226">CAN_FS1R_FSC8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga7209f008874dadf147cb5357ee46c226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b4d8fa56d898ad6bf66ba8a4e098eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58b4d8fa56d898ad6bf66ba8a4e098eb">CAN_FS1R_FSC9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga58b4d8fa56d898ad6bf66ba8a4e098eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93162a66091ffd4829ed8265f53fe977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93162a66091ffd4829ed8265f53fe977">CAN_FS1R_FSC10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga93162a66091ffd4829ed8265f53fe977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e0bf399ea9175123c95c7010ef527d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e0bf399ea9175123c95c7010ef527d">CAN_FS1R_FSC11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gaf2e0bf399ea9175123c95c7010ef527d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89ea9e9c914052e2aecab16d57f2569d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89ea9e9c914052e2aecab16d57f2569d">CAN_FS1R_FSC12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga89ea9e9c914052e2aecab16d57f2569d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2df1f2a554fc014529da34620739bc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2df1f2a554fc014529da34620739bc4">CAN_FS1R_FSC13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gaf2df1f2a554fc014529da34620739bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361a4228de4644d1d6a810f4d074eb5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga361a4228de4644d1d6a810f4d074eb5f">CAN_FS1R_FSC14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga361a4228de4644d1d6a810f4d074eb5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5ff2e59c16311405dc891f956c7ec96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5ff2e59c16311405dc891f956c7ec96">CAN_FS1R_FSC15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gaa5ff2e59c16311405dc891f956c7ec96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0996ddbc1dcd487c052a0ae81ab852e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0996ddbc1dcd487c052a0ae81ab852e">CAN_FS1R_FSC16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gad0996ddbc1dcd487c052a0ae81ab852e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65482dccb8701bf35d1397aadc1e7dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65482dccb8701bf35d1397aadc1e7dde">CAN_FS1R_FSC17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga65482dccb8701bf35d1397aadc1e7dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2657192999f8d7f7fdd5c5ef14d884f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2657192999f8d7f7fdd5c5ef14d884f">CAN_FS1R_FSC18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:gaf2657192999f8d7f7fdd5c5ef14d884f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd584a3a9b6d6ae964c0484decb86a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd584a3a9b6d6ae964c0484decb86a93">CAN_FS1R_FSC19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:gafd584a3a9b6d6ae964c0484decb86a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5a5e1f0f1a66d607984d02b96b7fa2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5a5e1f0f1a66d607984d02b96b7fa2a">CAN_FS1R_FSC20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gae5a5e1f0f1a66d607984d02b96b7fa2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa1d6dbc3fc5025a9e7416cc4b40cb7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa1d6dbc3fc5025a9e7416cc4b40cb7d">CAN_FS1R_FSC21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gafa1d6dbc3fc5025a9e7416cc4b40cb7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga586c662a1dd2458cd1644e597c8da86d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga586c662a1dd2458cd1644e597c8da86d">CAN_FS1R_FSC22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga586c662a1dd2458cd1644e597c8da86d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga941b39874446041b446c3102646a49b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga941b39874446041b446c3102646a49b8">CAN_FS1R_FSC23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga941b39874446041b446c3102646a49b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga702728de40ecf0afc5bc8f05ee243ece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga702728de40ecf0afc5bc8f05ee243ece">CAN_FS1R_FSC24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga702728de40ecf0afc5bc8f05ee243ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bd08e49dcb537e967ef7e8a7b30e9d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bd08e49dcb537e967ef7e8a7b30e9d0">CAN_FS1R_FSC25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga1bd08e49dcb537e967ef7e8a7b30e9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac642623c62041b1be7ce3af929c4f924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac642623c62041b1be7ce3af929c4f924">CAN_FS1R_FSC26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:gac642623c62041b1be7ce3af929c4f924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e86579ebc64eda3a65fd8d40e15af57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e86579ebc64eda3a65fd8d40e15af57">CAN_FS1R_FSC27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga9e86579ebc64eda3a65fd8d40e15af57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16fa4bf13579d29b57f7602489d043fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16fa4bf13579d29b57f7602489d043fe">CAN_FFA1R_FFA</a>&#160;&#160;&#160;((uint32_t)0x0FFFFFFFU)</td></tr>
<tr class="separator:ga16fa4bf13579d29b57f7602489d043fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1a0f95bac4fed1a801da0cdbf2a833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1a0f95bac4fed1a801da0cdbf2a833">CAN_FFA1R_FFA0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga4b1a0f95bac4fed1a801da0cdbf2a833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba35e135e17431de861e57b550421386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba35e135e17431de861e57b550421386">CAN_FFA1R_FFA1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaba35e135e17431de861e57b550421386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b64393197f5cd0bd6e4853828a98065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b64393197f5cd0bd6e4853828a98065">CAN_FFA1R_FFA2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga5b64393197f5cd0bd6e4853828a98065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga111ce1e4500e2c0f543128dddbe941e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga111ce1e4500e2c0f543128dddbe941e9">CAN_FFA1R_FFA3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga111ce1e4500e2c0f543128dddbe941e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a824c777e7fea25f580bc313ed2ece6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a824c777e7fea25f580bc313ed2ece6">CAN_FFA1R_FFA4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga8a824c777e7fea25f580bc313ed2ece6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd571c9c746225e9b856ce3a46c3bb2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd571c9c746225e9b856ce3a46c3bb2f">CAN_FFA1R_FFA5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gabd571c9c746225e9b856ce3a46c3bb2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2afec157fe9684f1fa4b4401500f035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2afec157fe9684f1fa4b4401500f035">CAN_FFA1R_FFA6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gab2afec157fe9684f1fa4b4401500f035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d70e150cfd4866ea6b0a264ad45f51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d70e150cfd4866ea6b0a264ad45f51b">CAN_FFA1R_FFA7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga2d70e150cfd4866ea6b0a264ad45f51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa802583aa70aadeb46366ff98eccaf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa802583aa70aadeb46366ff98eccaf1">CAN_FFA1R_FFA8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gafa802583aa70aadeb46366ff98eccaf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ee7da4c7e42fa7576d965c4bf94c089"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ee7da4c7e42fa7576d965c4bf94c089">CAN_FFA1R_FFA9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga6ee7da4c7e42fa7576d965c4bf94c089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ac0384eab9b0cfdb491a960279fc438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ac0384eab9b0cfdb491a960279fc438">CAN_FFA1R_FFA10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga8ac0384eab9b0cfdb491a960279fc438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd7e79ab503ec5143b5848edac71817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacd7e79ab503ec5143b5848edac71817">CAN_FFA1R_FFA11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gaacd7e79ab503ec5143b5848edac71817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7873f1526050f5e666c22fb6a7e68b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7873f1526050f5e666c22fb6a7e68b65">CAN_FFA1R_FFA12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga7873f1526050f5e666c22fb6a7e68b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74339b69a2e6f67df9b6e136089c0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac74339b69a2e6f67df9b6e136089c0ee">CAN_FFA1R_FFA13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gac74339b69a2e6f67df9b6e136089c0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bdc473bfe275c940734d2c1775d982d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bdc473bfe275c940734d2c1775d982d">CAN_FFA1R_FFA14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga6bdc473bfe275c940734d2c1775d982d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c72b1a17bc4a9c7ec3251af645e290d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c72b1a17bc4a9c7ec3251af645e290d">CAN_FFA1R_FFA15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga8c72b1a17bc4a9c7ec3251af645e290d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac411834c4a2118354f7b160c292dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadac411834c4a2118354f7b160c292dd6">CAN_FFA1R_FFA16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gadac411834c4a2118354f7b160c292dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf73b3c3d378246929f1092416546aa45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf73b3c3d378246929f1092416546aa45">CAN_FFA1R_FFA17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gaf73b3c3d378246929f1092416546aa45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc2bf72b9f9c57ddcaf09449a208a4ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc2bf72b9f9c57ddcaf09449a208a4ef">CAN_FFA1R_FFA18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:gadc2bf72b9f9c57ddcaf09449a208a4ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a2371494a1ab03e90ff471b4e88d4eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a2371494a1ab03e90ff471b4e88d4eb">CAN_FFA1R_FFA19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga7a2371494a1ab03e90ff471b4e88d4eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7359bb245f5bc6f9298bdae577c7f2d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7359bb245f5bc6f9298bdae577c7f2d1">CAN_FFA1R_FFA20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga7359bb245f5bc6f9298bdae577c7f2d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4390bdfd6fb22feb6b64de18b45304d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4390bdfd6fb22feb6b64de18b45304d8">CAN_FFA1R_FFA21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga4390bdfd6fb22feb6b64de18b45304d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga029cfaf7e13f5214dd3e056b0984b1d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga029cfaf7e13f5214dd3e056b0984b1d8">CAN_FFA1R_FFA22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga029cfaf7e13f5214dd3e056b0984b1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad969df81e8f4d8902ddf9ac76c7ff9d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad969df81e8f4d8902ddf9ac76c7ff9d2">CAN_FFA1R_FFA23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:gad969df81e8f4d8902ddf9ac76c7ff9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d1adf29e37676017c67204623a45985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d1adf29e37676017c67204623a45985">CAN_FFA1R_FFA24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga4d1adf29e37676017c67204623a45985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40553faf034d88e215c71d40c08f774e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40553faf034d88e215c71d40c08f774e">CAN_FFA1R_FFA25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga40553faf034d88e215c71d40c08f774e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d347ff7528138f59d223adf7c838440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d347ff7528138f59d223adf7c838440">CAN_FFA1R_FFA26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga1d347ff7528138f59d223adf7c838440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ace5c7e4d87bebdc36d66de6cef7442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ace5c7e4d87bebdc36d66de6cef7442">CAN_FFA1R_FFA27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga4ace5c7e4d87bebdc36d66de6cef7442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa571445875b08a9514e1d1b410a93ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa571445875b08a9514e1d1b410a93ebd">CAN_FA1R_FACT</a>&#160;&#160;&#160;((uint32_t)0x0FFFFFFFU)</td></tr>
<tr class="separator:gaa571445875b08a9514e1d1b410a93ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ec1e2f9b9ccf2b4869cdf7c7328e60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3ec1e2f9b9ccf2b4869cdf7c7328e60">CAN_FA1R_FACT0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gab3ec1e2f9b9ccf2b4869cdf7c7328e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2457026460aecb52dba7ea17237b4dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2457026460aecb52dba7ea17237b4dbe">CAN_FA1R_FACT1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga2457026460aecb52dba7ea17237b4dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66354c26d0252cc86729365b315a69ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66354c26d0252cc86729365b315a69ee">CAN_FA1R_FACT2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga66354c26d0252cc86729365b315a69ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087dc5f2bdfe084eb98d2a0d06a29f1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga087dc5f2bdfe084eb98d2a0d06a29f1d">CAN_FA1R_FACT3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga087dc5f2bdfe084eb98d2a0d06a29f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c46367b7e5ea831e34ba4cf824a63da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c46367b7e5ea831e34ba4cf824a63da">CAN_FA1R_FACT4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga6c46367b7e5ea831e34ba4cf824a63da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548238c7babf34116fdb44b4575e2664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga548238c7babf34116fdb44b4575e2664">CAN_FA1R_FACT5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga548238c7babf34116fdb44b4575e2664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae403370a70f9ea2b6f9b449cafa6a91c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae403370a70f9ea2b6f9b449cafa6a91c">CAN_FA1R_FACT6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gae403370a70f9ea2b6f9b449cafa6a91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33e9f4334cf3bf9e7e30d5edf278a02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33e9f4334cf3bf9e7e30d5edf278a02b">CAN_FA1R_FACT7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga33e9f4334cf3bf9e7e30d5edf278a02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ccbdd2932828bfa1d68777cb595f12e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ccbdd2932828bfa1d68777cb595f12e">CAN_FA1R_FACT8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga0ccbdd2932828bfa1d68777cb595f12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8e4011791e551feeae33c47ef2b6a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8e4011791e551feeae33c47ef2b6a6a">CAN_FA1R_FACT9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gaf8e4011791e551feeae33c47ef2b6a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19696d8b702b33eafe7f18aa0c6c1955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19696d8b702b33eafe7f18aa0c6c1955">CAN_FA1R_FACT10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga19696d8b702b33eafe7f18aa0c6c1955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e5e3ccd4250ad2360b91ef51248a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89e5e3ccd4250ad2360b91ef51248a66">CAN_FA1R_FACT11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga89e5e3ccd4250ad2360b91ef51248a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae78ec392640f05b20a7c6877983588ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae78ec392640f05b20a7c6877983588ae">CAN_FA1R_FACT12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gae78ec392640f05b20a7c6877983588ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa722eeef87f8a3f58ebfcb531645cc05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa722eeef87f8a3f58ebfcb531645cc05">CAN_FA1R_FACT13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gaa722eeef87f8a3f58ebfcb531645cc05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2de45b22180cee8e9b3fef000869af3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2de45b22180cee8e9b3fef000869af3">CAN_FA1R_FACT14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gae2de45b22180cee8e9b3fef000869af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e8c965500f24cb92a72038e9db3a03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e8c965500f24cb92a72038e9db3a03">CAN_FA1R_FACT15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gab9e8c965500f24cb92a72038e9db3a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4054fdf1fced195e59509a2282fd023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4054fdf1fced195e59509a2282fd023">CAN_FA1R_FACT16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gae4054fdf1fced195e59509a2282fd023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0970d03bb791397495af0762f54d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a0970d03bb791397495af0762f54d65">CAN_FA1R_FACT17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga3a0970d03bb791397495af0762f54d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ba61a8ef9d4e5cea606148281e432d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98ba61a8ef9d4e5cea606148281e432d">CAN_FA1R_FACT18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga98ba61a8ef9d4e5cea606148281e432d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87064c634cec6fc2ee70fecbb04b92c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87064c634cec6fc2ee70fecbb04b92c2">CAN_FA1R_FACT19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga87064c634cec6fc2ee70fecbb04b92c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0222f2ac5c4d4b9e6382d4dd8286bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0222f2ac5c4d4b9e6382d4dd8286bb2">CAN_FA1R_FACT20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gaa0222f2ac5c4d4b9e6382d4dd8286bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22534866322499e9d05513f0d41754fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22534866322499e9d05513f0d41754fe">CAN_FA1R_FACT21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga22534866322499e9d05513f0d41754fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9febd35acb8257833bf9dbbe18b063b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9febd35acb8257833bf9dbbe18b063b">CAN_FA1R_FACT22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gad9febd35acb8257833bf9dbbe18b063b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e95e773be98669c171971d3be8cc8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12e95e773be98669c171971d3be8cc8b">CAN_FA1R_FACT23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga12e95e773be98669c171971d3be8cc8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63dd04052a79614027b3efe30ea1724a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63dd04052a79614027b3efe30ea1724a">CAN_FA1R_FACT24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga63dd04052a79614027b3efe30ea1724a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga994fbfb885e73b4221b64f8bcb19631e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga994fbfb885e73b4221b64f8bcb19631e">CAN_FA1R_FACT25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga994fbfb885e73b4221b64f8bcb19631e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf64c2c798a0c3bbe2745bf603e034a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf64c2c798a0c3bbe2745bf603e034a89">CAN_FA1R_FACT26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:gaf64c2c798a0c3bbe2745bf603e034a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf72e900b51c3c380a81832d0314643c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf72e900b51c3c380a81832d0314643c2">CAN_FA1R_FACT27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:gaf72e900b51c3c380a81832d0314643c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38014ea45b62975627f8e222390f6819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38014ea45b62975627f8e222390f6819">CAN_F0R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga38014ea45b62975627f8e222390f6819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e01c05df79304035c7aab1c7295bf3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e01c05df79304035c7aab1c7295bf3f">CAN_F0R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga9e01c05df79304035c7aab1c7295bf3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga083282146d4db7f757fef86cf302eded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga083282146d4db7f757fef86cf302eded">CAN_F0R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga083282146d4db7f757fef86cf302eded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a1adc2e4e550a38649a2bfd3662680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4a1adc2e4e550a38649a2bfd3662680">CAN_F0R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gae4a1adc2e4e550a38649a2bfd3662680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0bfa15bf30fefb21f351228cde87981"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0bfa15bf30fefb21f351228cde87981">CAN_F0R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gaa0bfa15bf30fefb21f351228cde87981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5381c154ba89611bf4381657305ecb85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5381c154ba89611bf4381657305ecb85">CAN_F0R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga5381c154ba89611bf4381657305ecb85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae224160853946732608f00ad008a6b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae224160853946732608f00ad008a6b1a">CAN_F0R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gae224160853946732608f00ad008a6b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c44034b5f42fa8250dbb8e46bc83eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0c44034b5f42fa8250dbb8e46bc83eb">CAN_F0R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gaa0c44034b5f42fa8250dbb8e46bc83eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga465e092af3e73882f9eaffad13f36dea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga465e092af3e73882f9eaffad13f36dea">CAN_F0R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga465e092af3e73882f9eaffad13f36dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1cb7ff6d513fec365eb5a830c3746f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1cb7ff6d513fec365eb5a830c3746f0">CAN_F0R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gad1cb7ff6d513fec365eb5a830c3746f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b8a688856ca6b53417948f79932534d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b8a688856ca6b53417948f79932534d">CAN_F0R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga6b8a688856ca6b53417948f79932534d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b81011a2d626ac398a387c89055935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72b81011a2d626ac398a387c89055935">CAN_F0R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga72b81011a2d626ac398a387c89055935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac178a6710aeb6c58f725dd7f00af5d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac178a6710aeb6c58f725dd7f00af5d5a">CAN_F0R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gac178a6710aeb6c58f725dd7f00af5d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aee1182bef65da056242c4ed49dd0ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8aee1182bef65da056242c4ed49dd0ef">CAN_F0R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga8aee1182bef65da056242c4ed49dd0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe16c95f454da44949977e4225590658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe16c95f454da44949977e4225590658">CAN_F0R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gafe16c95f454da44949977e4225590658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb07dca9fddf64a3476f25f227e33e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb07dca9fddf64a3476f25f227e33e1f">CAN_F0R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gabb07dca9fddf64a3476f25f227e33e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf019423a4b07e564dfe917b859e68e80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf019423a4b07e564dfe917b859e68e80">CAN_F0R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gaf019423a4b07e564dfe917b859e68e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ee508d40637a9d558d2ab85753395bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ee508d40637a9d558d2ab85753395bd">CAN_F0R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga6ee508d40637a9d558d2ab85753395bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827a459cd51a193d571a16e1d38fac22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga827a459cd51a193d571a16e1d38fac22">CAN_F0R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga827a459cd51a193d571a16e1d38fac22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ecfbfd6f5e129d690f1cb62ee344d78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ecfbfd6f5e129d690f1cb62ee344d78">CAN_F0R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga1ecfbfd6f5e129d690f1cb62ee344d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0568e276f245e1f167e673a1f5b92e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a0568e276f245e1f167e673a1f5b92e">CAN_F0R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga3a0568e276f245e1f167e673a1f5b92e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb71599bae1e35e750524708ac5824f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb71599bae1e35e750524708ac5824f1">CAN_F0R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gabb71599bae1e35e750524708ac5824f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7589f9a62f9f5406934266820a265f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7589f9a62f9f5406934266820a265f3a">CAN_F0R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga7589f9a62f9f5406934266820a265f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a0db2ff3fcf3ecd929d61e548905685"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a0db2ff3fcf3ecd929d61e548905685">CAN_F0R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga7a0db2ff3fcf3ecd929d61e548905685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2161321c3b0857a9ca07bc45ac9cd1be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2161321c3b0857a9ca07bc45ac9cd1be">CAN_F0R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga2161321c3b0857a9ca07bc45ac9cd1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85c1d5ccfd6241059822a3aadc1053d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa85c1d5ccfd6241059822a3aadc1053d">CAN_F0R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:gaa85c1d5ccfd6241059822a3aadc1053d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d82ba565f065b4dec733d002c02498b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d82ba565f065b4dec733d002c02498b">CAN_F0R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga2d82ba565f065b4dec733d002c02498b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199d63d7155cb5212982d4902e31e70c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga199d63d7155cb5212982d4902e31e70c">CAN_F0R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga199d63d7155cb5212982d4902e31e70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac82d92ad6fb51b340e8a52da903e1009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac82d92ad6fb51b340e8a52da903e1009">CAN_F0R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:gac82d92ad6fb51b340e8a52da903e1009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa0a651933135336bc14baa3e0a56ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa0a651933135336bc14baa3e0a56ab1">CAN_F0R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:gaaa0a651933135336bc14baa3e0a56ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2a1d8bb83dfcd9f13d25e8ed098b54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad2a1d8bb83dfcd9f13d25e8ed098b54">CAN_F0R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:gaad2a1d8bb83dfcd9f13d25e8ed098b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c9745bc78a65538cbe0fb0d09911554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c9745bc78a65538cbe0fb0d09911554">CAN_F0R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga6c9745bc78a65538cbe0fb0d09911554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf74bbd84aff2eb3891f6f6d0c418793c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf74bbd84aff2eb3891f6f6d0c418793c">CAN_F1R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaf74bbd84aff2eb3891f6f6d0c418793c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2cb33663f4220e5a0d416cbddcec193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2cb33663f4220e5a0d416cbddcec193">CAN_F1R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaa2cb33663f4220e5a0d416cbddcec193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86d75200e9ead1afbe88add086ac4bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86d75200e9ead1afbe88add086ac4bb4">CAN_F1R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga86d75200e9ead1afbe88add086ac4bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4dbe3b567fca94f5d5e4c877e0383d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4dbe3b567fca94f5d5e4c877e0383d4">CAN_F1R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gaa4dbe3b567fca94f5d5e4c877e0383d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab74c1e5fba0af06b783289d56a8d743a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab74c1e5fba0af06b783289d56a8d743a">CAN_F1R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gab74c1e5fba0af06b783289d56a8d743a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga163dda15630c6f057bac420a8cb393d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga163dda15630c6f057bac420a8cb393d8">CAN_F1R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga163dda15630c6f057bac420a8cb393d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd27041e24d500c940abed9aaa53910d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd27041e24d500c940abed9aaa53910d">CAN_F1R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gadd27041e24d500c940abed9aaa53910d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadfffc15f309b85cc3abd7439ea4b8c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadfffc15f309b85cc3abd7439ea4b8c6">CAN_F1R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gaadfffc15f309b85cc3abd7439ea4b8c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf2588b13464de27f12768d33a75d2ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf2588b13464de27f12768d33a75d2ba">CAN_F1R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gadf2588b13464de27f12768d33a75d2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga979839e5c63f94eb294a09b74f5c09bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga979839e5c63f94eb294a09b74f5c09bf">CAN_F1R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga979839e5c63f94eb294a09b74f5c09bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f049fa606d557a8a468747c6d285357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f049fa606d557a8a468747c6d285357">CAN_F1R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga7f049fa606d557a8a468747c6d285357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43409866ee9e6ea1712f50679a4bb212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43409866ee9e6ea1712f50679a4bb212">CAN_F1R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga43409866ee9e6ea1712f50679a4bb212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f86fb2f2080f513d8392d389cdaa1fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f86fb2f2080f513d8392d389cdaa1fd">CAN_F1R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga3f86fb2f2080f513d8392d389cdaa1fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c1b7aeeb196a6564b2b3f049590520e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1b7aeeb196a6564b2b3f049590520e">CAN_F1R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga2c1b7aeeb196a6564b2b3f049590520e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45bad406315318f9cecb0c783ac7218d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45bad406315318f9cecb0c783ac7218d">CAN_F1R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga45bad406315318f9cecb0c783ac7218d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b105deaf668c0e04950be0de975bcde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b105deaf668c0e04950be0de975bcde">CAN_F1R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga9b105deaf668c0e04950be0de975bcde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84fabcf9736d7ef78587ff63cb6b1373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84fabcf9736d7ef78587ff63cb6b1373">CAN_F1R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga84fabcf9736d7ef78587ff63cb6b1373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga966d41aca2269fd8cb6830dbbd176140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga966d41aca2269fd8cb6830dbbd176140">CAN_F1R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga966d41aca2269fd8cb6830dbbd176140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a53cd0cf8722dc63b8ff26d4b0fa0f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a53cd0cf8722dc63b8ff26d4b0fa0f7">CAN_F1R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga9a53cd0cf8722dc63b8ff26d4b0fa0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fb64b2b59f73045b3ead12ab1211b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fb64b2b59f73045b3ead12ab1211b4b">CAN_F1R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga3fb64b2b59f73045b3ead12ab1211b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad558faeeeaf748bdface31d4bd3ed5b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad558faeeeaf748bdface31d4bd3ed5b6">CAN_F1R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gad558faeeeaf748bdface31d4bd3ed5b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16bc53f206b1f318e5fe8c248294fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab16bc53f206b1f318e5fe8c248294fec">CAN_F1R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gab16bc53f206b1f318e5fe8c248294fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42841c82744146dc70e8e679b5904e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42841c82744146dc70e8e679b5904e02">CAN_F1R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga42841c82744146dc70e8e679b5904e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1f961b642e42faaaf495c9ec099c128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1f961b642e42faaaf495c9ec099c128">CAN_F1R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:gad1f961b642e42faaaf495c9ec099c128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96670686c71a15631ec2f772973dd7d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96670686c71a15631ec2f772973dd7d5">CAN_F1R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga96670686c71a15631ec2f772973dd7d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2d8b1a30c3a6ae1f75369abc445ab7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d8b1a30c3a6ae1f75369abc445ab7d">CAN_F1R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:gaa2d8b1a30c3a6ae1f75369abc445ab7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf027c958889ab93acfb1b86988269874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf027c958889ab93acfb1b86988269874">CAN_F1R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:gaf027c958889ab93acfb1b86988269874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32400e283bc0037da21f0c913bb860b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32400e283bc0037da21f0c913bb860b6">CAN_F1R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga32400e283bc0037da21f0c913bb860b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0467d664f27b3ca8ef4ad220593c46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb0467d664f27b3ca8ef4ad220593c46">CAN_F1R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:gadb0467d664f27b3ca8ef4ad220593c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c3e3090ab67a54830be208a628efd8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c3e3090ab67a54830be208a628efd8f">CAN_F1R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga1c3e3090ab67a54830be208a628efd8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85034e026be1af5e45e5d15537449e6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85034e026be1af5e45e5d15537449e6d">CAN_F1R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga85034e026be1af5e45e5d15537449e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ddfc083d58a190057fb67e4eb31136b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ddfc083d58a190057fb67e4eb31136b">CAN_F1R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga6ddfc083d58a190057fb67e4eb31136b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf17f4c3e553020ee893415796bd29d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf17f4c3e553020ee893415796bd29d84">CAN_F2R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaf17f4c3e553020ee893415796bd29d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97de172023462e5f40d4b420209809b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae97de172023462e5f40d4b420209809b">CAN_F2R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gae97de172023462e5f40d4b420209809b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23008ac61893eb6a65ab9041c53a84ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23008ac61893eb6a65ab9041c53a84ee">CAN_F2R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga23008ac61893eb6a65ab9041c53a84ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad559580b386d0c621a6bf7292c706e36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad559580b386d0c621a6bf7292c706e36">CAN_F2R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gad559580b386d0c621a6bf7292c706e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e52ca421788d68f3edb9a52434374dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e52ca421788d68f3edb9a52434374dd">CAN_F2R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga0e52ca421788d68f3edb9a52434374dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a97a9711a0a53a7ee18907e95d8887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96a97a9711a0a53a7ee18907e95d8887">CAN_F2R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga96a97a9711a0a53a7ee18907e95d8887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f73f1bd0d3246f27d7a91a620fb3cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f73f1bd0d3246f27d7a91a620fb3cc7">CAN_F2R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga6f73f1bd0d3246f27d7a91a620fb3cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72bf4a6050af614eb1ac85c76feb95cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72bf4a6050af614eb1ac85c76feb95cc">CAN_F2R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga72bf4a6050af614eb1ac85c76feb95cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad484c083bc2023deda5840facc549908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad484c083bc2023deda5840facc549908">CAN_F2R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gad484c083bc2023deda5840facc549908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d0e05e4824f05e2cf12b3d0a0b7f319"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d0e05e4824f05e2cf12b3d0a0b7f319">CAN_F2R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga0d0e05e4824f05e2cf12b3d0a0b7f319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022da7a86e8174aff1054eb1aef2c73c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga022da7a86e8174aff1054eb1aef2c73c">CAN_F2R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga022da7a86e8174aff1054eb1aef2c73c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf715fa1ef43c8461408944e4aecec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedf715fa1ef43c8461408944e4aecec7">CAN_F2R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gaedf715fa1ef43c8461408944e4aecec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47960a79c582cbc9bfef85c411a2be94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47960a79c582cbc9bfef85c411a2be94">CAN_F2R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga47960a79c582cbc9bfef85c411a2be94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8c6e3cf3a4d1e9d722e820a3a0c1b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8c6e3cf3a4d1e9d722e820a3a0c1b6a">CAN_F2R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gae8c6e3cf3a4d1e9d722e820a3a0c1b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421a366074fb422686461a92abd1259e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga421a366074fb422686461a92abd1259e">CAN_F2R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga421a366074fb422686461a92abd1259e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga178a0308db954b97818401be1f28a990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga178a0308db954b97818401be1f28a990">CAN_F2R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga178a0308db954b97818401be1f28a990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab60aef7e45f8d12777032321a33cdb38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab60aef7e45f8d12777032321a33cdb38">CAN_F2R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gab60aef7e45f8d12777032321a33cdb38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0483dac5b6986246a3ba106fbeb8e3bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0483dac5b6986246a3ba106fbeb8e3bd">CAN_F2R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga0483dac5b6986246a3ba106fbeb8e3bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga259b472c9c9f158e1701c8b8d5a940b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga259b472c9c9f158e1701c8b8d5a940b9">CAN_F2R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga259b472c9c9f158e1701c8b8d5a940b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23db612c79422bee815e437d6aaf5a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23db612c79422bee815e437d6aaf5a6c">CAN_F2R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga23db612c79422bee815e437d6aaf5a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef9a469e877bfa29f4edb66730c43d43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef9a469e877bfa29f4edb66730c43d43">CAN_F2R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gaef9a469e877bfa29f4edb66730c43d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4edc4a54cc13f63afe8dbe3aa37776a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4edc4a54cc13f63afe8dbe3aa37776a5">CAN_F2R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga4edc4a54cc13f63afe8dbe3aa37776a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga169f5fb3dd35ae2b048c8c05c3e202d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga169f5fb3dd35ae2b048c8c05c3e202d7">CAN_F2R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga169f5fb3dd35ae2b048c8c05c3e202d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0073b206235b3c33a9b831e5027e3bf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0073b206235b3c33a9b831e5027e3bf0">CAN_F2R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga0073b206235b3c33a9b831e5027e3bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga459caea38417d17c042e52ba38eb3c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga459caea38417d17c042e52ba38eb3c1b">CAN_F2R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga459caea38417d17c042e52ba38eb3c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0da8cd8657f6e67f1d86fc9f695bb4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0da8cd8657f6e67f1d86fc9f695bb4e">CAN_F2R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:gae0da8cd8657f6e67f1d86fc9f695bb4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c9ae7f2eca3db813737c49d49f2b08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80c9ae7f2eca3db813737c49d49f2b08">CAN_F2R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga80c9ae7f2eca3db813737c49d49f2b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d6b6c109e359e3d2a07e6626c2b4aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d6b6c109e359e3d2a07e6626c2b4aff">CAN_F2R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga1d6b6c109e359e3d2a07e6626c2b4aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c4d05997d8930291c8ab2bb19545714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c4d05997d8930291c8ab2bb19545714">CAN_F2R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga3c4d05997d8930291c8ab2bb19545714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5431f98aafd2a7f8158a335d65ebea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5431f98aafd2a7f8158a335d65ebea1">CAN_F2R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:gad5431f98aafd2a7f8158a335d65ebea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad79345a758898023543bd5384be09758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad79345a758898023543bd5384be09758">CAN_F2R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:gad79345a758898023543bd5384be09758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaada8442f47c1fffb00c13e404d036122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaada8442f47c1fffb00c13e404d036122">CAN_F2R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:gaada8442f47c1fffb00c13e404d036122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc065319a9862c1f5ca7326b790ef53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc065319a9862c1f5ca7326b790ef53">CAN_F3R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga6bc065319a9862c1f5ca7326b790ef53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e636521c72a20aa8380fe4fe150b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42e636521c72a20aa8380fe4fe150b91">CAN_F3R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga42e636521c72a20aa8380fe4fe150b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga217f5b77e4fefb2d1135187ee2b5bbf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga217f5b77e4fefb2d1135187ee2b5bbf2">CAN_F3R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga217f5b77e4fefb2d1135187ee2b5bbf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7693dcf6c0011bbeb19e0413a5ce1f56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7693dcf6c0011bbeb19e0413a5ce1f56">CAN_F3R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga7693dcf6c0011bbeb19e0413a5ce1f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bffde5d3e1e2e75f4facc98903620f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bffde5d3e1e2e75f4facc98903620f7">CAN_F3R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga0bffde5d3e1e2e75f4facc98903620f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30ccdfd3676f314e749cc205ffcfe1cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30ccdfd3676f314e749cc205ffcfe1cf">CAN_F3R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga30ccdfd3676f314e749cc205ffcfe1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b2aa80397b4961a33b41303aa348ea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b2aa80397b4961a33b41303aa348ea1">CAN_F3R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga2b2aa80397b4961a33b41303aa348ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b7072c9b829c7df660eb2dea05ee8d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b7072c9b829c7df660eb2dea05ee8d8">CAN_F3R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga7b7072c9b829c7df660eb2dea05ee8d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad016208d1aa9008aaba9a887a1e8b6fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad016208d1aa9008aaba9a887a1e8b6fa">CAN_F3R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gad016208d1aa9008aaba9a887a1e8b6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4f4f0d2b56860e36f7777ab397e8609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4f4f0d2b56860e36f7777ab397e8609">CAN_F3R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gad4f4f0d2b56860e36f7777ab397e8609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcfc2559b456c3af3804a22e0fb5c50d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcfc2559b456c3af3804a22e0fb5c50d">CAN_F3R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gadcfc2559b456c3af3804a22e0fb5c50d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df8031e3a2f661b45fdbde58a26c6b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7df8031e3a2f661b45fdbde58a26c6b6">CAN_F3R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga7df8031e3a2f661b45fdbde58a26c6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d">CAN_F3R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95fc8c778ffa6deac5a202985fdd98ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95fc8c778ffa6deac5a202985fdd98ae">CAN_F3R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga95fc8c778ffa6deac5a202985fdd98ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c4a4998f2ddc12771da116b1c20d765"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c4a4998f2ddc12771da116b1c20d765">CAN_F3R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga0c4a4998f2ddc12771da116b1c20d765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fb6157fc48147e6c74ed348d156bfa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fb6157fc48147e6c74ed348d156bfa1">CAN_F3R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga5fb6157fc48147e6c74ed348d156bfa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadcf2a14e752519bf8a90129fb9d42b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadcf2a14e752519bf8a90129fb9d42b1">CAN_F3R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gaadcf2a14e752519bf8a90129fb9d42b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c5296c991b481548302478df85e477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c5296c991b481548302478df85e477">CAN_F3R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga47c5296c991b481548302478df85e477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657b8cda94fd736a4831ab4086ae746f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657b8cda94fd736a4831ab4086ae746f">CAN_F3R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga657b8cda94fd736a4831ab4086ae746f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga435edc4b2055ac2d1c3ce616a9c1b236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga435edc4b2055ac2d1c3ce616a9c1b236">CAN_F3R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga435edc4b2055ac2d1c3ce616a9c1b236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa508de7087eb832ecaf353a4b6821ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa508de7087eb832ecaf353a4b6821ef">CAN_F3R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gaaa508de7087eb832ecaf353a4b6821ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga643ceb9293665b8307e63ae0e1700d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga643ceb9293665b8307e63ae0e1700d91">CAN_F3R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga643ceb9293665b8307e63ae0e1700d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f5887e884fcf423d680798f4e372bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f5887e884fcf423d680798f4e372bb">CAN_F3R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga91f5887e884fcf423d680798f4e372bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6adc9c7706f39f7c33760fe6b8c5d17e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6adc9c7706f39f7c33760fe6b8c5d17e">CAN_F3R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga6adc9c7706f39f7c33760fe6b8c5d17e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7581186f0241f6db9f63a0a0db22919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7581186f0241f6db9f63a0a0db22919">CAN_F3R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:gad7581186f0241f6db9f63a0a0db22919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43b4c084e802398ad265ceb69cfd7519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43b4c084e802398ad265ceb69cfd7519">CAN_F3R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga43b4c084e802398ad265ceb69cfd7519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade732503a8d41e3f1bb338a2a8103bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade732503a8d41e3f1bb338a2a8103bd2">CAN_F3R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:gade732503a8d41e3f1bb338a2a8103bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7539a7f651425a757a549205544e508c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7539a7f651425a757a549205544e508c">CAN_F3R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga7539a7f651425a757a549205544e508c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ec25e4ba3ebaf53780e2b8da63e4a3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ec25e4ba3ebaf53780e2b8da63e4a3b">CAN_F3R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga1ec25e4ba3ebaf53780e2b8da63e4a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8268be8b5477f813c165e851acd41a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8268be8b5477f813c165e851acd41a2">CAN_F3R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:gae8268be8b5477f813c165e851acd41a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga494ad7f35d8552b8494379916a987074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga494ad7f35d8552b8494379916a987074">CAN_F3R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga494ad7f35d8552b8494379916a987074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bbe0d2d24dc95e10156c2541feb4c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15bbe0d2d24dc95e10156c2541feb4c4">CAN_F3R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga15bbe0d2d24dc95e10156c2541feb4c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eb0d4d21c082c8381271ab146431993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eb0d4d21c082c8381271ab146431993">CAN_F4R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga0eb0d4d21c082c8381271ab146431993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91922c78bf92f051b8e8abbf9cc1f6e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91922c78bf92f051b8e8abbf9cc1f6e9">CAN_F4R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga91922c78bf92f051b8e8abbf9cc1f6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae56f77f869114e69525353f96004f955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae56f77f869114e69525353f96004f955">CAN_F4R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gae56f77f869114e69525353f96004f955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga951a8213e55b01ecedcef870c85841e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga951a8213e55b01ecedcef870c85841e7">CAN_F4R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga951a8213e55b01ecedcef870c85841e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga453f90cdd0b520b7d65e19af3868d4ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga453f90cdd0b520b7d65e19af3868d4ec">CAN_F4R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga453f90cdd0b520b7d65e19af3868d4ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace348ba56c1f9676e5b605a6fe0cd52e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace348ba56c1f9676e5b605a6fe0cd52e">CAN_F4R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gace348ba56c1f9676e5b605a6fe0cd52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99d36b50a16c38b2006fdba4683ddd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae99d36b50a16c38b2006fdba4683ddd9">CAN_F4R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gae99d36b50a16c38b2006fdba4683ddd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d61ae4af9acc61476493b640cfb4745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d61ae4af9acc61476493b640cfb4745">CAN_F4R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga5d61ae4af9acc61476493b640cfb4745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89ded00ec0b6c0918b019457d6cf43f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89ded00ec0b6c0918b019457d6cf43f5">CAN_F4R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga89ded00ec0b6c0918b019457d6cf43f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac658a1ced873fd9dff54833d8c413536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac658a1ced873fd9dff54833d8c413536">CAN_F4R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gac658a1ced873fd9dff54833d8c413536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad06bc748776a78f008895be9e0cc7a1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad06bc748776a78f008895be9e0cc7a1d">CAN_F4R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gad06bc748776a78f008895be9e0cc7a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf612f239dcf45bd933136a5c8c5909f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf612f239dcf45bd933136a5c8c5909f9">CAN_F4R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gaf612f239dcf45bd933136a5c8c5909f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dc611a52acf6dfa1df7ebf867bc7e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6dc611a52acf6dfa1df7ebf867bc7e2f">CAN_F4R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga6dc611a52acf6dfa1df7ebf867bc7e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1736bc2808a37aa82358fe1c36c963a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1736bc2808a37aa82358fe1c36c963a6">CAN_F4R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga1736bc2808a37aa82358fe1c36c963a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d7ec466bbf196a41f6da2a7b506675d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d7ec466bbf196a41f6da2a7b506675d">CAN_F4R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga7d7ec466bbf196a41f6da2a7b506675d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad30ff7e7b0c0f7e56821ecbcd6fcc23c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad30ff7e7b0c0f7e56821ecbcd6fcc23c">CAN_F4R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gad30ff7e7b0c0f7e56821ecbcd6fcc23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199bd29b6f3ff56150a9dcd71c8ea13f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga199bd29b6f3ff56150a9dcd71c8ea13f">CAN_F4R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga199bd29b6f3ff56150a9dcd71c8ea13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga893837534cbc7a043fa995de4619e2da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga893837534cbc7a043fa995de4619e2da">CAN_F4R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga893837534cbc7a043fa995de4619e2da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551e80c41958417cbcf1d0c53e4947a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga551e80c41958417cbcf1d0c53e4947a3">CAN_F4R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga551e80c41958417cbcf1d0c53e4947a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80d9a946bd39dae4b0a862cf21f262ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80d9a946bd39dae4b0a862cf21f262ed">CAN_F4R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga80d9a946bd39dae4b0a862cf21f262ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5646609987ce174cf3b94bb4538172f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5646609987ce174cf3b94bb4538172f4">CAN_F4R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga5646609987ce174cf3b94bb4538172f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga356faa77de97c61e9b5f6b763173a987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga356faa77de97c61e9b5f6b763173a987">CAN_F4R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga356faa77de97c61e9b5f6b763173a987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6b246b3df35cc1db06e8c809137562f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6b246b3df35cc1db06e8c809137562f">CAN_F4R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gac6b246b3df35cc1db06e8c809137562f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4882da3ee5be3aed3d5eb46923859674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4882da3ee5be3aed3d5eb46923859674">CAN_F4R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga4882da3ee5be3aed3d5eb46923859674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e178aa8c6f98a866aaae511b9da86c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e178aa8c6f98a866aaae511b9da86c8">CAN_F4R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga1e178aa8c6f98a866aaae511b9da86c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5ca327060530761d71362d39b2d364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a5ca327060530761d71362d39b2d364">CAN_F4R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga9a5ca327060530761d71362d39b2d364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeabe4836aed74af4adba72b2c7684a6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeabe4836aed74af4adba72b2c7684a6e">CAN_F4R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:gaeabe4836aed74af4adba72b2c7684a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa8e7d74919e74723f7df71357cc994a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa8e7d74919e74723f7df71357cc994a">CAN_F4R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:gaaa8e7d74919e74723f7df71357cc994a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2b2b9bd5b397e58d57fb379546110b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2b2b9bd5b397e58d57fb379546110b">CAN_F4R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga6e2b2b9bd5b397e58d57fb379546110b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb165ede225dc35a825647e5efcab437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb165ede225dc35a825647e5efcab437">CAN_F4R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:gaeb165ede225dc35a825647e5efcab437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7898b1f422424fd7fc0896b908748e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7898b1f422424fd7fc0896b908748e7c">CAN_F4R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga7898b1f422424fd7fc0896b908748e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92d7e6a44e87911e9cc14f6bff854fa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92d7e6a44e87911e9cc14f6bff854fa2">CAN_F4R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga92d7e6a44e87911e9cc14f6bff854fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cdf98e317662e286ad2a3344ee516df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cdf98e317662e286ad2a3344ee516df">CAN_F5R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga5cdf98e317662e286ad2a3344ee516df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac814c424ed2ccc11645da6e62f3fb81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac814c424ed2ccc11645da6e62f3fb81">CAN_F5R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaac814c424ed2ccc11645da6e62f3fb81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b0af1936dd43bd319614e3298fd28d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b0af1936dd43bd319614e3298fd28d1">CAN_F5R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga4b0af1936dd43bd319614e3298fd28d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013f84e3f3f0e148d3a9a071ccbf6738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga013f84e3f3f0e148d3a9a071ccbf6738">CAN_F5R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga013f84e3f3f0e148d3a9a071ccbf6738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cfc330921811d76ed6476d6935e84e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cfc330921811d76ed6476d6935e84e7">CAN_F5R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga7cfc330921811d76ed6476d6935e84e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9aebaa8e61198240c1564ce73acb1d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9aebaa8e61198240c1564ce73acb1d2">CAN_F5R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gaf9aebaa8e61198240c1564ce73acb1d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea331fb6273fda80a8f5a3dc8eaf6f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadea331fb6273fda80a8f5a3dc8eaf6f4">CAN_F5R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gadea331fb6273fda80a8f5a3dc8eaf6f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc7dfaacfba6a42a17b16281f690f952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc7dfaacfba6a42a17b16281f690f952">CAN_F5R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gafc7dfaacfba6a42a17b16281f690f952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba0938e0f55773406fd59c2a0bd7c46e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba0938e0f55773406fd59c2a0bd7c46e">CAN_F5R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gaba0938e0f55773406fd59c2a0bd7c46e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9715c4445159d0068172309092e574e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9715c4445159d0068172309092e574e3">CAN_F5R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga9715c4445159d0068172309092e574e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7de15e73395473569a447023dae53c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7de15e73395473569a447023dae53c4">CAN_F5R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gae7de15e73395473569a447023dae53c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b60e0befdf681694bc4123b4b7f7bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39b60e0befdf681694bc4123b4b7f7bd">CAN_F5R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga39b60e0befdf681694bc4123b4b7f7bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc4598d0d603c802b7140f967d84e5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bc4598d0d603c802b7140f967d84e5c">CAN_F5R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga0bc4598d0d603c802b7140f967d84e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8b4439ac4bc79ff74d21060ff533b12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8b4439ac4bc79ff74d21060ff533b12">CAN_F5R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gac8b4439ac4bc79ff74d21060ff533b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d117ee64d9c1673f22f12f24bd481a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d117ee64d9c1673f22f12f24bd481a4">CAN_F5R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga0d117ee64d9c1673f22f12f24bd481a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf761c448bf29c4d93f4c2a75981fa049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf761c448bf29c4d93f4c2a75981fa049">CAN_F5R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gaf761c448bf29c4d93f4c2a75981fa049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87543e5b7c48580ca9925402ab6ca5a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87543e5b7c48580ca9925402ab6ca5a7">CAN_F5R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga87543e5b7c48580ca9925402ab6ca5a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9c39ec4649cd68a540c88c3c64d506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b9c39ec4649cd68a540c88c3c64d506">CAN_F5R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga9b9c39ec4649cd68a540c88c3c64d506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4992301536d388de215273769708b843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4992301536d388de215273769708b843">CAN_F5R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga4992301536d388de215273769708b843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab21c0b793d7aff03497a95d5c6528ab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab21c0b793d7aff03497a95d5c6528ab2">CAN_F5R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:gab21c0b793d7aff03497a95d5c6528ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1c4c5d06a9da5f853aaede3470b07f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1c4c5d06a9da5f853aaede3470b07f4">CAN_F5R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gaf1c4c5d06a9da5f853aaede3470b07f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91214f1f7dbb4b75b0c425624640fd76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91214f1f7dbb4b75b0c425624640fd76">CAN_F5R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga91214f1f7dbb4b75b0c425624640fd76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b24151a68c59fe0f3aa15e498fdc739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b24151a68c59fe0f3aa15e498fdc739">CAN_F5R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga1b24151a68c59fe0f3aa15e498fdc739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea89ef2e5c3dafae174b671c8e083d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadea89ef2e5c3dafae174b671c8e083d2">CAN_F5R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:gadea89ef2e5c3dafae174b671c8e083d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2acccf9ab5708116cd888f2d65da54cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2acccf9ab5708116cd888f2d65da54cc">CAN_F5R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga2acccf9ab5708116cd888f2d65da54cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c0b9425117a2409b61032a9c746c2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c0b9425117a2409b61032a9c746c2b5">CAN_F5R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga3c0b9425117a2409b61032a9c746c2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0d31d96e75ea32299e78845f584632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0d31d96e75ea32299e78845f584632">CAN_F5R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga0a0d31d96e75ea32299e78845f584632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade5db4ad8b19580b895356fff66bb6be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade5db4ad8b19580b895356fff66bb6be">CAN_F5R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:gade5db4ad8b19580b895356fff66bb6be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4acec834c3eaf55af5e745d6988ddc1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4acec834c3eaf55af5e745d6988ddc1e">CAN_F5R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga4acec834c3eaf55af5e745d6988ddc1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga923a0086ada8e09a9202338b588f27d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga923a0086ada8e09a9202338b588f27d1">CAN_F5R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga923a0086ada8e09a9202338b588f27d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga840d2b3f751753e9d21b2e23506e6995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga840d2b3f751753e9d21b2e23506e6995">CAN_F5R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga840d2b3f751753e9d21b2e23506e6995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8d28066798958e5730a95353690bcd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8d28066798958e5730a95353690bcd0">CAN_F5R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:gac8d28066798958e5730a95353690bcd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb57fe42259bd37deffe11eded640c76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb57fe42259bd37deffe11eded640c76">CAN_F6R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gacb57fe42259bd37deffe11eded640c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1de288e28d5547106645ecc5b0c47f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1de288e28d5547106645ecc5b0c47f2a">CAN_F6R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga1de288e28d5547106645ecc5b0c47f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa8662caaa28aee37b2689f55400b75c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa8662caaa28aee37b2689f55400b75c">CAN_F6R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gaaa8662caaa28aee37b2689f55400b75c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4ccedde67989fcbaa84cae9cae4b1eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4ccedde67989fcbaa84cae9cae4b1eb">CAN_F6R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gae4ccedde67989fcbaa84cae9cae4b1eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45b063b3c14fd27bd63c03f878ac6cfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45b063b3c14fd27bd63c03f878ac6cfc">CAN_F6R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga45b063b3c14fd27bd63c03f878ac6cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32f8566fab72dec6d52ad7262e67cbcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32f8566fab72dec6d52ad7262e67cbcc">CAN_F6R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga32f8566fab72dec6d52ad7262e67cbcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8636ecdacc3ca05d69e66737b7f2e7cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8636ecdacc3ca05d69e66737b7f2e7cf">CAN_F6R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga8636ecdacc3ca05d69e66737b7f2e7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb555ddab4853625c9b48b24e88d0dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb555ddab4853625c9b48b24e88d0dd8">CAN_F6R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gadb555ddab4853625c9b48b24e88d0dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1e7ca2d014d77152ff0e6bbb8d5fb63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1e7ca2d014d77152ff0e6bbb8d5fb63">CAN_F6R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gaa1e7ca2d014d77152ff0e6bbb8d5fb63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4dc5e57c209eb4d3c5ed94b3a2e897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe4dc5e57c209eb4d3c5ed94b3a2e897">CAN_F6R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gafe4dc5e57c209eb4d3c5ed94b3a2e897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63ca9ec114f553d68e0b0d38ae57ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa63ca9ec114f553d68e0b0d38ae57ff0">CAN_F6R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gaa63ca9ec114f553d68e0b0d38ae57ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf3394a2675a7cb30556a40cc5b77c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf3394a2675a7cb30556a40cc5b77c08">CAN_F6R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gadf3394a2675a7cb30556a40cc5b77c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c9c04edb492e48619de926196ab695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9c9c04edb492e48619de926196ab695">CAN_F6R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gae9c9c04edb492e48619de926196ab695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga070e91897e07ae11a9d2f60ff31e196a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga070e91897e07ae11a9d2f60ff31e196a">CAN_F6R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga070e91897e07ae11a9d2f60ff31e196a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3479321a85f1f55e24a1b56d13226a22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3479321a85f1f55e24a1b56d13226a22">CAN_F6R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga3479321a85f1f55e24a1b56d13226a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a998a2b37fde5207b286a58c115a9e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a998a2b37fde5207b286a58c115a9e8">CAN_F6R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga9a998a2b37fde5207b286a58c115a9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga891ad3d341cee397d49fc982c509f7d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga891ad3d341cee397d49fc982c509f7d5">CAN_F6R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga891ad3d341cee397d49fc982c509f7d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a70606f1b07a6bbb5ae4fe8ad374e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4a70606f1b07a6bbb5ae4fe8ad374e5">CAN_F6R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gac4a70606f1b07a6bbb5ae4fe8ad374e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1542ea54030e3052c8991b249cd0e504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1542ea54030e3052c8991b249cd0e504">CAN_F6R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga1542ea54030e3052c8991b249cd0e504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e1a7c680bcfc57c6cc521cbaa0749d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e1a7c680bcfc57c6cc521cbaa0749d6">CAN_F6R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga1e1a7c680bcfc57c6cc521cbaa0749d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fba31d938ab3492c8855c26bebfbef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fba31d938ab3492c8855c26bebfbef2">CAN_F6R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga6fba31d938ab3492c8855c26bebfbef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga556f3b08cee839e038109e604e5bba4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga556f3b08cee839e038109e604e5bba4c">CAN_F6R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga556f3b08cee839e038109e604e5bba4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc41162219ed6f5be1b5ae7ba328754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdc41162219ed6f5be1b5ae7ba328754">CAN_F6R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gafdc41162219ed6f5be1b5ae7ba328754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f4fd5c28d2fd7475081b39b2b358c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f4fd5c28d2fd7475081b39b2b358c6">CAN_F6R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga89f4fd5c28d2fd7475081b39b2b358c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5eb9d0f3cad0eeea398f2ba5fd83cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5eb9d0f3cad0eeea398f2ba5fd83cf2">CAN_F6R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:gac5eb9d0f3cad0eeea398f2ba5fd83cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3fa46e9d1fafcb3eb1189d6d43692cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3fa46e9d1fafcb3eb1189d6d43692cd">CAN_F6R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:gaa3fa46e9d1fafcb3eb1189d6d43692cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9168b4d12ddb654b397ce3ffb66af4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9168b4d12ddb654b397ce3ffb66af4c">CAN_F6R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:gab9168b4d12ddb654b397ce3ffb66af4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga610fdf301fb1cff5af38f83b4e0c81b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga610fdf301fb1cff5af38f83b4e0c81b1">CAN_F6R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga610fdf301fb1cff5af38f83b4e0c81b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a3e033aae51ff31b75fb801599232f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a3e033aae51ff31b75fb801599232f5">CAN_F6R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga8a3e033aae51ff31b75fb801599232f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga868ae6fc3bbe273b44d250791a80df58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga868ae6fc3bbe273b44d250791a80df58">CAN_F6R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga868ae6fc3bbe273b44d250791a80df58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe08696e215f9e8f1605e60e4817dd8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe08696e215f9e8f1605e60e4817dd8b">CAN_F6R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:gafe08696e215f9e8f1605e60e4817dd8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69b2dffd9969ff8658b45a7a2bb1c5ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69b2dffd9969ff8658b45a7a2bb1c5ee">CAN_F6R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga69b2dffd9969ff8658b45a7a2bb1c5ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2217bcc5b82de25751d3984884b0e0c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2217bcc5b82de25751d3984884b0e0c1">CAN_F7R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga2217bcc5b82de25751d3984884b0e0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf71cbdd5cbe109fde119adb86d64f0a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf71cbdd5cbe109fde119adb86d64f0a7">CAN_F7R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaf71cbdd5cbe109fde119adb86d64f0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0a7a004058a6b10b5cb3374eb82dd1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0a7a004058a6b10b5cb3374eb82dd1d">CAN_F7R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gaa0a7a004058a6b10b5cb3374eb82dd1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2224329373b490c8dd4f0c148ef58997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2224329373b490c8dd4f0c148ef58997">CAN_F7R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga2224329373b490c8dd4f0c148ef58997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3574ea4882319ac08e0df065bdd3566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3574ea4882319ac08e0df065bdd3566">CAN_F7R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gad3574ea4882319ac08e0df065bdd3566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f63e712a9a57dacab2874dd695254d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76f63e712a9a57dacab2874dd695254d">CAN_F7R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga76f63e712a9a57dacab2874dd695254d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d969f17f8a25a63cb056ee2cb622d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22d969f17f8a25a63cb056ee2cb622d3">CAN_F7R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga22d969f17f8a25a63cb056ee2cb622d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae89ec51b51c83c108880e361caf17ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae89ec51b51c83c108880e361caf17ac">CAN_F7R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gaae89ec51b51c83c108880e361caf17ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67fca99c67cab6713605e14d96a9df62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67fca99c67cab6713605e14d96a9df62">CAN_F7R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga67fca99c67cab6713605e14d96a9df62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd1ef8f0870bc5a5422a6bedbb61d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacd1ef8f0870bc5a5422a6bedbb61d40">CAN_F7R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gaacd1ef8f0870bc5a5422a6bedbb61d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf56408d9914f566396d64609830e2d4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf56408d9914f566396d64609830e2d4f">CAN_F7R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gaf56408d9914f566396d64609830e2d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65947100832111c7fb427d1982f801eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65947100832111c7fb427d1982f801eb">CAN_F7R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga65947100832111c7fb427d1982f801eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga175ed9cdbbf756ec76b9c6fb1f69adff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga175ed9cdbbf756ec76b9c6fb1f69adff">CAN_F7R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga175ed9cdbbf756ec76b9c6fb1f69adff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91af48b8cd11f119d257311dcf2cc291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91af48b8cd11f119d257311dcf2cc291">CAN_F7R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga91af48b8cd11f119d257311dcf2cc291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7108bc449a6e328748dd8d2209b83753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7108bc449a6e328748dd8d2209b83753">CAN_F7R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga7108bc449a6e328748dd8d2209b83753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc47acac1bb59603f58d9aef661d9334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc47acac1bb59603f58d9aef661d9334">CAN_F7R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gacc47acac1bb59603f58d9aef661d9334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b07b4ebfaac9e60d6042b1bff98ec33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b07b4ebfaac9e60d6042b1bff98ec33">CAN_F7R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga7b07b4ebfaac9e60d6042b1bff98ec33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3328e95d8ae911adc0e5dd4128f8161"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3328e95d8ae911adc0e5dd4128f8161">CAN_F7R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gad3328e95d8ae911adc0e5dd4128f8161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga473e4917f35772cd08b06e166d6e475e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga473e4917f35772cd08b06e166d6e475e">CAN_F7R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga473e4917f35772cd08b06e166d6e475e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40a4dd0979fb7ffba4b4192fe6dde5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf40a4dd0979fb7ffba4b4192fe6dde5f">CAN_F7R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:gaf40a4dd0979fb7ffba4b4192fe6dde5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5854aa102655334a6242e43c0b25aede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5854aa102655334a6242e43c0b25aede">CAN_F7R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga5854aa102655334a6242e43c0b25aede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga505dbdeaf89d103795046fb689b81664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga505dbdeaf89d103795046fb689b81664">CAN_F7R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga505dbdeaf89d103795046fb689b81664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga692f7a0bbc73be14e9d554394dceb176"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga692f7a0bbc73be14e9d554394dceb176">CAN_F7R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga692f7a0bbc73be14e9d554394dceb176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a93f243e7acf3f749f2b6ec8ae7bc5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a93f243e7acf3f749f2b6ec8ae7bc5f">CAN_F7R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga5a93f243e7acf3f749f2b6ec8ae7bc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68815c969c231268a63c8809a55bc866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68815c969c231268a63c8809a55bc866">CAN_F7R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga68815c969c231268a63c8809a55bc866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7055881b4a6d9fe51e8dcfb99a546139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7055881b4a6d9fe51e8dcfb99a546139">CAN_F7R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga7055881b4a6d9fe51e8dcfb99a546139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19ab918d9499635e8199a143833c6fdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19ab918d9499635e8199a143833c6fdb">CAN_F7R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga19ab918d9499635e8199a143833c6fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8360f2a2ba21a1b2f361d4330026edfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8360f2a2ba21a1b2f361d4330026edfd">CAN_F7R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga8360f2a2ba21a1b2f361d4330026edfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga681e922052442801310265bab7356fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga681e922052442801310265bab7356fc4">CAN_F7R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga681e922052442801310265bab7356fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12aa3a716a85bf96a1496ecaeae0cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab12aa3a716a85bf96a1496ecaeae0cec">CAN_F7R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:gab12aa3a716a85bf96a1496ecaeae0cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6774583920f7cd42976daa4cf389eff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6774583920f7cd42976daa4cf389eff3">CAN_F7R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga6774583920f7cd42976daa4cf389eff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9990b9fd20bbe0ff114acace0cb47ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9990b9fd20bbe0ff114acace0cb47ad7">CAN_F7R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga9990b9fd20bbe0ff114acace0cb47ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13cd870005a4712c3a8b9675a962c642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13cd870005a4712c3a8b9675a962c642">CAN_F8R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga13cd870005a4712c3a8b9675a962c642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49082d55960382ded8b2f7235dd3b33d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49082d55960382ded8b2f7235dd3b33d">CAN_F8R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga49082d55960382ded8b2f7235dd3b33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdb99f376b40d3933ce6a28ad31f496a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdb99f376b40d3933ce6a28ad31f496a">CAN_F8R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gafdb99f376b40d3933ce6a28ad31f496a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cd97fc37fa6ffadbb7af4f9ddf1d014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cd97fc37fa6ffadbb7af4f9ddf1d014">CAN_F8R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga2cd97fc37fa6ffadbb7af4f9ddf1d014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5842614b55172086992fc085955168d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5842614b55172086992fc085955168d7">CAN_F8R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga5842614b55172086992fc085955168d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373c77cab88912e816a6e12195bd3205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga373c77cab88912e816a6e12195bd3205">CAN_F8R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga373c77cab88912e816a6e12195bd3205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5937607627dd44c4fb79f9063534e2b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5937607627dd44c4fb79f9063534e2b1">CAN_F8R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga5937607627dd44c4fb79f9063534e2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b6765194a47f1a6d7dfbf78e0b4139c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b6765194a47f1a6d7dfbf78e0b4139c">CAN_F8R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga5b6765194a47f1a6d7dfbf78e0b4139c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa79159b413994d12b593cc4f1b23d1fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa79159b413994d12b593cc4f1b23d1fa">CAN_F8R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gaa79159b413994d12b593cc4f1b23d1fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b959e903cdac33f5da71aa5c7477a0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b959e903cdac33f5da71aa5c7477a0d">CAN_F8R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga2b959e903cdac33f5da71aa5c7477a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5de7f304ca7bfcb9e78c9c2d346d300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5de7f304ca7bfcb9e78c9c2d346d300">CAN_F8R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gab5de7f304ca7bfcb9e78c9c2d346d300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d5a19fa7032ef2b68e2feebd0db15e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d5a19fa7032ef2b68e2feebd0db15e6">CAN_F8R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga0d5a19fa7032ef2b68e2feebd0db15e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943a685663474ed7aa509eaccbda2ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga943a685663474ed7aa509eaccbda2ffb">CAN_F8R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga943a685663474ed7aa509eaccbda2ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga668cb8a75c4166b5287a09ba98c8ec70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga668cb8a75c4166b5287a09ba98c8ec70">CAN_F8R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga668cb8a75c4166b5287a09ba98c8ec70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84727d6a0fdcb2870529d7a371a0b660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84727d6a0fdcb2870529d7a371a0b660">CAN_F8R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga84727d6a0fdcb2870529d7a371a0b660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb9c851eb03c49bc02f686aee490a28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9eb9c851eb03c49bc02f686aee490a28">CAN_F8R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga9eb9c851eb03c49bc02f686aee490a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ccc46770c70da8546bbbcf492bcdd95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ccc46770c70da8546bbbcf492bcdd95">CAN_F8R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga4ccc46770c70da8546bbbcf492bcdd95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24b0628e89b2c27cb9e13b0492876eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf24b0628e89b2c27cb9e13b0492876eb">CAN_F8R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gaf24b0628e89b2c27cb9e13b0492876eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36b946c123c3c3f1cdbd1272db24c58b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36b946c123c3c3f1cdbd1272db24c58b">CAN_F8R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga36b946c123c3c3f1cdbd1272db24c58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab91129b8b7746111a31a968c1f1a8b19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab91129b8b7746111a31a968c1f1a8b19">CAN_F8R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:gab91129b8b7746111a31a968c1f1a8b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19663b29868ae926896961451768d748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19663b29868ae926896961451768d748">CAN_F8R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga19663b29868ae926896961451768d748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19d8c89621a78de5177481d217bb5033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19d8c89621a78de5177481d217bb5033">CAN_F8R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga19d8c89621a78de5177481d217bb5033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab265fadfeb8674b869264ad25bedcac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab265fadfeb8674b869264ad25bedcac4">CAN_F8R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gab265fadfeb8674b869264ad25bedcac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102fdb92fecd6aa86e5dbd2fea2b2e79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga102fdb92fecd6aa86e5dbd2fea2b2e79">CAN_F8R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga102fdb92fecd6aa86e5dbd2fea2b2e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b73f4ab4941e6d920e75f7197ed025b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b73f4ab4941e6d920e75f7197ed025b">CAN_F8R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga0b73f4ab4941e6d920e75f7197ed025b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d72a1b4728fa13d4a2a3f7478f8398b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d72a1b4728fa13d4a2a3f7478f8398b">CAN_F8R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga9d72a1b4728fa13d4a2a3f7478f8398b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5826d272442cf9b69336172a039bc439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5826d272442cf9b69336172a039bc439">CAN_F8R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga5826d272442cf9b69336172a039bc439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb656881f89c0da122383403a816ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdb656881f89c0da122383403a816ce1">CAN_F8R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:gacdb656881f89c0da122383403a816ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d8c536aab73553ff1913ba806be351c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d8c536aab73553ff1913ba806be351c">CAN_F8R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga2d8c536aab73553ff1913ba806be351c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fb8328cdbf23c9982b769bd39a24113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fb8328cdbf23c9982b769bd39a24113">CAN_F8R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga8fb8328cdbf23c9982b769bd39a24113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78861665c78657330f9fcfc17283529f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78861665c78657330f9fcfc17283529f">CAN_F8R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga78861665c78657330f9fcfc17283529f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2fa38175302b2d91f2b45ae16c5db7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b2fa38175302b2d91f2b45ae16c5db7">CAN_F8R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga6b2fa38175302b2d91f2b45ae16c5db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930a17d830cb9a95a79531dac2220785"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930a17d830cb9a95a79531dac2220785">CAN_F9R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga930a17d830cb9a95a79531dac2220785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8671eac978ebea75e6345adbcdf78026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8671eac978ebea75e6345adbcdf78026">CAN_F9R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga8671eac978ebea75e6345adbcdf78026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3585fb5ee4081dffeb2a2dda1ce72f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee3585fb5ee4081dffeb2a2dda1ce72f">CAN_F9R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gaee3585fb5ee4081dffeb2a2dda1ce72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga807e831fafa69e9df65618de855ea186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga807e831fafa69e9df65618de855ea186">CAN_F9R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga807e831fafa69e9df65618de855ea186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddce646e28626a508b2f98c4f35148b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddce646e28626a508b2f98c4f35148b3">CAN_F9R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gaddce646e28626a508b2f98c4f35148b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ea72662e0243714ace5c0b48e7912f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ea72662e0243714ace5c0b48e7912f6">CAN_F9R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga9ea72662e0243714ace5c0b48e7912f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b08ddbc0bed91c6a1933e6485ded5e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b08ddbc0bed91c6a1933e6485ded5e2">CAN_F9R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga6b08ddbc0bed91c6a1933e6485ded5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae21fd9c8c790d4bc229c7ccb6d99dd36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae21fd9c8c790d4bc229c7ccb6d99dd36">CAN_F9R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gae21fd9c8c790d4bc229c7ccb6d99dd36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf1a8f02576caccfddc12f2ead734762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf1a8f02576caccfddc12f2ead734762">CAN_F9R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gadf1a8f02576caccfddc12f2ead734762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a2594aaa275fd88225927e7115085b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80a2594aaa275fd88225927e7115085b">CAN_F9R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga80a2594aaa275fd88225927e7115085b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db445a3214057317d84269116c9a3de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db445a3214057317d84269116c9a3de">CAN_F9R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga3db445a3214057317d84269116c9a3de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf09c1d038af593122315a878c15f608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf09c1d038af593122315a878c15f608">CAN_F9R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gadf09c1d038af593122315a878c15f608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12b2a29143ddf47eb1eddf76f9289cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12b2a29143ddf47eb1eddf76f9289cb9">CAN_F9R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga12b2a29143ddf47eb1eddf76f9289cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga691bc907b71c30dffdf246c95240ac9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga691bc907b71c30dffdf246c95240ac9b">CAN_F9R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga691bc907b71c30dffdf246c95240ac9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8669ceaa46f5aecada88accedfb4dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8669ceaa46f5aecada88accedfb4dbb">CAN_F9R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gaf8669ceaa46f5aecada88accedfb4dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35e8769a1e21c4cf3714667e07201804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35e8769a1e21c4cf3714667e07201804">CAN_F9R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga35e8769a1e21c4cf3714667e07201804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7060a1863aa5b08ce8469001d46c630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7060a1863aa5b08ce8469001d46c630">CAN_F9R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gad7060a1863aa5b08ce8469001d46c630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf015fb7231bd315f82948019dcfc725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf015fb7231bd315f82948019dcfc725">CAN_F9R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gacf015fb7231bd315f82948019dcfc725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c06b01abb3414394747a7cf8eac888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02c06b01abb3414394747a7cf8eac888">CAN_F9R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga02c06b01abb3414394747a7cf8eac888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99a1a20417252e33a4817c0530745239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99a1a20417252e33a4817c0530745239">CAN_F9R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga99a1a20417252e33a4817c0530745239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c0f503e2ef85b3b6332ccbca7b0251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09c0f503e2ef85b3b6332ccbca7b0251">CAN_F9R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga09c0f503e2ef85b3b6332ccbca7b0251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacab12d06dee3d6dad5fd7c56c23c70d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacab12d06dee3d6dad5fd7c56c23c70d1">CAN_F9R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gacab12d06dee3d6dad5fd7c56c23c70d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c72a8d17db1de69086f19579b169c04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c72a8d17db1de69086f19579b169c04">CAN_F9R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga5c72a8d17db1de69086f19579b169c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bb3ba674ec6c82ed108f6c0bfb2f854"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bb3ba674ec6c82ed108f6c0bfb2f854">CAN_F9R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga4bb3ba674ec6c82ed108f6c0bfb2f854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba13bd7fa1e4c2eaef3de31d933cbc10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba13bd7fa1e4c2eaef3de31d933cbc10">CAN_F9R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:gaba13bd7fa1e4c2eaef3de31d933cbc10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa72247fe16d8f777c26726063fa43536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa72247fe16d8f777c26726063fa43536">CAN_F9R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:gaa72247fe16d8f777c26726063fa43536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32d7c1678449ff8f4e4b6f548ba85be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32d7c1678449ff8f4e4b6f548ba85be4">CAN_F9R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga32d7c1678449ff8f4e4b6f548ba85be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga678d4a0a39b379db5c2e0285782c686f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga678d4a0a39b379db5c2e0285782c686f">CAN_F9R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga678d4a0a39b379db5c2e0285782c686f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6033aa5f4d140dc48ddb4a777583163c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6033aa5f4d140dc48ddb4a777583163c">CAN_F9R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga6033aa5f4d140dc48ddb4a777583163c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fda159c684d7361094da1883473b544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fda159c684d7361094da1883473b544">CAN_F9R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga9fda159c684d7361094da1883473b544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83cf4080564c51a0123b97840576c0ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83cf4080564c51a0123b97840576c0ab">CAN_F9R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga83cf4080564c51a0123b97840576c0ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga127c155bc5c5236f04cfdcf96ff66cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga127c155bc5c5236f04cfdcf96ff66cc5">CAN_F9R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga127c155bc5c5236f04cfdcf96ff66cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d5b5b7bc147da430d9c8fbe03679ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d5b5b7bc147da430d9c8fbe03679ca3">CAN_F10R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga1d5b5b7bc147da430d9c8fbe03679ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ed7be0180fd7096f10cfde27261ecc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ed7be0180fd7096f10cfde27261ecc9">CAN_F10R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga3ed7be0180fd7096f10cfde27261ecc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad099442eb6b71912a81d1f6fccbaec0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad099442eb6b71912a81d1f6fccbaec0a">CAN_F10R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gad099442eb6b71912a81d1f6fccbaec0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4024c53b7b0cec550baed99ae92e3465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4024c53b7b0cec550baed99ae92e3465">CAN_F10R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga4024c53b7b0cec550baed99ae92e3465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1859eaac9ae1220c752218e5ad526179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1859eaac9ae1220c752218e5ad526179">CAN_F10R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga1859eaac9ae1220c752218e5ad526179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5683dc25f0aae9a802a5f57c88bec856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5683dc25f0aae9a802a5f57c88bec856">CAN_F10R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga5683dc25f0aae9a802a5f57c88bec856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae83dd9ce8a2c7917e278ce4755f8f43e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae83dd9ce8a2c7917e278ce4755f8f43e">CAN_F10R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gae83dd9ce8a2c7917e278ce4755f8f43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93ad070c9f5abca3c9b9095e3a13db9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93ad070c9f5abca3c9b9095e3a13db9c">CAN_F10R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga93ad070c9f5abca3c9b9095e3a13db9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd32db3ffec3536cd842e17c34c210d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd32db3ffec3536cd842e17c34c210d9">CAN_F10R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gadd32db3ffec3536cd842e17c34c210d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85673ce7a92ae8ca9a13ed2fb5574a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85673ce7a92ae8ca9a13ed2fb5574a76">CAN_F10R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga85673ce7a92ae8ca9a13ed2fb5574a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d525825fe4bfc1d4ffccc21ab89a3fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d525825fe4bfc1d4ffccc21ab89a3fa">CAN_F10R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga6d525825fe4bfc1d4ffccc21ab89a3fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33336e283eeee9b77f1f289d77f2304e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33336e283eeee9b77f1f289d77f2304e">CAN_F10R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga33336e283eeee9b77f1f289d77f2304e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf74ee01e72b3de69d6e8fcc092f7461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf74ee01e72b3de69d6e8fcc092f7461">CAN_F10R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gadf74ee01e72b3de69d6e8fcc092f7461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee416ff22b47bb289bab34afbc74f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee416ff22b47bb289bab34afbc74f19">CAN_F10R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga8ee416ff22b47bb289bab34afbc74f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a8d8586c64910b0f6c09fef44c4ea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97a8d8586c64910b0f6c09fef44c4ea7">CAN_F10R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga97a8d8586c64910b0f6c09fef44c4ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e8e43adc56ba1e593b97e062c79075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e8e43adc56ba1e593b97e062c79075">CAN_F10R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gab9e8e43adc56ba1e593b97e062c79075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa64a0b16c073b51cb5e90b94c638fd95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa64a0b16c073b51cb5e90b94c638fd95">CAN_F10R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gaa64a0b16c073b51cb5e90b94c638fd95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f5cc396cfcf3bad71a71326e64f7d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65f5cc396cfcf3bad71a71326e64f7d9">CAN_F10R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga65f5cc396cfcf3bad71a71326e64f7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga424940f535aa9a1520e25df53673d01f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga424940f535aa9a1520e25df53673d01f">CAN_F10R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga424940f535aa9a1520e25df53673d01f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166a4035770c58147d583c3dc571d10a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166a4035770c58147d583c3dc571d10a">CAN_F10R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga166a4035770c58147d583c3dc571d10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga302214ece439e8913b47949bd07d118a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga302214ece439e8913b47949bd07d118a">CAN_F10R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga302214ece439e8913b47949bd07d118a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9abe6ae1dcb2bd140e7e28d37fd8abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9abe6ae1dcb2bd140e7e28d37fd8abb">CAN_F10R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gad9abe6ae1dcb2bd140e7e28d37fd8abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99063956b41c4dcf6c78cc29305b1cd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99063956b41c4dcf6c78cc29305b1cd1">CAN_F10R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga99063956b41c4dcf6c78cc29305b1cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81ae64786c3a83bdd21cf72c560c7c1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81ae64786c3a83bdd21cf72c560c7c1e">CAN_F10R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga81ae64786c3a83bdd21cf72c560c7c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f9083faf8395701c892814694b45d2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f9083faf8395701c892814694b45d2c">CAN_F10R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga0f9083faf8395701c892814694b45d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb6942affe306b407940fdf01534e4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeb6942affe306b407940fdf01534e4a">CAN_F10R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:gaaeb6942affe306b407940fdf01534e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4ee946a9614316f666852bc266c1f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4ee946a9614316f666852bc266c1f7">CAN_F10R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga1e4ee946a9614316f666852bc266c1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99153cddc8fc7e846fcc44383936541f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99153cddc8fc7e846fcc44383936541f">CAN_F10R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga99153cddc8fc7e846fcc44383936541f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e2ba1740577246368e60d94fd3d7c69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e2ba1740577246368e60d94fd3d7c69">CAN_F10R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga0e2ba1740577246368e60d94fd3d7c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca062686821fba26a0e5e5b0a6c5b855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca062686821fba26a0e5e5b0a6c5b855">CAN_F10R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:gaca062686821fba26a0e5e5b0a6c5b855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8981f420ef4c8fe1976a09f27a9c13f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8981f420ef4c8fe1976a09f27a9c13f1">CAN_F10R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga8981f420ef4c8fe1976a09f27a9c13f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0424bf38917058b166a8bfd861d22b40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0424bf38917058b166a8bfd861d22b40">CAN_F10R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga0424bf38917058b166a8bfd861d22b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad059cc9b2fe5634b9330b44c37dadf06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad059cc9b2fe5634b9330b44c37dadf06">CAN_F11R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gad059cc9b2fe5634b9330b44c37dadf06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad74b116cda63fcd1a662c4de835616e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad74b116cda63fcd1a662c4de835616e7">CAN_F11R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gad74b116cda63fcd1a662c4de835616e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e05bb0c2a5bdcebb974f7dd409724bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e05bb0c2a5bdcebb974f7dd409724bc">CAN_F11R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga4e05bb0c2a5bdcebb974f7dd409724bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17242aed4365034dc660ef9e8b9f1bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17242aed4365034dc660ef9e8b9f1bf">CAN_F11R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gaa17242aed4365034dc660ef9e8b9f1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga450dbed19882423d70ed7606aada2453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga450dbed19882423d70ed7606aada2453">CAN_F11R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga450dbed19882423d70ed7606aada2453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ace73f2d3db1e2a1e55257d210fa04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7ace73f2d3db1e2a1e55257d210fa04">CAN_F11R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gad7ace73f2d3db1e2a1e55257d210fa04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1459d395a3b08a948c3f5002e0914516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1459d395a3b08a948c3f5002e0914516">CAN_F11R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga1459d395a3b08a948c3f5002e0914516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30fc2236c2a18b7cb6e493fad36d8efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30fc2236c2a18b7cb6e493fad36d8efe">CAN_F11R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga30fc2236c2a18b7cb6e493fad36d8efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74ab4a6f6b5a751acda410e0c39b87af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74ab4a6f6b5a751acda410e0c39b87af">CAN_F11R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga74ab4a6f6b5a751acda410e0c39b87af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e69f7001534264fd027371fa188ac52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e69f7001534264fd027371fa188ac52">CAN_F11R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga4e69f7001534264fd027371fa188ac52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e858dd29f741910c8ed8c512cae81b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e858dd29f741910c8ed8c512cae81b1">CAN_F11R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga1e858dd29f741910c8ed8c512cae81b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ba167c6cd5bc080065430e24c3a866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ba167c6cd5bc080065430e24c3a866">CAN_F11R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gaf6ba167c6cd5bc080065430e24c3a866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4629ab1e8632c82f3fb2648a574963b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4629ab1e8632c82f3fb2648a574963b1">CAN_F11R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga4629ab1e8632c82f3fb2648a574963b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga833c408a165cc4ac87a242c08d4ba9b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga833c408a165cc4ac87a242c08d4ba9b9">CAN_F11R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga833c408a165cc4ac87a242c08d4ba9b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfecd6bbe1a15cd341942d1840b476cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfecd6bbe1a15cd341942d1840b476cc">CAN_F11R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gabfecd6bbe1a15cd341942d1840b476cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf50e1747d1d9369b7b22c5d591ae82b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf50e1747d1d9369b7b22c5d591ae82b9">CAN_F11R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gaf50e1747d1d9369b7b22c5d591ae82b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603d63333a621594a15696cb03f59eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga603d63333a621594a15696cb03f59eeb">CAN_F11R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga603d63333a621594a15696cb03f59eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb361a00177e6aa2ee19aa5a2d1781aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb361a00177e6aa2ee19aa5a2d1781aa">CAN_F11R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gadb361a00177e6aa2ee19aa5a2d1781aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf111110e0f5dbda31962f7732e3480c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf111110e0f5dbda31962f7732e3480c7">CAN_F11R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:gaf111110e0f5dbda31962f7732e3480c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2c4828b07b2b315d27b382818de285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf2c4828b07b2b315d27b382818de285">CAN_F11R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:gabf2c4828b07b2b315d27b382818de285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5afa52941bb68a03ec9804b817d5a90e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5afa52941bb68a03ec9804b817d5a90e">CAN_F11R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga5afa52941bb68a03ec9804b817d5a90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac042471dbcb1a32ce161f38a144ac5aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac042471dbcb1a32ce161f38a144ac5aa">CAN_F11R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gac042471dbcb1a32ce161f38a144ac5aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac46f233c9692cb2a2e246daf6547a38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac46f233c9692cb2a2e246daf6547a38">CAN_F11R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gaac46f233c9692cb2a2e246daf6547a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b379e3832482f2b18f01713d3338d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8b379e3832482f2b18f01713d3338d5">CAN_F11R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:gab8b379e3832482f2b18f01713d3338d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60eabd8db9ec6b439d60dbc2374ce84d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60eabd8db9ec6b439d60dbc2374ce84d">CAN_F11R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga60eabd8db9ec6b439d60dbc2374ce84d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga351a183cfab10d3daab415c85cc16203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga351a183cfab10d3daab415c85cc16203">CAN_F11R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga351a183cfab10d3daab415c85cc16203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb854a85c7a575a45cdade37efb4edee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb854a85c7a575a45cdade37efb4edee">CAN_F11R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:gabb854a85c7a575a45cdade37efb4edee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga131776c359f81500d3d2a97535d7e718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga131776c359f81500d3d2a97535d7e718">CAN_F11R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga131776c359f81500d3d2a97535d7e718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga680d7e4c7ebc431a8c72c00e9f110563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga680d7e4c7ebc431a8c72c00e9f110563">CAN_F11R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga680d7e4c7ebc431a8c72c00e9f110563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c1fa00ee18804c169541d18995dc3c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1fa00ee18804c169541d18995dc3c1">CAN_F11R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga9c1fa00ee18804c169541d18995dc3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec35d8d1097816c5ef8e28ff61469669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec35d8d1097816c5ef8e28ff61469669">CAN_F11R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:gaec35d8d1097816c5ef8e28ff61469669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96180b8c64aabd33f016fb97ba152f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96180b8c64aabd33f016fb97ba152f07">CAN_F11R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga96180b8c64aabd33f016fb97ba152f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccbe3637fb55f28496ca7f692a69f6ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccbe3637fb55f28496ca7f692a69f6ca">CAN_F12R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaccbe3637fb55f28496ca7f692a69f6ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae625d21947ae82cc3509b06363ad0635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae625d21947ae82cc3509b06363ad0635">CAN_F12R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gae625d21947ae82cc3509b06363ad0635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de7cc313f2b6b16a564b13b1bc30157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9de7cc313f2b6b16a564b13b1bc30157">CAN_F12R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga9de7cc313f2b6b16a564b13b1bc30157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac039cc1ce2281cf10be62cbc44748f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac039cc1ce2281cf10be62cbc44748f5f">CAN_F12R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gac039cc1ce2281cf10be62cbc44748f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc3a35b6f6b3a46c176398ec322fd6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc3a35b6f6b3a46c176398ec322fd6fb">CAN_F12R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gabc3a35b6f6b3a46c176398ec322fd6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d005c10fe75169336104c3155294000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d005c10fe75169336104c3155294000">CAN_F12R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga4d005c10fe75169336104c3155294000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51256bfed734a95da3e7880e279432bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51256bfed734a95da3e7880e279432bf">CAN_F12R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga51256bfed734a95da3e7880e279432bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c967f124b03968372d801e1393fa209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c967f124b03968372d801e1393fa209">CAN_F12R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga2c967f124b03968372d801e1393fa209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592f9953deeb56888144c72060d04e24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga592f9953deeb56888144c72060d04e24">CAN_F12R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga592f9953deeb56888144c72060d04e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d1613eac2aaeafda711cf3308ccd44c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d1613eac2aaeafda711cf3308ccd44c">CAN_F12R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga4d1613eac2aaeafda711cf3308ccd44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b8594ab0c5d9124accd2d6ca85cf4bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b8594ab0c5d9124accd2d6ca85cf4bd">CAN_F12R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga1b8594ab0c5d9124accd2d6ca85cf4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4025ed76892f23e5a63d0d8ac6a2be5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4025ed76892f23e5a63d0d8ac6a2be5f">CAN_F12R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga4025ed76892f23e5a63d0d8ac6a2be5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2e318cc14828c118bd40d982922e14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2e318cc14828c118bd40d982922e14">CAN_F12R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga6e2e318cc14828c118bd40d982922e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e0ff698b5e9f3f99a421166611b041d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e0ff698b5e9f3f99a421166611b041d">CAN_F12R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga4e0ff698b5e9f3f99a421166611b041d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b0666538a7646ddc0fcd882a261f5d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0666538a7646ddc0fcd882a261f5d9">CAN_F12R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga6b0666538a7646ddc0fcd882a261f5d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga846d84b3d53e305b093198379f442528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga846d84b3d53e305b093198379f442528">CAN_F12R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga846d84b3d53e305b093198379f442528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7940c0898c2ef1d9f829bf1b6b5fcf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7940c0898c2ef1d9f829bf1b6b5fcf3">CAN_F12R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gad7940c0898c2ef1d9f829bf1b6b5fcf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bdc7bd4dbad1f8e3bb622343bd7c522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bdc7bd4dbad1f8e3bb622343bd7c522">CAN_F12R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga6bdc7bd4dbad1f8e3bb622343bd7c522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c870a6fbae41b4f1c6d66ab690789d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c870a6fbae41b4f1c6d66ab690789d6">CAN_F12R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga7c870a6fbae41b4f1c6d66ab690789d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e179b38460e47b81616c46a5f356f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09e179b38460e47b81616c46a5f356f8">CAN_F12R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga09e179b38460e47b81616c46a5f356f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42e298d4d97c98cc5149bc552a598fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42e298d4d97c98cc5149bc552a598fa">CAN_F12R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gad42e298d4d97c98cc5149bc552a598fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga318e2a6ae62d5172dcdb45e011d5e0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga318e2a6ae62d5172dcdb45e011d5e0c4">CAN_F12R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga318e2a6ae62d5172dcdb45e011d5e0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90e95cb0020289335acd5d7f4b62a880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90e95cb0020289335acd5d7f4b62a880">CAN_F12R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga90e95cb0020289335acd5d7f4b62a880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e2720e18fdff00c9fb75d5136e485dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e2720e18fdff00c9fb75d5136e485dc">CAN_F12R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga2e2720e18fdff00c9fb75d5136e485dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a87123ae5ff76992162152fbb4c92a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4a87123ae5ff76992162152fbb4c92a">CAN_F12R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:gae4a87123ae5ff76992162152fbb4c92a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9582717e16455f97c7dff65f7beadd6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9582717e16455f97c7dff65f7beadd6e">CAN_F12R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga9582717e16455f97c7dff65f7beadd6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf15e362beb5a3b733c08c8c2ab81efcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf15e362beb5a3b733c08c8c2ab81efcb">CAN_F12R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:gaf15e362beb5a3b733c08c8c2ab81efcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d600a7a39c7069c216db511d3a5d866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d600a7a39c7069c216db511d3a5d866">CAN_F12R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga3d600a7a39c7069c216db511d3a5d866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a6addc248c6db2118d1ce6e049d331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9a6addc248c6db2118d1ce6e049d331">CAN_F12R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:gab9a6addc248c6db2118d1ce6e049d331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d3a46845cd9ca6670472aae2aa2ebe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31d3a46845cd9ca6670472aae2aa2ebe">CAN_F12R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga31d3a46845cd9ca6670472aae2aa2ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa06596dcbb545fbeea2ec20f629d9555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa06596dcbb545fbeea2ec20f629d9555">CAN_F12R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:gaa06596dcbb545fbeea2ec20f629d9555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac441b11b1be9b3608b9a09c2b8069722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac441b11b1be9b3608b9a09c2b8069722">CAN_F12R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:gac441b11b1be9b3608b9a09c2b8069722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20d063950ad122a1965527a17d93c37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa20d063950ad122a1965527a17d93c37">CAN_F13R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaa20d063950ad122a1965527a17d93c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf60decd61c8a8dc9e4342de8ad67ea76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf60decd61c8a8dc9e4342de8ad67ea76">CAN_F13R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaf60decd61c8a8dc9e4342de8ad67ea76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7863b3af06385d0e9037c57a5d2091e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7863b3af06385d0e9037c57a5d2091e2">CAN_F13R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga7863b3af06385d0e9037c57a5d2091e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga043282b30813ce88dbdb320936ff6aca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga043282b30813ce88dbdb320936ff6aca">CAN_F13R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga043282b30813ce88dbdb320936ff6aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bbc9e9866f20d9d2f3cea1c6777c673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bbc9e9866f20d9d2f3cea1c6777c673">CAN_F13R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga3bbc9e9866f20d9d2f3cea1c6777c673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga885b36e017b013ab6deedd91d9ac2c66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga885b36e017b013ab6deedd91d9ac2c66">CAN_F13R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga885b36e017b013ab6deedd91d9ac2c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa389b53582e5cacf326fff4512626d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa389b53582e5cacf326fff4512626d68">CAN_F13R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gaa389b53582e5cacf326fff4512626d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad09b75feeda08b16962db7da6a32dc9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad09b75feeda08b16962db7da6a32dc9b">CAN_F13R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gad09b75feeda08b16962db7da6a32dc9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba75675c019979882ecd8c6ef82d7a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba75675c019979882ecd8c6ef82d7a4">CAN_F13R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gaaba75675c019979882ecd8c6ef82d7a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac579473f666edec0e0fcce278b642a9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac579473f666edec0e0fcce278b642a9d">CAN_F13R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gac579473f666edec0e0fcce278b642a9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14640c225c434428ef1870f462eb9bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14640c225c434428ef1870f462eb9bbd">CAN_F13R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga14640c225c434428ef1870f462eb9bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d8c9f5879cc4e31fe2e63f82febbc69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d8c9f5879cc4e31fe2e63f82febbc69">CAN_F13R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga7d8c9f5879cc4e31fe2e63f82febbc69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e0e3cfe033bb34f62312cfe47d1b84a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e0e3cfe033bb34f62312cfe47d1b84a">CAN_F13R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga8e0e3cfe033bb34f62312cfe47d1b84a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d91a28c1ffca3f72f10e0b44040791"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93d91a28c1ffca3f72f10e0b44040791">CAN_F13R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga93d91a28c1ffca3f72f10e0b44040791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga355b438a5abccec89e13bdd00206b36f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga355b438a5abccec89e13bdd00206b36f">CAN_F13R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga355b438a5abccec89e13bdd00206b36f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89b23d147d2c040eb2317633b3ef46da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89b23d147d2c040eb2317633b3ef46da">CAN_F13R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga89b23d147d2c040eb2317633b3ef46da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81d184cd46306fe24b46087a90e8f8f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81d184cd46306fe24b46087a90e8f8f2">CAN_F13R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga81d184cd46306fe24b46087a90e8f8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga151a0e903046edc92bddcd0ef4a23449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga151a0e903046edc92bddcd0ef4a23449">CAN_F13R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga151a0e903046edc92bddcd0ef4a23449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e95e6d0d060fb2cfdf31e1b5fdfe3de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e95e6d0d060fb2cfdf31e1b5fdfe3de">CAN_F13R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga9e95e6d0d060fb2cfdf31e1b5fdfe3de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e0fb1cf032c57f954dd2679a05f8115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e0fb1cf032c57f954dd2679a05f8115">CAN_F13R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga1e0fb1cf032c57f954dd2679a05f8115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb775bb1ded6a8f55f2a0849bec2eeac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb775bb1ded6a8f55f2a0849bec2eeac">CAN_F13R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gaeb775bb1ded6a8f55f2a0849bec2eeac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8743dfb60255d98911ea66605efd3b2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8743dfb60255d98911ea66605efd3b2f">CAN_F13R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga8743dfb60255d98911ea66605efd3b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54b067c38f3be3ad6041ea12fec15700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54b067c38f3be3ad6041ea12fec15700">CAN_F13R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga54b067c38f3be3ad6041ea12fec15700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00fe1942d9a8767a76f139bd74eafea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00fe1942d9a8767a76f139bd74eafea0">CAN_F13R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga00fe1942d9a8767a76f139bd74eafea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05db1c0a2e6e051d616b59f386dc7b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05db1c0a2e6e051d616b59f386dc7b1e">CAN_F13R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga05db1c0a2e6e051d616b59f386dc7b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66dd0da9fd8ef27b30f1ad56a9982caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66dd0da9fd8ef27b30f1ad56a9982caf">CAN_F13R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga66dd0da9fd8ef27b30f1ad56a9982caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b8381bc6ce5ab107cc1a92e565387a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3b8381bc6ce5ab107cc1a92e565387a">CAN_F13R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:gaf3b8381bc6ce5ab107cc1a92e565387a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91c99de5ae099ecdee50ebd62e552df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91c99de5ae099ecdee50ebd62e552df5">CAN_F13R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga91c99de5ae099ecdee50ebd62e552df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83713f9e2c3c90f001ab378d9ca1f488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83713f9e2c3c90f001ab378d9ca1f488">CAN_F13R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga83713f9e2c3c90f001ab378d9ca1f488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga050fb1e9555d0d24f81682e194677684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga050fb1e9555d0d24f81682e194677684">CAN_F13R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga050fb1e9555d0d24f81682e194677684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga761164856a25bc246396c7c82fdeb447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga761164856a25bc246396c7c82fdeb447">CAN_F13R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga761164856a25bc246396c7c82fdeb447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a750d71e94876d2f6e73a0e8b7217b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a750d71e94876d2f6e73a0e8b7217b2">CAN_F13R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga1a750d71e94876d2f6e73a0e8b7217b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34282ddec559ecea4b613f2430334237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34282ddec559ecea4b613f2430334237">CAN_F0R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga34282ddec559ecea4b613f2430334237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f23fc3814e0eb6af35c01e22c5dc6a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f23fc3814e0eb6af35c01e22c5dc6a7">CAN_F0R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga6f23fc3814e0eb6af35c01e22c5dc6a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82ee32b6ec44d763b4364fa032d3439c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82ee32b6ec44d763b4364fa032d3439c">CAN_F0R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga82ee32b6ec44d763b4364fa032d3439c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7867b1d377088c63cdcc615932101997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7867b1d377088c63cdcc615932101997">CAN_F0R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga7867b1d377088c63cdcc615932101997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37fc5c9115eb669f1ac493b1c7296250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37fc5c9115eb669f1ac493b1c7296250">CAN_F0R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga37fc5c9115eb669f1ac493b1c7296250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04b27aad09a3027f20a4eb48884c463"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae04b27aad09a3027f20a4eb48884c463">CAN_F0R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gae04b27aad09a3027f20a4eb48884c463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae58d87c9513c11593041c3d43b955e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae58d87c9513c11593041c3d43b955e8b">CAN_F0R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gae58d87c9513c11593041c3d43b955e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a6328d408b8015bb472c76f96a4dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03a6328d408b8015bb472c76f96a4dd8">CAN_F0R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga03a6328d408b8015bb472c76f96a4dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fd1acf48665f966b670a0457456deb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92fd1acf48665f966b670a0457456deb">CAN_F0R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga92fd1acf48665f966b670a0457456deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa853cff5493c4e857b7bb1ad28678ed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa853cff5493c4e857b7bb1ad28678ed4">CAN_F0R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gaa853cff5493c4e857b7bb1ad28678ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa43bba65dd777c71e07130fde3fa6216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa43bba65dd777c71e07130fde3fa6216">CAN_F0R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gaa43bba65dd777c71e07130fde3fa6216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9077b9c35c6721d2a0e090a42af0eaaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9077b9c35c6721d2a0e090a42af0eaaf">CAN_F0R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga9077b9c35c6721d2a0e090a42af0eaaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23af8df7d4e843a6e196b1542421ef45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23af8df7d4e843a6e196b1542421ef45">CAN_F0R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga23af8df7d4e843a6e196b1542421ef45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe7776af3adce7d203aeb16d55d86d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe7776af3adce7d203aeb16d55d86d4">CAN_F0R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga0fe7776af3adce7d203aeb16d55d86d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81168efb90a776e44a96d1fe5e3b88c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81168efb90a776e44a96d1fe5e3b88c3">CAN_F0R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga81168efb90a776e44a96d1fe5e3b88c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9708e7cde70a19e8e8fa33291e1b9d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9708e7cde70a19e8e8fa33291e1b9d5">CAN_F0R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gae9708e7cde70a19e8e8fa33291e1b9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2f2154c3030cebcfc3f1e4aed74fbf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2f2154c3030cebcfc3f1e4aed74fbf1">CAN_F0R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gab2f2154c3030cebcfc3f1e4aed74fbf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae87c14b75911aa0a9d0349d02d342711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae87c14b75911aa0a9d0349d02d342711">CAN_F0R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gae87c14b75911aa0a9d0349d02d342711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd7859cfc05300f68b175f520ddc31e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd7859cfc05300f68b175f520ddc31e">CAN_F0R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga6fd7859cfc05300f68b175f520ddc31e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea36db8fcada46357137efeea256457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaea36db8fcada46357137efeea256457">CAN_F0R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:gaaea36db8fcada46357137efeea256457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57872dcfea1f8a56170640842edf9c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57872dcfea1f8a56170640842edf9c1a">CAN_F0R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga57872dcfea1f8a56170640842edf9c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc01e7f26d0e85da93ca78d0d71a4fed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc01e7f26d0e85da93ca78d0d71a4fed">CAN_F0R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gacc01e7f26d0e85da93ca78d0d71a4fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07d8c3c8c3eb3c97b5979388c548e2fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07d8c3c8c3eb3c97b5979388c548e2fc">CAN_F0R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga07d8c3c8c3eb3c97b5979388c548e2fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade31bd75624afeaef9b5ab45a5057db9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade31bd75624afeaef9b5ab45a5057db9">CAN_F0R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:gade31bd75624afeaef9b5ab45a5057db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa78ff8fcfe0f14655aaf94ecc92d7532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa78ff8fcfe0f14655aaf94ecc92d7532">CAN_F0R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:gaa78ff8fcfe0f14655aaf94ecc92d7532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad577ebd9a8cedd1b8b13d5a41d2fbab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad577ebd9a8cedd1b8b13d5a41d2fbab">CAN_F0R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:gaad577ebd9a8cedd1b8b13d5a41d2fbab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab814105bcd2a2c636c26197b21ead2b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab814105bcd2a2c636c26197b21ead2b0">CAN_F0R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:gab814105bcd2a2c636c26197b21ead2b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea82daeaa71ecddb187613df9517e51c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea82daeaa71ecddb187613df9517e51c">CAN_F0R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:gaea82daeaa71ecddb187613df9517e51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef5036edf5bd310e5e06f3ea5cb818a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef5036edf5bd310e5e06f3ea5cb818a2">CAN_F0R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:gaef5036edf5bd310e5e06f3ea5cb818a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c2db96ddbcfa1b838c283e20ca554b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0c2db96ddbcfa1b838c283e20ca554b">CAN_F0R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:gaa0c2db96ddbcfa1b838c283e20ca554b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5afb46a2d4ccb3f28e8579b26e2b2e2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5afb46a2d4ccb3f28e8579b26e2b2e2e">CAN_F0R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga5afb46a2d4ccb3f28e8579b26e2b2e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ace83e798931f35c123507e1ef59fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ace83e798931f35c123507e1ef59fbb">CAN_F0R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga1ace83e798931f35c123507e1ef59fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea3c5d8ab8962d9cd0e2b067167d3d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea3c5d8ab8962d9cd0e2b067167d3d4">CAN_F1R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga7ea3c5d8ab8962d9cd0e2b067167d3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfa5449488e7330d8f11f75fcf3e75cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfa5449488e7330d8f11f75fcf3e75cd">CAN_F1R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gacfa5449488e7330d8f11f75fcf3e75cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe49a3e224459f1bd9b3279ebfa8803b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe49a3e224459f1bd9b3279ebfa8803b">CAN_F1R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gafe49a3e224459f1bd9b3279ebfa8803b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77cf2217ec29e2043bada827249dedd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77cf2217ec29e2043bada827249dedd5">CAN_F1R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga77cf2217ec29e2043bada827249dedd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35643f0148ed0f93e3ba52e95a4cf6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf35643f0148ed0f93e3ba52e95a4cf6b">CAN_F1R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gaf35643f0148ed0f93e3ba52e95a4cf6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08798adabd9cc0fb2b07eaff6444878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae08798adabd9cc0fb2b07eaff6444878">CAN_F1R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gae08798adabd9cc0fb2b07eaff6444878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06659c9a418d7f4a8729d87bc397be23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06659c9a418d7f4a8729d87bc397be23">CAN_F1R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga06659c9a418d7f4a8729d87bc397be23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36bb9ca8dadd6714052f8d31cb01cb7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36bb9ca8dadd6714052f8d31cb01cb7b">CAN_F1R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga36bb9ca8dadd6714052f8d31cb01cb7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d400044261146be3deb722d9cf3d5c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d400044261146be3deb722d9cf3d5c1">CAN_F1R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga2d400044261146be3deb722d9cf3d5c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3e5769ea8faaed16c6cb2ce979d28a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3e5769ea8faaed16c6cb2ce979d28a9">CAN_F1R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gab3e5769ea8faaed16c6cb2ce979d28a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915236a6b5081c2c30bd4d49144bc463"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga915236a6b5081c2c30bd4d49144bc463">CAN_F1R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga915236a6b5081c2c30bd4d49144bc463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf1aa2e62d4eede199196f81795d309c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf1aa2e62d4eede199196f81795d309c">CAN_F1R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gabf1aa2e62d4eede199196f81795d309c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7db0ae3dcaab35e4c496c8a800b5c994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7db0ae3dcaab35e4c496c8a800b5c994">CAN_F1R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga7db0ae3dcaab35e4c496c8a800b5c994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02cdb71c56a5d9994ecd2dee668c7184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02cdb71c56a5d9994ecd2dee668c7184">CAN_F1R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga02cdb71c56a5d9994ecd2dee668c7184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac66691ca840db6c861460d311a942a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac66691ca840db6c861460d311a942a87">CAN_F1R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gac66691ca840db6c861460d311a942a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcdd57022e26859db1f81f2df08c8725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcdd57022e26859db1f81f2df08c8725">CAN_F1R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gabcdd57022e26859db1f81f2df08c8725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga211795b36769a0b87044f0d82a7a72b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga211795b36769a0b87044f0d82a7a72b1">CAN_F1R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga211795b36769a0b87044f0d82a7a72b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8c427731f33c76fad0873bb29a4b4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc8c427731f33c76fad0873bb29a4b4c">CAN_F1R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gabc8c427731f33c76fad0873bb29a4b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10a3e6be9968b8007562e7afe6b3b342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10a3e6be9968b8007562e7afe6b3b342">CAN_F1R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga10a3e6be9968b8007562e7afe6b3b342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aac6ab4bd4cdeecbe621adf1d11b95a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aac6ab4bd4cdeecbe621adf1d11b95a">CAN_F1R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga4aac6ab4bd4cdeecbe621adf1d11b95a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30140ced3da0d0a526c4f4f5881987c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30140ced3da0d0a526c4f4f5881987c1">CAN_F1R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga30140ced3da0d0a526c4f4f5881987c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f36aec2e851ed18c5a382a0708bbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49f36aec2e851ed18c5a382a0708bbcb">CAN_F1R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga49f36aec2e851ed18c5a382a0708bbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99ccab06a8a97616a2fc3e026f36351d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99ccab06a8a97616a2fc3e026f36351d">CAN_F1R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga99ccab06a8a97616a2fc3e026f36351d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa408889ff6478d6558d4c53c9114bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa408889ff6478d6558d4c53c9114bde">CAN_F1R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:gaaa408889ff6478d6558d4c53c9114bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga032dd8dc11aa9013cc0e824e31932951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga032dd8dc11aa9013cc0e824e31932951">CAN_F1R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga032dd8dc11aa9013cc0e824e31932951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f29020524ec6403a40de4e260a2ea8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76f29020524ec6403a40de4e260a2ea8">CAN_F1R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga76f29020524ec6403a40de4e260a2ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bb51cd27fea671be51a59ce7a83008e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bb51cd27fea671be51a59ce7a83008e">CAN_F1R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga0bb51cd27fea671be51a59ce7a83008e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085c38b511aa4895b6c939a06070c916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga085c38b511aa4895b6c939a06070c916">CAN_F1R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga085c38b511aa4895b6c939a06070c916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe299378c771da8d7d8e72a6f6e41f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe299378c771da8d7d8e72a6f6e41f7f">CAN_F1R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:gabe299378c771da8d7d8e72a6f6e41f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabc8bef79b09bcfcb0df6ba467ed906b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabc8bef79b09bcfcb0df6ba467ed906b">CAN_F1R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:gaabc8bef79b09bcfcb0df6ba467ed906b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc4aba2c95f27229987d9eb4cda9890c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc4aba2c95f27229987d9eb4cda9890c">CAN_F1R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:gabc4aba2c95f27229987d9eb4cda9890c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21cbfc217d67062d265753964c871065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21cbfc217d67062d265753964c871065">CAN_F1R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga21cbfc217d67062d265753964c871065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36964e4bf6aa10467b3d95781da56814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36964e4bf6aa10467b3d95781da56814">CAN_F2R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga36964e4bf6aa10467b3d95781da56814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d0541eb1a4f8ae0afe429ac0757de6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d0541eb1a4f8ae0afe429ac0757de6a">CAN_F2R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga0d0541eb1a4f8ae0afe429ac0757de6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14fd5aff8767df509b396190ddf7fa28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14fd5aff8767df509b396190ddf7fa28">CAN_F2R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga14fd5aff8767df509b396190ddf7fa28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7283e2a71983078144fa9a8e5ae563a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7283e2a71983078144fa9a8e5ae563a9">CAN_F2R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga7283e2a71983078144fa9a8e5ae563a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeba1324d32b084c477a0ece7b904a4cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeba1324d32b084c477a0ece7b904a4cd">CAN_F2R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gaeba1324d32b084c477a0ece7b904a4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a367cf9f2f7e604e9f5e30b5ed30779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a367cf9f2f7e604e9f5e30b5ed30779">CAN_F2R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga1a367cf9f2f7e604e9f5e30b5ed30779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b92ac9785e2f7c890130e9b7d792c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b92ac9785e2f7c890130e9b7d792c79">CAN_F2R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga6b92ac9785e2f7c890130e9b7d792c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac969a33d20353d5cd7fb317f5fa71138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac969a33d20353d5cd7fb317f5fa71138">CAN_F2R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gac969a33d20353d5cd7fb317f5fa71138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeaac84fa5eec0173c531e9940327f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeaac84fa5eec0173c531e9940327f86">CAN_F2R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gafeaac84fa5eec0173c531e9940327f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga532413ea309fa031e65397a5b31ac92c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga532413ea309fa031e65397a5b31ac92c">CAN_F2R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga532413ea309fa031e65397a5b31ac92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360e02860472400a9000ef2fc8ba7bb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga360e02860472400a9000ef2fc8ba7bb1">CAN_F2R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga360e02860472400a9000ef2fc8ba7bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c917a5b5e1a010229caaa5b3a41d7a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c917a5b5e1a010229caaa5b3a41d7a6">CAN_F2R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga4c917a5b5e1a010229caaa5b3a41d7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0956873246e63b41c0a640bc8d117319"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0956873246e63b41c0a640bc8d117319">CAN_F2R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga0956873246e63b41c0a640bc8d117319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53202218de27d073d577c27427fe0cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53202218de27d073d577c27427fe0cbe">CAN_F2R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga53202218de27d073d577c27427fe0cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga960a1ffd4b153168494d91df69e30742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga960a1ffd4b153168494d91df69e30742">CAN_F2R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga960a1ffd4b153168494d91df69e30742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc81e9ab9ab926d1ca30c5b6060a126b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc81e9ab9ab926d1ca30c5b6060a126b">CAN_F2R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gafc81e9ab9ab926d1ca30c5b6060a126b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5f9a5279398454a3a2493b3e1783f52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f9a5279398454a3a2493b3e1783f52">CAN_F2R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gaa5f9a5279398454a3a2493b3e1783f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0275ec7527a223a33289118f9e0a2edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0275ec7527a223a33289118f9e0a2edd">CAN_F2R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga0275ec7527a223a33289118f9e0a2edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34028a240868ca7dd365ce98e31e84ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34028a240868ca7dd365ce98e31e84ca">CAN_F2R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga34028a240868ca7dd365ce98e31e84ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga807cfa122b6c74d85fdab233dd9ed502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga807cfa122b6c74d85fdab233dd9ed502">CAN_F2R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga807cfa122b6c74d85fdab233dd9ed502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1187f1ab7514c90af34b44eff80858fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1187f1ab7514c90af34b44eff80858fa">CAN_F2R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga1187f1ab7514c90af34b44eff80858fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacecb18e779a44989b724901f6c2af84f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacecb18e779a44989b724901f6c2af84f">CAN_F2R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gacecb18e779a44989b724901f6c2af84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f2a6017895d8d139dcbc3d0e6e69e69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f2a6017895d8d139dcbc3d0e6e69e69">CAN_F2R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga3f2a6017895d8d139dcbc3d0e6e69e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceff2f283cbd4935ec5d45ceaa18efe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaceff2f283cbd4935ec5d45ceaa18efe0">CAN_F2R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:gaceff2f283cbd4935ec5d45ceaa18efe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3086667a209f91ed6d6b496b83111044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3086667a209f91ed6d6b496b83111044">CAN_F2R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga3086667a209f91ed6d6b496b83111044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba">CAN_F2R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51498379a1e3b81a83bf8d164c4f7e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51498379a1e3b81a83bf8d164c4f7e5e">CAN_F2R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga51498379a1e3b81a83bf8d164c4f7e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f78e7c530a3ef26d44b9353fa9ee36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1f78e7c530a3ef26d44b9353fa9ee36">CAN_F2R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:gaa1f78e7c530a3ef26d44b9353fa9ee36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e30d0e50fca346ca8cb427a6c85f9dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e30d0e50fca346ca8cb427a6c85f9dc">CAN_F2R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga7e30d0e50fca346ca8cb427a6c85f9dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77586d252cad5a0a866b1d9deb6835ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77586d252cad5a0a866b1d9deb6835ba">CAN_F2R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga77586d252cad5a0a866b1d9deb6835ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a10903e507b35b7425b3ae98a8c6800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a10903e507b35b7425b3ae98a8c6800">CAN_F2R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga6a10903e507b35b7425b3ae98a8c6800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34bca92730b6f7cd0de8af1a2d0014f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac34bca92730b6f7cd0de8af1a2d0014f">CAN_F2R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:gac34bca92730b6f7cd0de8af1a2d0014f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46730b7e64aa771087b6c9d5deb273e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46730b7e64aa771087b6c9d5deb273e1">CAN_F3R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga46730b7e64aa771087b6c9d5deb273e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb12b61624912b90382a4ad95281e7f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb12b61624912b90382a4ad95281e7f4">CAN_F3R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaeb12b61624912b90382a4ad95281e7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6621759dddc575c01f5bbaab43d1f04e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6621759dddc575c01f5bbaab43d1f04e">CAN_F3R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga6621759dddc575c01f5bbaab43d1f04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29d052fc2597171767d8cf5d72388ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29d052fc2597171767d8cf5d72388ad5">CAN_F3R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga29d052fc2597171767d8cf5d72388ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga731e9949d77054ba176340652083ad46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga731e9949d77054ba176340652083ad46">CAN_F3R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga731e9949d77054ba176340652083ad46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93c52f51fe9eefe7f0cf094522a592b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93c52f51fe9eefe7f0cf094522a592b6">CAN_F3R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga93c52f51fe9eefe7f0cf094522a592b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad675c2d3f72d8bc42e0f3088ddbcc3c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad675c2d3f72d8bc42e0f3088ddbcc3c9">CAN_F3R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gad675c2d3f72d8bc42e0f3088ddbcc3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1734cf6a5a72d403cd043eb704246c85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1734cf6a5a72d403cd043eb704246c85">CAN_F3R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga1734cf6a5a72d403cd043eb704246c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97d82554ce38567e44cd87ed99175928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97d82554ce38567e44cd87ed99175928">CAN_F3R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga97d82554ce38567e44cd87ed99175928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga505f85fadba4397e6d9a241bbc9229bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga505f85fadba4397e6d9a241bbc9229bc">CAN_F3R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga505f85fadba4397e6d9a241bbc9229bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb635843951fb42ffeb776d8564d7e14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb635843951fb42ffeb776d8564d7e14">CAN_F3R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gabb635843951fb42ffeb776d8564d7e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db557239646008004286de15847ced4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5db557239646008004286de15847ced4">CAN_F3R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga5db557239646008004286de15847ced4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga118b2044dae4c93c66aaa4f28c5b695c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga118b2044dae4c93c66aaa4f28c5b695c">CAN_F3R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga118b2044dae4c93c66aaa4f28c5b695c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c041a2b8162a8055a1894d0a0b3d682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c041a2b8162a8055a1894d0a0b3d682">CAN_F3R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga8c041a2b8162a8055a1894d0a0b3d682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb6e0947fcb7594d12dcbca38d60c9f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb6e0947fcb7594d12dcbca38d60c9f8">CAN_F3R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gafb6e0947fcb7594d12dcbca38d60c9f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dae8addc6fa59e824e1a67fc8c91ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dae8addc6fa59e824e1a67fc8c91ddd">CAN_F3R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga1dae8addc6fa59e824e1a67fc8c91ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga992795c5e0b3b8a8c5d4d6e9eceb7366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga992795c5e0b3b8a8c5d4d6e9eceb7366">CAN_F3R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga992795c5e0b3b8a8c5d4d6e9eceb7366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1637eff70416eb85d5d2a54e1f5d412e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1637eff70416eb85d5d2a54e1f5d412e">CAN_F3R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga1637eff70416eb85d5d2a54e1f5d412e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bbfdfa29b84ea60e67d41f775c6ffc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bbfdfa29b84ea60e67d41f775c6ffc6">CAN_F3R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga7bbfdfa29b84ea60e67d41f775c6ffc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827747e8cc66e4dcd22498c59e45c776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga827747e8cc66e4dcd22498c59e45c776">CAN_F3R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga827747e8cc66e4dcd22498c59e45c776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe0bb6919615ec6311e8c39f62bca618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe0bb6919615ec6311e8c39f62bca618">CAN_F3R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gabe0bb6919615ec6311e8c39f62bca618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c3e4716d3e52ec99451a942dceb59de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c3e4716d3e52ec99451a942dceb59de">CAN_F3R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga3c3e4716d3e52ec99451a942dceb59de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffefb44a948d36dcd94248f63aa68d2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffefb44a948d36dcd94248f63aa68d2b">CAN_F3R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gaffefb44a948d36dcd94248f63aa68d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ce25d44a38f520b4a93384d6f5ac40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79ce25d44a38f520b4a93384d6f5ac40">CAN_F3R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga79ce25d44a38f520b4a93384d6f5ac40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fe1ced752dc811f9418181275c8c3fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fe1ced752dc811f9418181275c8c3fe">CAN_F3R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga3fe1ced752dc811f9418181275c8c3fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fb2f469246193f6fc9e4ade42192d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fb2f469246193f6fc9e4ade42192d28">CAN_F3R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga9fb2f469246193f6fc9e4ade42192d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae85be7f7d7a9ddb8a60edb30d2a5727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae85be7f7d7a9ddb8a60edb30d2a5727">CAN_F3R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:gaae85be7f7d7a9ddb8a60edb30d2a5727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga850c21b26100c68b9cb57608c0249543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga850c21b26100c68b9cb57608c0249543">CAN_F3R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga850c21b26100c68b9cb57608c0249543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82ec6ad2ad1b6115496adcb3e66fae25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82ec6ad2ad1b6115496adcb3e66fae25">CAN_F3R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga82ec6ad2ad1b6115496adcb3e66fae25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fa34cc998edfdd1b3db93395ee6500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fa34cc998edfdd1b3db93395ee6500">CAN_F3R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:gaf4fa34cc998edfdd1b3db93395ee6500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4fea5ecec28e7f47647067b75cb24e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4fea5ecec28e7f47647067b75cb24e">CAN_F3R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga7f4fea5ecec28e7f47647067b75cb24e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58a154f4d0cb787f23429b3f7cf70fd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58a154f4d0cb787f23429b3f7cf70fd6">CAN_F3R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga58a154f4d0cb787f23429b3f7cf70fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97250d3eed2504846f39c50dce71c9d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97250d3eed2504846f39c50dce71c9d0">CAN_F4R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga97250d3eed2504846f39c50dce71c9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145e11678ee6062df5164894ad8f80b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga145e11678ee6062df5164894ad8f80b1">CAN_F4R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga145e11678ee6062df5164894ad8f80b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d19193baf5412ec2e38822d062196b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d19193baf5412ec2e38822d062196b8">CAN_F4R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga9d19193baf5412ec2e38822d062196b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b8b1428b640932aced6446f8b41f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94b8b1428b640932aced6446f8b41f83">CAN_F4R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga94b8b1428b640932aced6446f8b41f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93164ec00412eb5eed168e8a30557f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93164ec00412eb5eed168e8a30557f25">CAN_F4R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga93164ec00412eb5eed168e8a30557f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e44c5a14e44c20f3b81044a915db13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04e44c5a14e44c20f3b81044a915db13">CAN_F4R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga04e44c5a14e44c20f3b81044a915db13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37e57dec99c33f462a2dbb6273df2f57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37e57dec99c33f462a2dbb6273df2f57">CAN_F4R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga37e57dec99c33f462a2dbb6273df2f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6c7d3ec0375e356192583142f7fccca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6c7d3ec0375e356192583142f7fccca">CAN_F4R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gaf6c7d3ec0375e356192583142f7fccca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33f7d788aea161826a86bc2c5567450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad33f7d788aea161826a86bc2c5567450">CAN_F4R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gad33f7d788aea161826a86bc2c5567450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab998448b0bd20ff6384c26ad9e6baaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab998448b0bd20ff6384c26ad9e6baaf">CAN_F4R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gaab998448b0bd20ff6384c26ad9e6baaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8794112fcbb0dca0c7d0316ac8725e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8794112fcbb0dca0c7d0316ac8725e8">CAN_F4R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gad8794112fcbb0dca0c7d0316ac8725e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d22e782a9ca087f99ab9f53b2626aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d22e782a9ca087f99ab9f53b2626aed">CAN_F4R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga0d22e782a9ca087f99ab9f53b2626aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa8d5c2635a62bdfa6e3a5a12b127fc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa8d5c2635a62bdfa6e3a5a12b127fc8">CAN_F4R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gaaa8d5c2635a62bdfa6e3a5a12b127fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad491689799985f0c8f17b270cd8873c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad491689799985f0c8f17b270cd8873c4">CAN_F4R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gad491689799985f0c8f17b270cd8873c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b80d40d87204de4687735de852f47f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1b80d40d87204de4687735de852f47f">CAN_F4R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gab1b80d40d87204de4687735de852f47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0994b341ba8a73b950f01d83d012780d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0994b341ba8a73b950f01d83d012780d">CAN_F4R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga0994b341ba8a73b950f01d83d012780d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ae8b77d791ba7403618989a77e62922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ae8b77d791ba7403618989a77e62922">CAN_F4R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga6ae8b77d791ba7403618989a77e62922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc116988117a7e7fabc722855351d257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc116988117a7e7fabc722855351d257">CAN_F4R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gabc116988117a7e7fabc722855351d257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b1fc6ee0dc4cc892d69ed496b59007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07b1fc6ee0dc4cc892d69ed496b59007">CAN_F4R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga07b1fc6ee0dc4cc892d69ed496b59007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa58785812f0d3e73a657426b81f0b78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa58785812f0d3e73a657426b81f0b78b">CAN_F4R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:gaa58785812f0d3e73a657426b81f0b78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363da353073d7ee6421cf171688ef52b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga363da353073d7ee6421cf171688ef52b">CAN_F4R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga363da353073d7ee6421cf171688ef52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f22695359aa9a1b07763aef44a9a1c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f22695359aa9a1b07763aef44a9a1c4">CAN_F4R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga4f22695359aa9a1b07763aef44a9a1c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f8c1ef382225198407474f2b7fa073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0f8c1ef382225198407474f2b7fa073">CAN_F4R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gac0f8c1ef382225198407474f2b7fa073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9476c54044db3182ee789e9df1d1aa19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9476c54044db3182ee789e9df1d1aa19">CAN_F4R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga9476c54044db3182ee789e9df1d1aa19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73158a3669d2ef96db84e4f196d040bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73158a3669d2ef96db84e4f196d040bf">CAN_F4R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga73158a3669d2ef96db84e4f196d040bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d36fcf8e08c76597a7b2c05e831f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17d36fcf8e08c76597a7b2c05e831f98">CAN_F4R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga17d36fcf8e08c76597a7b2c05e831f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa683635426f418ead45032c25e0179ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa683635426f418ead45032c25e0179ee">CAN_F4R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:gaa683635426f418ead45032c25e0179ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23c77145ea84805a785b49c0a7f31774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23c77145ea84805a785b49c0a7f31774">CAN_F4R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga23c77145ea84805a785b49c0a7f31774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18492e954ec07174a1b140104062f941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18492e954ec07174a1b140104062f941">CAN_F4R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga18492e954ec07174a1b140104062f941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf94626a8450c20e241ad6298660ec23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf94626a8450c20e241ad6298660ec23">CAN_F4R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:gaaf94626a8450c20e241ad6298660ec23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d7da9aa234705aff3ddc9845b1589d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d7da9aa234705aff3ddc9845b1589d4">CAN_F4R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga4d7da9aa234705aff3ddc9845b1589d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70293ff8a71e353d84a3da134eb427d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70293ff8a71e353d84a3da134eb427d9">CAN_F4R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga70293ff8a71e353d84a3da134eb427d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17b264aaa84a3c6ab5a35014eb5dfb09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17b264aaa84a3c6ab5a35014eb5dfb09">CAN_F5R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga17b264aaa84a3c6ab5a35014eb5dfb09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa871f5bc692996efc8c1bad1d08b43c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa871f5bc692996efc8c1bad1d08b43c5">CAN_F5R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaa871f5bc692996efc8c1bad1d08b43c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf44a72156023a5889a1c22d77e188e2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf44a72156023a5889a1c22d77e188e2e">CAN_F5R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gaf44a72156023a5889a1c22d77e188e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d8828885a79299bc65c2011f71240e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d8828885a79299bc65c2011f71240e2">CAN_F5R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga3d8828885a79299bc65c2011f71240e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfa978108927c827e3021499a20d0372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfa978108927c827e3021499a20d0372">CAN_F5R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gadfa978108927c827e3021499a20d0372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b3c48011935170a9bd120b724030fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3b3c48011935170a9bd120b724030fe">CAN_F5R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gaf3b3c48011935170a9bd120b724030fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56cf7f6d0bf48847f3d8f72777774e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56cf7f6d0bf48847f3d8f72777774e58">CAN_F5R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga56cf7f6d0bf48847f3d8f72777774e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cb8a5551d90c8d79b09b4d82f3f59c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cb8a5551d90c8d79b09b4d82f3f59c2">CAN_F5R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga2cb8a5551d90c8d79b09b4d82f3f59c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423b7b77bfd5dd6791f1b1dd16e9807a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga423b7b77bfd5dd6791f1b1dd16e9807a">CAN_F5R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga423b7b77bfd5dd6791f1b1dd16e9807a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c50420a128a70341e63ad23b0bedba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c50420a128a70341e63ad23b0bedba5">CAN_F5R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga9c50420a128a70341e63ad23b0bedba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga392844657c800d2e16e7916ed5fb9891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga392844657c800d2e16e7916ed5fb9891">CAN_F5R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga392844657c800d2e16e7916ed5fb9891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb35a3bbc447c46929643115490e250d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb35a3bbc447c46929643115490e250d">CAN_F5R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gabb35a3bbc447c46929643115490e250d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga974bae58f9819eee0377d709c985bcbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga974bae58f9819eee0377d709c985bcbe">CAN_F5R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga974bae58f9819eee0377d709c985bcbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2823bb25e138cc52d11b154456947ab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2823bb25e138cc52d11b154456947ab7">CAN_F5R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga2823bb25e138cc52d11b154456947ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98cf223bdcc1a106f7573b57f836f9ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98cf223bdcc1a106f7573b57f836f9ed">CAN_F5R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga98cf223bdcc1a106f7573b57f836f9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26bfd14720495dd180f1524f2fdb3743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26bfd14720495dd180f1524f2fdb3743">CAN_F5R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga26bfd14720495dd180f1524f2fdb3743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b457c721dc855d05b2f353c22a83a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b457c721dc855d05b2f353c22a83a7">CAN_F5R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga41b457c721dc855d05b2f353c22a83a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc89534aaf3f810a2151b04b0086717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc89534aaf3f810a2151b04b0086717">CAN_F5R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga1bc89534aaf3f810a2151b04b0086717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga070940536728fad3c0e5336926131b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga070940536728fad3c0e5336926131b4b">CAN_F5R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga070940536728fad3c0e5336926131b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddf2e4aa8107150a86d37ce03a0e1c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddf2e4aa8107150a86d37ce03a0e1c0e">CAN_F5R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:gaddf2e4aa8107150a86d37ce03a0e1c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1788704faad47f1d45017df41a35f053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1788704faad47f1d45017df41a35f053">CAN_F5R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga1788704faad47f1d45017df41a35f053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11c4aeffb6646643c412e19e6f5cc015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11c4aeffb6646643c412e19e6f5cc015">CAN_F5R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga11c4aeffb6646643c412e19e6f5cc015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef348c2d37f96f5e5324368f90c80d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef348c2d37f96f5e5324368f90c80d42">CAN_F5R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gaef348c2d37f96f5e5324368f90c80d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398d842cfcb2d441d999e1407fc54f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga398d842cfcb2d441d999e1407fc54f83">CAN_F5R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga398d842cfcb2d441d999e1407fc54f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6575f8d4d154e2e8342b3f88352a9d52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6575f8d4d154e2e8342b3f88352a9d52">CAN_F5R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga6575f8d4d154e2e8342b3f88352a9d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9e6ad77b1d8ac7303e920658aceb354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9e6ad77b1d8ac7303e920658aceb354">CAN_F5R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:gae9e6ad77b1d8ac7303e920658aceb354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga911ade78e30d1a037d35dda5eb7cbd4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga911ade78e30d1a037d35dda5eb7cbd4b">CAN_F5R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga911ade78e30d1a037d35dda5eb7cbd4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49542b9334bc4917e25d6808c78787d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49542b9334bc4917e25d6808c78787d1">CAN_F5R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga49542b9334bc4917e25d6808c78787d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga255da64f4a66ff888f6633d6e51658c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga255da64f4a66ff888f6633d6e51658c6">CAN_F5R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga255da64f4a66ff888f6633d6e51658c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8335d23f9fd156f40dc7fd63ba6783cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8335d23f9fd156f40dc7fd63ba6783cb">CAN_F5R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga8335d23f9fd156f40dc7fd63ba6783cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf81786b7519b39f705729de2c55e4faa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf81786b7519b39f705729de2c55e4faa">CAN_F5R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:gaf81786b7519b39f705729de2c55e4faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f7122b0ad8cb4fc1797d0dbecbb4a05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f7122b0ad8cb4fc1797d0dbecbb4a05">CAN_F5R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga4f7122b0ad8cb4fc1797d0dbecbb4a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71ad6452660daed3d6c436533a25efc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71ad6452660daed3d6c436533a25efc2">CAN_F6R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga71ad6452660daed3d6c436533a25efc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e24abd8d2f0775661415b6565f4f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9e24abd8d2f0775661415b6565f4f6d">CAN_F6R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gac9e24abd8d2f0775661415b6565f4f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6dc3f6ce4dde435743aadbe17cc78b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dc3f6ce4dde435743aadbe17cc78b9">CAN_F6R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gaf6dc3f6ce4dde435743aadbe17cc78b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f5163490dffe1f4d7c635458359c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1f5163490dffe1f4d7c635458359c2f">CAN_F6R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gae1f5163490dffe1f4d7c635458359c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e9191d214d05f4d90fbcd38daa73e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89e9191d214d05f4d90fbcd38daa73e1">CAN_F6R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga89e9191d214d05f4d90fbcd38daa73e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97d29588281c546d98e09760cc5ef593"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97d29588281c546d98e09760cc5ef593">CAN_F6R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga97d29588281c546d98e09760cc5ef593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f5717aca9932255049b133661765bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53f5717aca9932255049b133661765bf">CAN_F6R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga53f5717aca9932255049b133661765bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec93958e936379d891bc3450dba3d1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec93958e936379d891bc3450dba3d1d">CAN_F6R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga7ec93958e936379d891bc3450dba3d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f97c7eb9d6e69d589db38d745ae321c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f97c7eb9d6e69d589db38d745ae321c">CAN_F6R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga8f97c7eb9d6e69d589db38d745ae321c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga372ebb5d42d147d41688f7c0fcf467d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga372ebb5d42d147d41688f7c0fcf467d2">CAN_F6R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga372ebb5d42d147d41688f7c0fcf467d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47baa2c9c05c7c422a49994b8f80016f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47baa2c9c05c7c422a49994b8f80016f">CAN_F6R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga47baa2c9c05c7c422a49994b8f80016f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d7665b118e98586c2a9b1900ce7292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55d7665b118e98586c2a9b1900ce7292">CAN_F6R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga55d7665b118e98586c2a9b1900ce7292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5095a203d07244e75dd6deca125b4468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5095a203d07244e75dd6deca125b4468">CAN_F6R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga5095a203d07244e75dd6deca125b4468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga533dbb10e8fce9aa6ec23573fb49c339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga533dbb10e8fce9aa6ec23573fb49c339">CAN_F6R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga533dbb10e8fce9aa6ec23573fb49c339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b95be922291e534609302c0c833f1f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b95be922291e534609302c0c833f1f7">CAN_F6R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga8b95be922291e534609302c0c833f1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17301d50c7b6ad30ffc05ee2c63f6171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17301d50c7b6ad30ffc05ee2c63f6171">CAN_F6R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga17301d50c7b6ad30ffc05ee2c63f6171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23dfb03247544122ed01472b8a31b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf23dfb03247544122ed01472b8a31b4d">CAN_F6R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gaf23dfb03247544122ed01472b8a31b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf8d35fbfa677fc446da68f4043b633e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf8d35fbfa677fc446da68f4043b633e">CAN_F6R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gadf8d35fbfa677fc446da68f4043b633e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c81a1972ec8d87421c6113bb9747c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c81a1972ec8d87421c6113bb9747c3e">CAN_F6R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga6c81a1972ec8d87421c6113bb9747c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11ea1bd4bae8b27a5fd73d210eb83d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11ea1bd4bae8b27a5fd73d210eb83d39">CAN_F6R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga11ea1bd4bae8b27a5fd73d210eb83d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c48dcd1ac5e23827813ed695bdff0d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c48dcd1ac5e23827813ed695bdff0d1">CAN_F6R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga4c48dcd1ac5e23827813ed695bdff0d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd115d29d9f0a8fddc13a32c013af26b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd115d29d9f0a8fddc13a32c013af26b">CAN_F6R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gacd115d29d9f0a8fddc13a32c013af26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3f116b2e31dd40bcdd6617fee83907e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3f116b2e31dd40bcdd6617fee83907e">CAN_F6R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gaa3f116b2e31dd40bcdd6617fee83907e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090da76d2d9379dbfc54f7c3fcf69fe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga090da76d2d9379dbfc54f7c3fcf69fe4">CAN_F6R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga090da76d2d9379dbfc54f7c3fcf69fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c8a59a8065400f4a75be49a78e2a9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9c8a59a8065400f4a75be49a78e2a9e">CAN_F6R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:gae9c8a59a8065400f4a75be49a78e2a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3854a1a11c72e64d3c4722494f463421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3854a1a11c72e64d3c4722494f463421">CAN_F6R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga3854a1a11c72e64d3c4722494f463421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5ceb9d7ae0c6e34490b8d8659919c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b5ceb9d7ae0c6e34490b8d8659919c9">CAN_F6R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga7b5ceb9d7ae0c6e34490b8d8659919c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac01a4accedd624ceccf8f8976a043177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac01a4accedd624ceccf8f8976a043177">CAN_F6R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:gac01a4accedd624ceccf8f8976a043177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc2d754207055a5a87696eb1bb7d8cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc2d754207055a5a87696eb1bb7d8cae">CAN_F6R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:gacc2d754207055a5a87696eb1bb7d8cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga471631ee112af3bde77d848c22d743ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga471631ee112af3bde77d848c22d743ef">CAN_F6R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga471631ee112af3bde77d848c22d743ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9574ec7dddcea6b80368778c01f62598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9574ec7dddcea6b80368778c01f62598">CAN_F6R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga9574ec7dddcea6b80368778c01f62598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64bcb159347ad8e2a2609ce89ed030df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64bcb159347ad8e2a2609ce89ed030df">CAN_F6R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga64bcb159347ad8e2a2609ce89ed030df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec0803330590bf9aba9d09342034b2c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec0803330590bf9aba9d09342034b2c1">CAN_F7R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaec0803330590bf9aba9d09342034b2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c633d4cbfdf79f09ae1df5e75c98439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c633d4cbfdf79f09ae1df5e75c98439">CAN_F7R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga8c633d4cbfdf79f09ae1df5e75c98439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31a0c4ece8b73760ad295344b8558ddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31a0c4ece8b73760ad295344b8558ddb">CAN_F7R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga31a0c4ece8b73760ad295344b8558ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe2fc15309540b87538ea3e8460d8d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe2fc15309540b87538ea3e8460d8d11">CAN_F7R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gafe2fc15309540b87538ea3e8460d8d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac81d4c021f4579021ddf9485472a84f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac81d4c021f4579021ddf9485472a84f5">CAN_F7R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gac81d4c021f4579021ddf9485472a84f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd6a00bb403a3e19e66c68f5ee308e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd6a00bb403a3e19e66c68f5ee308e2">CAN_F7R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga5dd6a00bb403a3e19e66c68f5ee308e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b5eaf37458d0426fd7f847775fd41e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b5eaf37458d0426fd7f847775fd41e9">CAN_F7R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga9b5eaf37458d0426fd7f847775fd41e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga780440ce173cde12fd117b519419424c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga780440ce173cde12fd117b519419424c">CAN_F7R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga780440ce173cde12fd117b519419424c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99ae0e27d14b42fef4551d83ee88b4ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99ae0e27d14b42fef4551d83ee88b4ac">CAN_F7R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga99ae0e27d14b42fef4551d83ee88b4ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace90c0624446480421fac233739413dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace90c0624446480421fac233739413dc">CAN_F7R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gace90c0624446480421fac233739413dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae60d566699df87580584ed496681562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae60d566699df87580584ed496681562">CAN_F7R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gaae60d566699df87580584ed496681562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6325b37cc369b92b2334e482dbe3bf06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6325b37cc369b92b2334e482dbe3bf06">CAN_F7R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga6325b37cc369b92b2334e482dbe3bf06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace846d293ac11d535ee2aad17cf099bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace846d293ac11d535ee2aad17cf099bc">CAN_F7R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gace846d293ac11d535ee2aad17cf099bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b26397a75fc4c0124e84903d31221e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91b26397a75fc4c0124e84903d31221e">CAN_F7R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga91b26397a75fc4c0124e84903d31221e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada2e01c05c216ba6ff4756d043297c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada2e01c05c216ba6ff4756d043297c0e">CAN_F7R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gada2e01c05c216ba6ff4756d043297c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeef08aa6565ff24bd9863b4b8a9c2ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeef08aa6565ff24bd9863b4b8a9c2ff5">CAN_F7R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gaeef08aa6565ff24bd9863b4b8a9c2ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c3ccb033b9541b57c338b9737f18dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16c3ccb033b9541b57c338b9737f18dd">CAN_F7R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga16c3ccb033b9541b57c338b9737f18dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad898ca382f57efb1842884d46217245c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad898ca382f57efb1842884d46217245c">CAN_F7R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gad898ca382f57efb1842884d46217245c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf419938e132cc1a0bf59a6c058e2c7c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf419938e132cc1a0bf59a6c058e2c7c5">CAN_F7R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:gaf419938e132cc1a0bf59a6c058e2c7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae991abb6f2e64443be7e39633f192aba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae991abb6f2e64443be7e39633f192aba">CAN_F7R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:gae991abb6f2e64443be7e39633f192aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3738a42e2767c928de21a2f784ce6bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3738a42e2767c928de21a2f784ce6bce">CAN_F7R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga3738a42e2767c928de21a2f784ce6bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5cb252582e6b7bd706b37447f71d6cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5cb252582e6b7bd706b37447f71d6cd">CAN_F7R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gae5cb252582e6b7bd706b37447f71d6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae616e53b9d961571eea4ff2df31f8399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae616e53b9d961571eea4ff2df31f8399">CAN_F7R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gae616e53b9d961571eea4ff2df31f8399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2049c9bb27af3cde01334b1901aa417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2049c9bb27af3cde01334b1901aa417">CAN_F7R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:gab2049c9bb27af3cde01334b1901aa417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e69c2fd32e2c523c9e939df825fc605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e69c2fd32e2c523c9e939df825fc605">CAN_F7R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga8e69c2fd32e2c523c9e939df825fc605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga659cc84b9186e279c37e88b94e1c9829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga659cc84b9186e279c37e88b94e1c9829">CAN_F7R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga659cc84b9186e279c37e88b94e1c9829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c9da5ad4c2d261858f73b779cc3dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43c9da5ad4c2d261858f73b779cc3dae">CAN_F7R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga43c9da5ad4c2d261858f73b779cc3dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1ea8d66ada6cea7268fba151c00d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1ea8d66ada6cea7268fba151c00d91">CAN_F7R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga0a1ea8d66ada6cea7268fba151c00d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd6032652515423412ad73b8a004bbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbd6032652515423412ad73b8a004bbb">CAN_F7R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:gabbd6032652515423412ad73b8a004bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a991a0bb5a81748b091d6b96c59fc37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a991a0bb5a81748b091d6b96c59fc37">CAN_F7R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga3a991a0bb5a81748b091d6b96c59fc37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedae5e816af0dd734311bf44be7571f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedae5e816af0dd734311bf44be7571f2">CAN_F7R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:gaedae5e816af0dd734311bf44be7571f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f88a239b8a39ff3343b1cfe70b06139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f88a239b8a39ff3343b1cfe70b06139">CAN_F7R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga2f88a239b8a39ff3343b1cfe70b06139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfe399fb494ff6ab1d5b91258c42764"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cfe399fb494ff6ab1d5b91258c42764">CAN_F8R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga3cfe399fb494ff6ab1d5b91258c42764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca04b514b4d6a3b19619932513b8953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ca04b514b4d6a3b19619932513b8953">CAN_F8R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga9ca04b514b4d6a3b19619932513b8953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c3c099bf7db702b7bf5f71cddaaec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4c3c099bf7db702b7bf5f71cddaaec2">CAN_F8R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gac4c3c099bf7db702b7bf5f71cddaaec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e53037e7f7171d8a7358590f0e7420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1e53037e7f7171d8a7358590f0e7420">CAN_F8R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gae1e53037e7f7171d8a7358590f0e7420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51e2af45725e06538c4d09ad07296316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51e2af45725e06538c4d09ad07296316">CAN_F8R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga51e2af45725e06538c4d09ad07296316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ee5e9d68190f0d41a5b8603d1933922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ee5e9d68190f0d41a5b8603d1933922">CAN_F8R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga2ee5e9d68190f0d41a5b8603d1933922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66c636150cfad43a32652dba3ded8383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66c636150cfad43a32652dba3ded8383">CAN_F8R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga66c636150cfad43a32652dba3ded8383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc81a4ee32f76ce3a6fdbb3fc49425c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fc81a4ee32f76ce3a6fdbb3fc49425c">CAN_F8R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga0fc81a4ee32f76ce3a6fdbb3fc49425c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a36336242e8259c779f1c8f4544737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68a36336242e8259c779f1c8f4544737">CAN_F8R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga68a36336242e8259c779f1c8f4544737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0014717b3c4c65afb7542308980803d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0014717b3c4c65afb7542308980803d">CAN_F8R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gad0014717b3c4c65afb7542308980803d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315a7e30b95c05db01b7f56f4d825e62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga315a7e30b95c05db01b7f56f4d825e62">CAN_F8R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga315a7e30b95c05db01b7f56f4d825e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga353aad2279bf6b72bd861f6c79253635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga353aad2279bf6b72bd861f6c79253635">CAN_F8R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga353aad2279bf6b72bd861f6c79253635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25193c4b44d05db08ba40f0e0f2c45e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25193c4b44d05db08ba40f0e0f2c45e1">CAN_F8R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga25193c4b44d05db08ba40f0e0f2c45e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4469bfc90525f84d9d04d3a4996997e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4469bfc90525f84d9d04d3a4996997e6">CAN_F8R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga4469bfc90525f84d9d04d3a4996997e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b17ebf3dd1e53d8417f955ebcf743b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b17ebf3dd1e53d8417f955ebcf743b3">CAN_F8R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga3b17ebf3dd1e53d8417f955ebcf743b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6db6c2262434fc76213a441d8ce2edf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6db6c2262434fc76213a441d8ce2edf1">CAN_F8R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga6db6c2262434fc76213a441d8ce2edf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a1e1e9aa84af36845402d19236c1214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a1e1e9aa84af36845402d19236c1214">CAN_F8R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga8a1e1e9aa84af36845402d19236c1214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0a9ee665444a6b42e98e0f988d1ba7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0a9ee665444a6b42e98e0f988d1ba7a">CAN_F8R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gae0a9ee665444a6b42e98e0f988d1ba7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16cde37565a3d3ec3a8c41013df6f6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16cde37565a3d3ec3a8c41013df6f6f1">CAN_F8R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga16cde37565a3d3ec3a8c41013df6f6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ca000fea3be225ddf5f295437b6e36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57ca000fea3be225ddf5f295437b6e36">CAN_F8R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga57ca000fea3be225ddf5f295437b6e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad60ee9ebdce23be6d2adca113ca918e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad60ee9ebdce23be6d2adca113ca918e8">CAN_F8R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gad60ee9ebdce23be6d2adca113ca918e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae186c9794783eb47b460532801afe43a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae186c9794783eb47b460532801afe43a">CAN_F8R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gae186c9794783eb47b460532801afe43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga106a5e5b8ae8d683fcec85b076688f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga106a5e5b8ae8d683fcec85b076688f34">CAN_F8R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga106a5e5b8ae8d683fcec85b076688f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1643a77c219a9b2706f438c5123bccc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1643a77c219a9b2706f438c5123bccc8">CAN_F8R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga1643a77c219a9b2706f438c5123bccc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab21aa6ed09bed09347e07dbcbd0e9e93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab21aa6ed09bed09347e07dbcbd0e9e93">CAN_F8R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:gab21aa6ed09bed09347e07dbcbd0e9e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8267e4cdc484abd75634469f9b255c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8267e4cdc484abd75634469f9b255c5">CAN_F8R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:gab8267e4cdc484abd75634469f9b255c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga697d286473e81666c91f28e853aab4ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga697d286473e81666c91f28e853aab4ad">CAN_F8R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga697d286473e81666c91f28e853aab4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga295c26638700a849ee3c6504caf6ceab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga295c26638700a849ee3c6504caf6ceab">CAN_F8R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga295c26638700a849ee3c6504caf6ceab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f8469008983b405bfc5855258f4f6e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f8469008983b405bfc5855258f4f6e6">CAN_F8R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga0f8469008983b405bfc5855258f4f6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad18d894a75ebe73c0185d905cfb81dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad18d894a75ebe73c0185d905cfb81dbf">CAN_F8R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:gad18d894a75ebe73c0185d905cfb81dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccdf92a69572b56641ddd2967c034a7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccdf92a69572b56641ddd2967c034a7a">CAN_F8R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:gaccdf92a69572b56641ddd2967c034a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0636c9c9fd84e5e8d12e78f236f2a56c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0636c9c9fd84e5e8d12e78f236f2a56c">CAN_F8R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga0636c9c9fd84e5e8d12e78f236f2a56c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1209cec0d1199b7f74bb2e2b1cca424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1209cec0d1199b7f74bb2e2b1cca424">CAN_F9R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaa1209cec0d1199b7f74bb2e2b1cca424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd983be0f74b7f183261f21cd2f6910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd983be0f74b7f183261f21cd2f6910">CAN_F9R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga9fd983be0f74b7f183261f21cd2f6910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e363da951c1191e733a8bc603cda3f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e363da951c1191e733a8bc603cda3f5">CAN_F9R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga2e363da951c1191e733a8bc603cda3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabab5a59d405ae1684853988e95ab9844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabab5a59d405ae1684853988e95ab9844">CAN_F9R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gabab5a59d405ae1684853988e95ab9844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b5b46878001f43618c726b3429e4b50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b5b46878001f43618c726b3429e4b50">CAN_F9R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga4b5b46878001f43618c726b3429e4b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga582895a48cfeb8d7ecf6c9757ba0aa39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga582895a48cfeb8d7ecf6c9757ba0aa39">CAN_F9R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga582895a48cfeb8d7ecf6c9757ba0aa39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe18a44ac1a9c4cf2a6e94bb946af17f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe18a44ac1a9c4cf2a6e94bb946af17f">CAN_F9R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gafe18a44ac1a9c4cf2a6e94bb946af17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae497ffa0ef246a52e57a394fa57e616d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae497ffa0ef246a52e57a394fa57e616d">CAN_F9R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gae497ffa0ef246a52e57a394fa57e616d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eedc431183ceae7240d11afc05bacfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4eedc431183ceae7240d11afc05bacfa">CAN_F9R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga4eedc431183ceae7240d11afc05bacfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71d1294050a77f52ecd4b00568cd7477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71d1294050a77f52ecd4b00568cd7477">CAN_F9R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga71d1294050a77f52ecd4b00568cd7477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5adc0ffeba391461d887f5d176a9b5bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5adc0ffeba391461d887f5d176a9b5bd">CAN_F9R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga5adc0ffeba391461d887f5d176a9b5bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989f1dea5a35e78b08649ac699955563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989f1dea5a35e78b08649ac699955563">CAN_F9R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga989f1dea5a35e78b08649ac699955563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b71e1b7db02ef8c5853534921b33aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b71e1b7db02ef8c5853534921b33aee">CAN_F9R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga0b71e1b7db02ef8c5853534921b33aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48cff2713910823bbf9c8aeb399d6695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48cff2713910823bbf9c8aeb399d6695">CAN_F9R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga48cff2713910823bbf9c8aeb399d6695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e0057c4eb0f7238d2ec98ae0702ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e0057c4eb0f7238d2ec98ae0702ff3">CAN_F9R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gab9e0057c4eb0f7238d2ec98ae0702ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc16f71c9ee3bc56be17f7488c1df807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc16f71c9ee3bc56be17f7488c1df807">CAN_F9R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gacc16f71c9ee3bc56be17f7488c1df807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3909a33262113171b7d4dc11fcf8c3b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3909a33262113171b7d4dc11fcf8c3b1">CAN_F9R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga3909a33262113171b7d4dc11fcf8c3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cead3f8d10075aa34c9446859356e2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cead3f8d10075aa34c9446859356e2d">CAN_F9R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga8cead3f8d10075aa34c9446859356e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7730d43a2cf07a1568ed738a4f69692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7730d43a2cf07a1568ed738a4f69692">CAN_F9R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:gaf7730d43a2cf07a1568ed738a4f69692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2f5ba8403cbd679694cf9665e2690f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b2f5ba8403cbd679694cf9665e2690f">CAN_F9R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga6b2f5ba8403cbd679694cf9665e2690f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca5a17ed59696ed0572b80767c4bef81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca5a17ed59696ed0572b80767c4bef81">CAN_F9R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gaca5a17ed59696ed0572b80767c4bef81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac318672024cefb98843d473cbb2d46b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac318672024cefb98843d473cbb2d46b2">CAN_F9R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gac318672024cefb98843d473cbb2d46b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3523d55c8cf0a308fea4837b00f89abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3523d55c8cf0a308fea4837b00f89abb">CAN_F9R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga3523d55c8cf0a308fea4837b00f89abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d8d812323030dd39f417318c36b8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21d8d812323030dd39f417318c36b8dc">CAN_F9R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga21d8d812323030dd39f417318c36b8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga065bba6dde8a5b81b42c2618204bf0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga065bba6dde8a5b81b42c2618204bf0be">CAN_F9R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga065bba6dde8a5b81b42c2618204bf0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade5290535026c192f7e94a4cb98e48b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade5290535026c192f7e94a4cb98e48b4">CAN_F9R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:gade5290535026c192f7e94a4cb98e48b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac7e7544d60c3084da344ee20ab6a760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac7e7544d60c3084da344ee20ab6a760">CAN_F9R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:gaac7e7544d60c3084da344ee20ab6a760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae965845f1e45d1f45831be60829e63bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae965845f1e45d1f45831be60829e63bc">CAN_F9R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:gae965845f1e45d1f45831be60829e63bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63bbecf009bf6bd61dc9e8fe0603da73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63bbecf009bf6bd61dc9e8fe0603da73">CAN_F9R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga63bbecf009bf6bd61dc9e8fe0603da73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga834cf606ef4b69b0c459b8cb9e836a9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga834cf606ef4b69b0c459b8cb9e836a9b">CAN_F9R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga834cf606ef4b69b0c459b8cb9e836a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c833e07b7a842ba7425291f628c9a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c833e07b7a842ba7425291f628c9a11">CAN_F9R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga9c833e07b7a842ba7425291f628c9a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18ef7c7bae75406a267e6a333c549a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18ef7c7bae75406a267e6a333c549a9f">CAN_F9R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga18ef7c7bae75406a267e6a333c549a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga616898121d5befed0eb5ab61492872f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga616898121d5befed0eb5ab61492872f2">CAN_F10R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga616898121d5befed0eb5ab61492872f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa24b6ba1e723098e55e4affc793558c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa24b6ba1e723098e55e4affc793558c5">CAN_F10R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaa24b6ba1e723098e55e4affc793558c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b7fc9db4e77e216f37bf088d7b7703c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b7fc9db4e77e216f37bf088d7b7703c">CAN_F10R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga1b7fc9db4e77e216f37bf088d7b7703c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2348cdfff622628147e2c1df0a35363c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2348cdfff622628147e2c1df0a35363c">CAN_F10R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga2348cdfff622628147e2c1df0a35363c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebde0ea1e0aaf38fdcf1584e9c9b2063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebde0ea1e0aaf38fdcf1584e9c9b2063">CAN_F10R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gaebde0ea1e0aaf38fdcf1584e9c9b2063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5b32b71c86c6dc7040b3044be61af7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5b32b71c86c6dc7040b3044be61af7">CAN_F10R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga3b5b32b71c86c6dc7040b3044be61af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9df7daa799c7c73d9a56de5f92285aca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9df7daa799c7c73d9a56de5f92285aca">CAN_F10R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga9df7daa799c7c73d9a56de5f92285aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed755173b9d4375b40d73cab90396adc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed755173b9d4375b40d73cab90396adc">CAN_F10R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gaed755173b9d4375b40d73cab90396adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8d08fea6e7307f6d1d602e113a6d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8d08fea6e7307f6d1d602e113a6d27">CAN_F10R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga8a8d08fea6e7307f6d1d602e113a6d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aecdda55a484aa0e96c89f5d0f42aba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6aecdda55a484aa0e96c89f5d0f42aba">CAN_F10R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga6aecdda55a484aa0e96c89f5d0f42aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4da658bf0a044b327c5efcc592e0ebe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4da658bf0a044b327c5efcc592e0ebe1">CAN_F10R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga4da658bf0a044b327c5efcc592e0ebe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6ec91db97da763ae1da98ef3a3f7fea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6ec91db97da763ae1da98ef3a3f7fea">CAN_F10R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gae6ec91db97da763ae1da98ef3a3f7fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62bba82d177602a29448acf481a7f691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62bba82d177602a29448acf481a7f691">CAN_F10R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga62bba82d177602a29448acf481a7f691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce79aa37f7a175695fb910f986b7d81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce79aa37f7a175695fb910f986b7d81">CAN_F10R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga6ce79aa37f7a175695fb910f986b7d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf31488587e33ea32b60a5c21f3e3aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf31488587e33ea32b60a5c21f3e3aff">CAN_F10R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gadf31488587e33ea32b60a5c21f3e3aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8c7c289c07afb023bb3eedfe4d5a9b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8c7c289c07afb023bb3eedfe4d5a9b1">CAN_F10R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gad8c7c289c07afb023bb3eedfe4d5a9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74258ab493246fefc21ddc475dcfda4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74258ab493246fefc21ddc475dcfda4a">CAN_F10R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga74258ab493246fefc21ddc475dcfda4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf9f2daaa27f340a8cd4e64533f5caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcf9f2daaa27f340a8cd4e64533f5caf">CAN_F10R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gabcf9f2daaa27f340a8cd4e64533f5caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b8ad53931f4cb3bebb3f557d8686066"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b8ad53931f4cb3bebb3f557d8686066">CAN_F10R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga2b8ad53931f4cb3bebb3f557d8686066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f0b00c508bddf59fd290091e738a340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f0b00c508bddf59fd290091e738a340">CAN_F10R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga9f0b00c508bddf59fd290091e738a340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb9db852d4bf1332f748a0cfc0063364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb9db852d4bf1332f748a0cfc0063364">CAN_F10R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gadb9db852d4bf1332f748a0cfc0063364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga616164fcd20341e4eed5b10a8fd2837c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga616164fcd20341e4eed5b10a8fd2837c">CAN_F10R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga616164fcd20341e4eed5b10a8fd2837c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae70893925ea53547e9ce780c0480587b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae70893925ea53547e9ce780c0480587b">CAN_F10R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gae70893925ea53547e9ce780c0480587b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed74e80c74c6c5e12d26abbc0d923787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed74e80c74c6c5e12d26abbc0d923787">CAN_F10R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:gaed74e80c74c6c5e12d26abbc0d923787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecb5b90d073107f3c5612379aaffa7ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecb5b90d073107f3c5612379aaffa7ce">CAN_F10R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:gaecb5b90d073107f3c5612379aaffa7ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga678702522f87f63edfcad21194be3c53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga678702522f87f63edfcad21194be3c53">CAN_F10R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga678702522f87f63edfcad21194be3c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4523c34e7f333636fade643b895b8f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4523c34e7f333636fade643b895b8f5">CAN_F10R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:gaf4523c34e7f333636fade643b895b8f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf0e55fcb496970abe8fea481561f886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf0e55fcb496970abe8fea481561f886">CAN_F10R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:gacf0e55fcb496970abe8fea481561f886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e4683223d46d60897b2c46b02addec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e4683223d46d60897b2c46b02addec5">CAN_F10R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga4e4683223d46d60897b2c46b02addec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df50371abf968f0638faf7e0bf76cc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6df50371abf968f0638faf7e0bf76cc8">CAN_F10R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga6df50371abf968f0638faf7e0bf76cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab294aa73a3fdfc60672b206bd57a1e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab294aa73a3fdfc60672b206bd57a1e08">CAN_F10R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:gab294aa73a3fdfc60672b206bd57a1e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de1906dc4119b37b29bbe25e3e6dbe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2de1906dc4119b37b29bbe25e3e6dbe0">CAN_F10R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga2de1906dc4119b37b29bbe25e3e6dbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad6560088b586891d446952bbd8fbbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacad6560088b586891d446952bbd8fbbe">CAN_F11R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gacad6560088b586891d446952bbd8fbbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac81bc667cb0c63aa0448f6e0eb1d105d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac81bc667cb0c63aa0448f6e0eb1d105d">CAN_F11R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gac81bc667cb0c63aa0448f6e0eb1d105d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dab8868637d6d6fb707b6a37a5989b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dab8868637d6d6fb707b6a37a5989b5">CAN_F11R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga8dab8868637d6d6fb707b6a37a5989b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga559246cfa4658a5adaa282e4a3b35dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga559246cfa4658a5adaa282e4a3b35dd5">CAN_F11R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga559246cfa4658a5adaa282e4a3b35dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga499aebdfc0c14b9c399698e28fde3e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga499aebdfc0c14b9c399698e28fde3e50">CAN_F11R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga499aebdfc0c14b9c399698e28fde3e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1613d097fe5b7107ff36f97a9263bd38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1613d097fe5b7107ff36f97a9263bd38">CAN_F11R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga1613d097fe5b7107ff36f97a9263bd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db1830185822d66619059a644d86ffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9db1830185822d66619059a644d86ffe">CAN_F11R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga9db1830185822d66619059a644d86ffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab35bedade0c9f71455abfbbac2edee14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab35bedade0c9f71455abfbbac2edee14">CAN_F11R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gab35bedade0c9f71455abfbbac2edee14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac79ac007ffed536eedddffdd2615c5f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac79ac007ffed536eedddffdd2615c5f7">CAN_F11R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gac79ac007ffed536eedddffdd2615c5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5900c2273c405ce35b9bd52b189c102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5900c2273c405ce35b9bd52b189c102">CAN_F11R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gad5900c2273c405ce35b9bd52b189c102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dad5ea347a6a928997a0a1c149369ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dad5ea347a6a928997a0a1c149369ce">CAN_F11R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga9dad5ea347a6a928997a0a1c149369ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9285109080a523012f27b3bdbabc6949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9285109080a523012f27b3bdbabc6949">CAN_F11R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga9285109080a523012f27b3bdbabc6949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65cdf759738f8b0cb8c4c3231453aad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65cdf759738f8b0cb8c4c3231453aad8">CAN_F11R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga65cdf759738f8b0cb8c4c3231453aad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24a40efa6debcdcfef0f7ab6d8b3eb04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24a40efa6debcdcfef0f7ab6d8b3eb04">CAN_F11R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga24a40efa6debcdcfef0f7ab6d8b3eb04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa923634a3432436c4c84e65be1fd39d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa923634a3432436c4c84e65be1fd39d6">CAN_F11R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gaa923634a3432436c4c84e65be1fd39d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65bae4ee01f83fe051acee8ee4c8a10e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65bae4ee01f83fe051acee8ee4c8a10e">CAN_F11R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga65bae4ee01f83fe051acee8ee4c8a10e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b6762f3642ce7a06fff58270ac9f53f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b6762f3642ce7a06fff58270ac9f53f">CAN_F11R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga7b6762f3642ce7a06fff58270ac9f53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69c7d6a41708543278980035b64bd31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69c7d6a41708543278980035b64bd31b">CAN_F11R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga69c7d6a41708543278980035b64bd31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d6d67020cbc5a4d5f0b7c5dc488aa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88d6d67020cbc5a4d5f0b7c5dc488aa6">CAN_F11R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga88d6d67020cbc5a4d5f0b7c5dc488aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f4a8d606f2063be35b52e1fc5e4b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07f4a8d606f2063be35b52e1fc5e4b58">CAN_F11R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga07f4a8d606f2063be35b52e1fc5e4b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c6e5b0076c31b7bee1c9aea94e11fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58c6e5b0076c31b7bee1c9aea94e11fb">CAN_F11R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga58c6e5b0076c31b7bee1c9aea94e11fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93bf815d462dc3a40725f73e107e11f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93bf815d462dc3a40725f73e107e11f5">CAN_F11R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga93bf815d462dc3a40725f73e107e11f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeebe934727476f5fde11c888c424c417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeebe934727476f5fde11c888c424c417">CAN_F11R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gaeebe934727476f5fde11c888c424c417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8324877e56a61c15119f2ebf929894cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8324877e56a61c15119f2ebf929894cc">CAN_F11R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga8324877e56a61c15119f2ebf929894cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfd994c36da11529ac494df973b5759c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfd994c36da11529ac494df973b5759c">CAN_F11R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:gadfd994c36da11529ac494df973b5759c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f3e9d272b625f7d6269057aee5d7761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f3e9d272b625f7d6269057aee5d7761">CAN_F11R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga8f3e9d272b625f7d6269057aee5d7761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5da4d794a9797d14536197679b7b2b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5da4d794a9797d14536197679b7b2b14">CAN_F11R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga5da4d794a9797d14536197679b7b2b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9b9a815f36e7c2929f4313ca424c83a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9b9a815f36e7c2929f4313ca424c83a">CAN_F11R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:gad9b9a815f36e7c2929f4313ca424c83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf162471f4c070d13fa409d44467373fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf162471f4c070d13fa409d44467373fc">CAN_F11R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:gaf162471f4c070d13fa409d44467373fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c301fd37e3fa27d3bd28a1f3f553e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c301fd37e3fa27d3bd28a1f3f553e77">CAN_F11R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga2c301fd37e3fa27d3bd28a1f3f553e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bdc4ba1d0e44ba4d7a03cfd3197b687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bdc4ba1d0e44ba4d7a03cfd3197b687">CAN_F11R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga2bdc4ba1d0e44ba4d7a03cfd3197b687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6525c1ff364a229c9ea1b353b11be8c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6525c1ff364a229c9ea1b353b11be8c3">CAN_F11R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga6525c1ff364a229c9ea1b353b11be8c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5fd095552b3108c685514e78e43e52d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5fd095552b3108c685514e78e43e52d">CAN_F12R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gac5fd095552b3108c685514e78e43e52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga450e88e19b2e478e73cbc5eef74a72d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga450e88e19b2e478e73cbc5eef74a72d2">CAN_F12R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga450e88e19b2e478e73cbc5eef74a72d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17875db304b98c38e627f7d7db339136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17875db304b98c38e627f7d7db339136">CAN_F12R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga17875db304b98c38e627f7d7db339136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2960fee8bc56574e1b51975da7d2f041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2960fee8bc56574e1b51975da7d2f041">CAN_F12R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga2960fee8bc56574e1b51975da7d2f041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b3b6f518fae0cb1123aa187138d90b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b3b6f518fae0cb1123aa187138d90b6">CAN_F12R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga6b3b6f518fae0cb1123aa187138d90b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39cedc414fa80ef987825daf32e11ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39cedc414fa80ef987825daf32e11ac4">CAN_F12R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga39cedc414fa80ef987825daf32e11ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10aa07474c2e7cf7f2845d0d2b2bd383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10aa07474c2e7cf7f2845d0d2b2bd383">CAN_F12R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga10aa07474c2e7cf7f2845d0d2b2bd383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga227ef5f36f6e03969cd952d62a3bc0a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga227ef5f36f6e03969cd952d62a3bc0a9">CAN_F12R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga227ef5f36f6e03969cd952d62a3bc0a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a946c991cee617b322ff9a372af3512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a946c991cee617b322ff9a372af3512">CAN_F12R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga7a946c991cee617b322ff9a372af3512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ab582743e96fcd36662a9434b875bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0ab582743e96fcd36662a9434b875bd">CAN_F12R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gad0ab582743e96fcd36662a9434b875bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga854c2b7108e33d263cc8269648f8bbbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga854c2b7108e33d263cc8269648f8bbbe">CAN_F12R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga854c2b7108e33d263cc8269648f8bbbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ed3de0039e458bac5530d08c2e9af51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ed3de0039e458bac5530d08c2e9af51">CAN_F12R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga2ed3de0039e458bac5530d08c2e9af51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad0db6fe916794156f773e98b524b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadad0db6fe916794156f773e98b524b07">CAN_F12R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gadad0db6fe916794156f773e98b524b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7a50bd0de8b4e85d9e90c1f48ef7bc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7a50bd0de8b4e85d9e90c1f48ef7bc8">CAN_F12R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gaa7a50bd0de8b4e85d9e90c1f48ef7bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c5558cc37c62c5570a5e2716e30ed99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c5558cc37c62c5570a5e2716e30ed99">CAN_F12R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga2c5558cc37c62c5570a5e2716e30ed99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fa511d56f90a2ee10e44e56e378f7ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fa511d56f90a2ee10e44e56e378f7ed">CAN_F12R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga9fa511d56f90a2ee10e44e56e378f7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77ae08ea078773a1aecbf74e89dc2a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77ae08ea078773a1aecbf74e89dc2a5d">CAN_F12R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga77ae08ea078773a1aecbf74e89dc2a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a94ac3d4ba5c16a98fc04144ae3bb86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a94ac3d4ba5c16a98fc04144ae3bb86">CAN_F12R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga3a94ac3d4ba5c16a98fc04144ae3bb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9070c9b9eec5dea6b5c4cdbaa1d5918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9070c9b9eec5dea6b5c4cdbaa1d5918">CAN_F12R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:gae9070c9b9eec5dea6b5c4cdbaa1d5918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758cacc8b96577bb3663da1fae36040b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga758cacc8b96577bb3663da1fae36040b">CAN_F12R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga758cacc8b96577bb3663da1fae36040b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80db4704807d6df4aaee2eebfcf5210a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80db4704807d6df4aaee2eebfcf5210a">CAN_F12R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga80db4704807d6df4aaee2eebfcf5210a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3d3fb3a9b4b6b90139024bef933bc3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3d3fb3a9b4b6b90139024bef933bc3d">CAN_F12R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gac3d3fb3a9b4b6b90139024bef933bc3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e87973f51235e81195d84f78489cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24e87973f51235e81195d84f78489cb0">CAN_F12R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga24e87973f51235e81195d84f78489cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e917f2a362569d86a75a34eddce636c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e917f2a362569d86a75a34eddce636c">CAN_F12R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga4e917f2a362569d86a75a34eddce636c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e5f2c5de8981fbfc152926fc8fb057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6e5f2c5de8981fbfc152926fc8fb057">CAN_F12R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:gad6e5f2c5de8981fbfc152926fc8fb057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaad1149501e8f926a247aa532405c0b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaad1149501e8f926a247aa532405c0b9">CAN_F12R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:gaaad1149501e8f926a247aa532405c0b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53538969afd7e43cc7fed4c400ab6f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53538969afd7e43cc7fed4c400ab6f5a">CAN_F12R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga53538969afd7e43cc7fed4c400ab6f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e04fa5d17a7cc7687c0ca40dd571ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74e04fa5d17a7cc7687c0ca40dd571ce">CAN_F12R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga74e04fa5d17a7cc7687c0ca40dd571ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc1d97354c1649fa5ddc46f4271297d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc1d97354c1649fa5ddc46f4271297d9">CAN_F12R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:gadc1d97354c1649fa5ddc46f4271297d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b870003e469dcb24979e835a2f81a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71b870003e469dcb24979e835a2f81a4">CAN_F12R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga71b870003e469dcb24979e835a2f81a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2894b732a9683d32620fb90b06ba9f62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2894b732a9683d32620fb90b06ba9f62">CAN_F12R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga2894b732a9683d32620fb90b06ba9f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab11cddebcb4e1ab70b7222a999d0c58a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab11cddebcb4e1ab70b7222a999d0c58a">CAN_F12R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:gab11cddebcb4e1ab70b7222a999d0c58a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b6865be0c757b49a250a537d73ae85e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b6865be0c757b49a250a537d73ae85e">CAN_F13R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga0b6865be0c757b49a250a537d73ae85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18df9b2fd549b8991fdd9f8f94e7cbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18df9b2fd549b8991fdd9f8f94e7cbb">CAN_F13R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaf18df9b2fd549b8991fdd9f8f94e7cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga034e8f5b7675ce34eb2792531c7e174d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga034e8f5b7675ce34eb2792531c7e174d">CAN_F13R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga034e8f5b7675ce34eb2792531c7e174d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf19767c0892dffb6eff8c5a3b0e254f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf19767c0892dffb6eff8c5a3b0e254f5">CAN_F13R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gaf19767c0892dffb6eff8c5a3b0e254f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad03b0ab4d686a1ad858f1ba4b679fff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad03b0ab4d686a1ad858f1ba4b679fff9">CAN_F13R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gad03b0ab4d686a1ad858f1ba4b679fff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e37522978ae2e88c27f5604c5517d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e37522978ae2e88c27f5604c5517d42">CAN_F13R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga8e37522978ae2e88c27f5604c5517d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf6fff2ca4adf6e093a13b2db77adbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf6fff2ca4adf6e093a13b2db77adbb">CAN_F13R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga2bf6fff2ca4adf6e093a13b2db77adbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabca970c306c9c9b576ef3424f686f324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabca970c306c9c9b576ef3424f686f324">CAN_F13R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gabca970c306c9c9b576ef3424f686f324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae44e1d120c773c9dc26f418acf3cb6de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae44e1d120c773c9dc26f418acf3cb6de">CAN_F13R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gae44e1d120c773c9dc26f418acf3cb6de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga891d1d97e1a57c4cfa1a714b61b083eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga891d1d97e1a57c4cfa1a714b61b083eb">CAN_F13R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga891d1d97e1a57c4cfa1a714b61b083eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb4be9c1da46b251c43c0aafe7b04497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb4be9c1da46b251c43c0aafe7b04497">CAN_F13R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gafb4be9c1da46b251c43c0aafe7b04497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47f5215de00574378a489f90eb11eff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47f5215de00574378a489f90eb11eff4">CAN_F13R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga47f5215de00574378a489f90eb11eff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3bbd5350aeb18966e2a40e2dc4223e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3bbd5350aeb18966e2a40e2dc4223e3">CAN_F13R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gac3bbd5350aeb18966e2a40e2dc4223e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d97199e363dd56cd9a455aec75ef1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2d97199e363dd56cd9a455aec75ef1c">CAN_F13R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gab2d97199e363dd56cd9a455aec75ef1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0731f4e60125130bebf88d33fd4ae3ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0731f4e60125130bebf88d33fd4ae3ca">CAN_F13R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga0731f4e60125130bebf88d33fd4ae3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1683c0cc3b3143a919f4dd59243eba9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1683c0cc3b3143a919f4dd59243eba9f">CAN_F13R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga1683c0cc3b3143a919f4dd59243eba9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2ed74a0929c6d397c14f49f114f13bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2ed74a0929c6d397c14f49f114f13bf">CAN_F13R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gad2ed74a0929c6d397c14f49f114f13bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafde6cdff22bf29d31b5be1b309fe4dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafde6cdff22bf29d31b5be1b309fe4dde">CAN_F13R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gafde6cdff22bf29d31b5be1b309fe4dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb873fa1c32fbf6c5a2f3be93ba2f2e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb873fa1c32fbf6c5a2f3be93ba2f2e6">CAN_F13R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:gabb873fa1c32fbf6c5a2f3be93ba2f2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf82a4dfd4d3c7a13232479be997ed1f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf82a4dfd4d3c7a13232479be997ed1f9">CAN_F13R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:gaf82a4dfd4d3c7a13232479be997ed1f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7bf4384e44f002392339a71bc9c912c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7bf4384e44f002392339a71bc9c912c">CAN_F13R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gaa7bf4384e44f002392339a71bc9c912c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7023986be02dd8f736e04e658844061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7023986be02dd8f736e04e658844061">CAN_F13R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gaa7023986be02dd8f736e04e658844061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd059121f2a882342a409ebef8a96999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd059121f2a882342a409ebef8a96999">CAN_F13R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gafd059121f2a882342a409ebef8a96999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ef57f88bf1e6e34b0096013278926c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ef57f88bf1e6e34b0096013278926c0">CAN_F13R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga5ef57f88bf1e6e34b0096013278926c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4847de9f5b54fc5ce00e0fba69564d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4847de9f5b54fc5ce00e0fba69564d2d">CAN_F13R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga4847de9f5b54fc5ce00e0fba69564d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c415fa87c556bd8a4fc0f680d25f160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c415fa87c556bd8a4fc0f680d25f160">CAN_F13R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga2c415fa87c556bd8a4fc0f680d25f160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20487222c41a08fe68b9ce58dfd52fff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20487222c41a08fe68b9ce58dfd52fff">CAN_F13R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga20487222c41a08fe68b9ce58dfd52fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d5ca021778a6e84fd3c0ad8981255d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0d5ca021778a6e84fd3c0ad8981255d">CAN_F13R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:gaa0d5ca021778a6e84fd3c0ad8981255d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f0c8c09be20a14f29ab46d53dd712ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f0c8c09be20a14f29ab46d53dd712ba">CAN_F13R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga2f0c8c09be20a14f29ab46d53dd712ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26161b84a5fc507f959b620c8e380703"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26161b84a5fc507f959b620c8e380703">CAN_F13R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga26161b84a5fc507f959b620c8e380703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e753550a0a8547c7f64346e22925012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e753550a0a8547c7f64346e22925012">CAN_F13R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga1e753550a0a8547c7f64346e22925012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305ac04b1c5198a4f82c78c570ce7f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga305ac04b1c5198a4f82c78c570ce7f97">CAN_F13R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga305ac04b1c5198a4f82c78c570ce7f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07454cc787f44ad132784c9b582a687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad07454cc787f44ad132784c9b582a687">CEC_CR_CECEN</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gad07454cc787f44ad132784c9b582a687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac82eb7571b7a6c4b08ec2eb6be00d992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac82eb7571b7a6c4b08ec2eb6be00d992">CEC_CR_TXSOM</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gac82eb7571b7a6c4b08ec2eb6be00d992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9dc5e4a7c6d8e980a05e17e1da39ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9dc5e4a7c6d8e980a05e17e1da39ea9">CEC_CR_TXEOM</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gab9dc5e4a7c6d8e980a05e17e1da39ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fda3c859ea19941be7995dc9c737e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fda3c859ea19941be7995dc9c737e4b">CEC_CFGR_SFT</a>&#160;&#160;&#160;((uint32_t)0x00000007U)</td></tr>
<tr class="separator:ga7fda3c859ea19941be7995dc9c737e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f2ff713a7f2fc5a4113b1bdb275db3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23f2ff713a7f2fc5a4113b1bdb275db3">CEC_CFGR_RXTOL</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga23f2ff713a7f2fc5a4113b1bdb275db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cab9c1757c7f27e80d5cd60542c6242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cab9c1757c7f27e80d5cd60542c6242">CEC_CFGR_BRESTP</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga4cab9c1757c7f27e80d5cd60542c6242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc75911736a14a5af35c1972e38c0630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc75911736a14a5af35c1972e38c0630">CEC_CFGR_BREGEN</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gacc75911736a14a5af35c1972e38c0630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea85d990bdd635458bbd7aee3504db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea85d990bdd635458bbd7aee3504db0">CEC_CFGR_LBPEGEN</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga2ea85d990bdd635458bbd7aee3504db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2a6dc5400356ca22bfbcf50976ae7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2a6dc5400356ca22bfbcf50976ae7c6">CEC_CFGR_BRDNOGEN</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gad2a6dc5400356ca22bfbcf50976ae7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeede6a98c5742dec1da00c5a0f0e2eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeede6a98c5742dec1da00c5a0f0e2eef">CEC_CFGR_SFTOPT</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gaeede6a98c5742dec1da00c5a0f0e2eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213f76c79bba2ae209f80e4a27bfe714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga213f76c79bba2ae209f80e4a27bfe714">CEC_CFGR_OAR</a>&#160;&#160;&#160;((uint32_t)0x7FFF0000U)</td></tr>
<tr class="separator:ga213f76c79bba2ae209f80e4a27bfe714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga864552964e386a7c563f836ed426c339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga864552964e386a7c563f836ed426c339">CEC_CFGR_LSTN</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga864552964e386a7c563f836ed426c339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaee6937031ef2aac70af5c6ead1fe64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaee6937031ef2aac70af5c6ead1fe64">CEC_TXDR_TXD</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:gabaee6937031ef2aac70af5c6ead1fe64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae24df8ebeb894544ad41f141916ada42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae24df8ebeb894544ad41f141916ada42">CEC_TXDR_RXD</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:gae24df8ebeb894544ad41f141916ada42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8392ffce27c7e83421cbf020935ceefb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8392ffce27c7e83421cbf020935ceefb">CEC_ISR_RXBR</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga8392ffce27c7e83421cbf020935ceefb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ea7f53b864b19a3205bd19917bd3037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ea7f53b864b19a3205bd19917bd3037">CEC_ISR_RXEND</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga9ea7f53b864b19a3205bd19917bd3037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87abe06cd76beefee3da896c063813d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87abe06cd76beefee3da896c063813d4">CEC_ISR_RXOVR</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga87abe06cd76beefee3da896c063813d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfcf0cdc619594d308868633a9bb34cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfcf0cdc619594d308868633a9bb34cc">CEC_ISR_BRE</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gacfcf0cdc619594d308868633a9bb34cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf8878e81f0b2d9bafc030902c14aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdf8878e81f0b2d9bafc030902c14aa5">CEC_ISR_SBPE</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gabdf8878e81f0b2d9bafc030902c14aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a7f8deb9ed20b386b08d2c4356fd857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a7f8deb9ed20b386b08d2c4356fd857">CEC_ISR_LBPE</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga5a7f8deb9ed20b386b08d2c4356fd857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bbf3902511d8e44ce5b68e6dea017f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bbf3902511d8e44ce5b68e6dea017f3">CEC_ISR_RXACKE</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga4bbf3902511d8e44ce5b68e6dea017f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb233d5135afbab6a46bba0dbfeeef4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeb233d5135afbab6a46bba0dbfeeef4">CEC_ISR_ARBLST</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gafeb233d5135afbab6a46bba0dbfeeef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8732e4e9aa818b694f9b65e13d9ccc62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8732e4e9aa818b694f9b65e13d9ccc62">CEC_ISR_TXBR</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga8732e4e9aa818b694f9b65e13d9ccc62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga371572b0aa30cb782f5cc84357370222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga371572b0aa30cb782f5cc84357370222">CEC_ISR_TXEND</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga371572b0aa30cb782f5cc84357370222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf66fd9ec42869f8a61d1515a3551a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bf66fd9ec42869f8a61d1515a3551a7">CEC_ISR_TXUDR</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga0bf66fd9ec42869f8a61d1515a3551a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae66a06121fc545cb8ec5a1c2ada0a138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae66a06121fc545cb8ec5a1c2ada0a138">CEC_ISR_TXERR</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gae66a06121fc545cb8ec5a1c2ada0a138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c198764299a5b22c5cb41cbc16e9b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02c198764299a5b22c5cb41cbc16e9b5">CEC_ISR_TXACKE</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga02c198764299a5b22c5cb41cbc16e9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9813cba2c5a4b58b07f9bbf6551ea00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9813cba2c5a4b58b07f9bbf6551ea00">CEC_IER_RXBRIE</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gae9813cba2c5a4b58b07f9bbf6551ea00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c76604ef22d67a6ed9209ad2989070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09c76604ef22d67a6ed9209ad2989070">CEC_IER_RXENDIE</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga09c76604ef22d67a6ed9209ad2989070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7437e3b41768abceaa3b17bb1ed3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d7437e3b41768abceaa3b17bb1ed3c0">CEC_IER_RXOVRIE</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga2d7437e3b41768abceaa3b17bb1ed3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae86672dd7838e6a272ac7b90ee7a6f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae86672dd7838e6a272ac7b90ee7a6f63">CEC_IER_BREIE</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gae86672dd7838e6a272ac7b90ee7a6f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37a690355b9ad58c6450aa1b074a9e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37a690355b9ad58c6450aa1b074a9e00">CEC_IER_SBPEIE</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga37a690355b9ad58c6450aa1b074a9e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad062f53e7de36f1d36629edbe6a0ac0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad062f53e7de36f1d36629edbe6a0ac0a">CEC_IER_LBPEIE</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gad062f53e7de36f1d36629edbe6a0ac0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3a47896655d7b828d14c2e02b1166cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3a47896655d7b828d14c2e02b1166cd">CEC_IER_RXACKEIE</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gac3a47896655d7b828d14c2e02b1166cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8be887f1e0529b2500342302ce6fa9ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8be887f1e0529b2500342302ce6fa9ab">CEC_IER_ARBLSTIE</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga8be887f1e0529b2500342302ce6fa9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57e187c65212322673ccf7c4a221f7db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57e187c65212322673ccf7c4a221f7db">CEC_IER_TXBRIE</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga57e187c65212322673ccf7c4a221f7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e04209a3863d7dbab0f06f76bf282fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e04209a3863d7dbab0f06f76bf282fd">CEC_IER_TXENDIE</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga2e04209a3863d7dbab0f06f76bf282fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga997c4e3dafb4f37953f060590b17e4ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga997c4e3dafb4f37953f060590b17e4ef">CEC_IER_TXUDRIE</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga997c4e3dafb4f37953f060590b17e4ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga422be1fb8f29baf93ecdc5d2466f0592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga422be1fb8f29baf93ecdc5d2466f0592">CEC_IER_TXERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga422be1fb8f29baf93ecdc5d2466f0592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7999bc46c6dbd508261b3975803e799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7999bc46c6dbd508261b3975803e799">CEC_IER_TXACKEIE</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gae7999bc46c6dbd508261b3975803e799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga189a12739f9eb7eb29d96b62b2473c3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga189a12739f9eb7eb29d96b62b2473c3c">COMP_CSR_COMP1EN</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga189a12739f9eb7eb29d96b62b2473c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga258f29de9f52f18d94b5d15f73cebc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga258f29de9f52f18d94b5d15f73cebc75">COMP_CSR_COMP1SW1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga258f29de9f52f18d94b5d15f73cebc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga777ceba7bc174da7957c8fa93e2677df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga777ceba7bc174da7957c8fa93e2677df">COMP_CSR_COMP1MODE</a>&#160;&#160;&#160;((uint32_t)0x0000000CU)</td></tr>
<tr class="separator:ga777ceba7bc174da7957c8fa93e2677df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e0ac36b9af161b8fe5c174c9ce2e4e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e0ac36b9af161b8fe5c174c9ce2e4e7">COMP_CSR_COMP1MODE_0</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga1e0ac36b9af161b8fe5c174c9ce2e4e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e35a1dd751721046a57a67e9733e17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e35a1dd751721046a57a67e9733e17">COMP_CSR_COMP1MODE_1</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gab9e35a1dd751721046a57a67e9733e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa81476a488ea67413036c3f9f4c71924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa81476a488ea67413036c3f9f4c71924">COMP_CSR_COMP1INSEL</a>&#160;&#160;&#160;((uint32_t)0x00000070U)</td></tr>
<tr class="separator:gaa81476a488ea67413036c3f9f4c71924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a4a6dc37c71b792a672c9d352646b19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a4a6dc37c71b792a672c9d352646b19">COMP_CSR_COMP1INSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga9a4a6dc37c71b792a672c9d352646b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26040eb92ba6cf9879e8d7440508faca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26040eb92ba6cf9879e8d7440508faca">COMP_CSR_COMP1INSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga26040eb92ba6cf9879e8d7440508faca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga461ba512a5cdd69c7c2e04c29f3bd6e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga461ba512a5cdd69c7c2e04c29f3bd6e3">COMP_CSR_COMP1INSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga461ba512a5cdd69c7c2e04c29f3bd6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ce195c0db3b5d01ff6b662806d88d44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ce195c0db3b5d01ff6b662806d88d44">COMP_CSR_COMP1OUTSEL</a>&#160;&#160;&#160;((uint32_t)0x00000700U)</td></tr>
<tr class="separator:ga7ce195c0db3b5d01ff6b662806d88d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafb4dff36fee24f67ac46f98620aa000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafb4dff36fee24f67ac46f98620aa000">COMP_CSR_COMP1OUTSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gaafb4dff36fee24f67ac46f98620aa000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90166d1216f22f02bba853d02af2d1b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90166d1216f22f02bba853d02af2d1b8">COMP_CSR_COMP1OUTSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga90166d1216f22f02bba853d02af2d1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f3103e27a41d30f95c8350b68421cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f3103e27a41d30f95c8350b68421cc0">COMP_CSR_COMP1OUTSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga4f3103e27a41d30f95c8350b68421cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584eca8dbda02dc6cecf0717ea4bdae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga584eca8dbda02dc6cecf0717ea4bdae2">COMP_CSR_COMP1POL</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga584eca8dbda02dc6cecf0717ea4bdae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0d4addf5f2391eea3f3571dc5ebed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a0d4addf5f2391eea3f3571dc5ebed9">COMP_CSR_COMP1HYST</a>&#160;&#160;&#160;((uint32_t)0x00003000U)</td></tr>
<tr class="separator:ga3a0d4addf5f2391eea3f3571dc5ebed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb36314ca9460b3a8837c251599be3b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb36314ca9460b3a8837c251599be3b8">COMP_CSR_COMP1HYST_0</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gaeb36314ca9460b3a8837c251599be3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae36c775605fcc21131e30017cab5650e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae36c775605fcc21131e30017cab5650e">COMP_CSR_COMP1HYST_1</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gae36c775605fcc21131e30017cab5650e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52b6e52d90360093d8f5b416d9403e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52b6e52d90360093d8f5b416d9403e77">COMP_CSR_COMP1OUT</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga52b6e52d90360093d8f5b416d9403e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea194683429416dd8e2855567d90508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadea194683429416dd8e2855567d90508">COMP_CSR_COMP1LOCK</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gadea194683429416dd8e2855567d90508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6c4a6c601e572cea18d4e14ede5651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc6c4a6c601e572cea18d4e14ede5651">COMP_CSR_COMP2EN</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gacc6c4a6c601e572cea18d4e14ede5651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e7bcfd283f74466cf2e6674fad32724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e7bcfd283f74466cf2e6674fad32724">COMP_CSR_COMP2MODE</a>&#160;&#160;&#160;((uint32_t)0x000C0000U)</td></tr>
<tr class="separator:ga7e7bcfd283f74466cf2e6674fad32724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42e567d04af196cf6feb93236c7d83c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac42e567d04af196cf6feb93236c7d83c">COMP_CSR_COMP2MODE_0</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:gac42e567d04af196cf6feb93236c7d83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7debabc9d774b5d8c59f20d6bc914c93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7debabc9d774b5d8c59f20d6bc914c93">COMP_CSR_COMP2MODE_1</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga7debabc9d774b5d8c59f20d6bc914c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b8bc2d33892fd6513d05a2f96fec562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b8bc2d33892fd6513d05a2f96fec562">COMP_CSR_COMP2INSEL</a>&#160;&#160;&#160;((uint32_t)0x00700000U)</td></tr>
<tr class="separator:ga3b8bc2d33892fd6513d05a2f96fec562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae28ecec4d15464adb9a79a60f21c285b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae28ecec4d15464adb9a79a60f21c285b">COMP_CSR_COMP2INSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gae28ecec4d15464adb9a79a60f21c285b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d4c8fa0748a193a5ae3451820d12793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d4c8fa0748a193a5ae3451820d12793">COMP_CSR_COMP2INSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga8d4c8fa0748a193a5ae3451820d12793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12f24c574d20f16dc6b3f183336cfeb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12f24c574d20f16dc6b3f183336cfeb4">COMP_CSR_COMP2INSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga12f24c574d20f16dc6b3f183336cfeb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5482fc96fe89aee16d2f52baf68f29b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5482fc96fe89aee16d2f52baf68f29b">COMP_CSR_WNDWEN</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:gab5482fc96fe89aee16d2f52baf68f29b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2750efa772c6b192bb7751152a41ae6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2750efa772c6b192bb7751152a41ae6d">COMP_CSR_COMP2OUTSEL</a>&#160;&#160;&#160;((uint32_t)0x07000000U)</td></tr>
<tr class="separator:ga2750efa772c6b192bb7751152a41ae6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b9f768efd2f6d78ebab15f9a33fda85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b9f768efd2f6d78ebab15f9a33fda85">COMP_CSR_COMP2OUTSEL_0</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga8b9f768efd2f6d78ebab15f9a33fda85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f28e269d3b365915bcd144bdfa4b79b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f28e269d3b365915bcd144bdfa4b79b">COMP_CSR_COMP2OUTSEL_1</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga7f28e269d3b365915bcd144bdfa4b79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29d9f72805cadc86f8f93f0ae71b9b0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29d9f72805cadc86f8f93f0ae71b9b0b">COMP_CSR_COMP2OUTSEL_2</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga29d9f72805cadc86f8f93f0ae71b9b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga566719a9b0958ecfd08993cb251ae5c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga566719a9b0958ecfd08993cb251ae5c5">COMP_CSR_COMP2POL</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga566719a9b0958ecfd08993cb251ae5c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec5ad72b52f0e4e4d84ac355d847f0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec5ad72b52f0e4e4d84ac355d847f0f">COMP_CSR_COMP2HYST</a>&#160;&#160;&#160;((uint32_t)0x30000000U)</td></tr>
<tr class="separator:ga7ec5ad72b52f0e4e4d84ac355d847f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40bad455f0b6cbcc3d8540013244966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf40bad455f0b6cbcc3d8540013244966">COMP_CSR_COMP2HYST_0</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:gaf40bad455f0b6cbcc3d8540013244966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69191201273a07b71f02148bc9441fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69191201273a07b71f02148bc9441fc3">COMP_CSR_COMP2HYST_1</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga69191201273a07b71f02148bc9441fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7cb04028099b6ee912472dc94415d00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7cb04028099b6ee912472dc94415d00">COMP_CSR_COMP2OUT</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:gac7cb04028099b6ee912472dc94415d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1334c5917d1da9f71ef8363a150fdb2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1334c5917d1da9f71ef8363a150fdb2b">COMP_CSR_COMP2LOCK</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga1334c5917d1da9f71ef8363a150fdb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56475caab652fe73308671a6a77be093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56475caab652fe73308671a6a77be093">COMP_CSR_COMPxEN</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga56475caab652fe73308671a6a77be093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca9152e9cb276277b3fc73d5512b071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaca9152e9cb276277b3fc73d5512b071">COMP_CSR_COMPxMODE</a>&#160;&#160;&#160;((uint32_t)0x0000000CU)</td></tr>
<tr class="separator:gaaca9152e9cb276277b3fc73d5512b071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf56408bf1a7e65080487900f47527efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf56408bf1a7e65080487900f47527efd">COMP_CSR_COMPxMODE_0</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gaf56408bf1a7e65080487900f47527efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaafa3a75e239f9705edc5b3149d9316e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaafa3a75e239f9705edc5b3149d9316e">COMP_CSR_COMPxMODE_1</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gaaafa3a75e239f9705edc5b3149d9316e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5677bac995118577541d2dffb27e9394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5677bac995118577541d2dffb27e9394">COMP_CSR_COMPxINSEL</a>&#160;&#160;&#160;((uint32_t)0x00000070U)</td></tr>
<tr class="separator:ga5677bac995118577541d2dffb27e9394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc530e69bacce1456936eaaf5f4e594b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc530e69bacce1456936eaaf5f4e594b">COMP_CSR_COMPxINSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gadc530e69bacce1456936eaaf5f4e594b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga586e48bf5545849689c3ff26a2f0a86e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga586e48bf5545849689c3ff26a2f0a86e">COMP_CSR_COMPxINSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga586e48bf5545849689c3ff26a2f0a86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga949a4d6495f17673ea30fdb264a1681a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga949a4d6495f17673ea30fdb264a1681a">COMP_CSR_COMPxINSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga949a4d6495f17673ea30fdb264a1681a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0616cef280e58d33ca06ff51a09ed71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0616cef280e58d33ca06ff51a09ed71a">COMP_CSR_COMPxOUTSEL</a>&#160;&#160;&#160;((uint32_t)0x00000700U)</td></tr>
<tr class="separator:ga0616cef280e58d33ca06ff51a09ed71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fd4d92cc58c4012080d53e9ca89a8b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fd4d92cc58c4012080d53e9ca89a8b1">COMP_CSR_COMPxOUTSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga0fd4d92cc58c4012080d53e9ca89a8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f758a713daa97c360170ebd6fe4a279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f758a713daa97c360170ebd6fe4a279">COMP_CSR_COMPxOUTSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga7f758a713daa97c360170ebd6fe4a279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46660410b9fb7f55ece6777572f49877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46660410b9fb7f55ece6777572f49877">COMP_CSR_COMPxOUTSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga46660410b9fb7f55ece6777572f49877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2a5e0838dcc6f9148abb79dfa05cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b2a5e0838dcc6f9148abb79dfa05cb9">COMP_CSR_COMPxPOL</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga6b2a5e0838dcc6f9148abb79dfa05cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e99d36b7a9e9b66c473200f490ad9e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e99d36b7a9e9b66c473200f490ad9e1">COMP_CSR_COMPxHYST</a>&#160;&#160;&#160;((uint32_t)0x00003000U)</td></tr>
<tr class="separator:ga7e99d36b7a9e9b66c473200f490ad9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19b71681f33460c1964b1b123a49f67a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19b71681f33460c1964b1b123a49f67a">COMP_CSR_COMPxHYST_0</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga19b71681f33460c1964b1b123a49f67a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3930e6fb36896287c713b6846b45425b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3930e6fb36896287c713b6846b45425b">COMP_CSR_COMPxHYST_1</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga3930e6fb36896287c713b6846b45425b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a9869e3b9befff9c2ea84285fffd0b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a9869e3b9befff9c2ea84285fffd0b9">COMP_CSR_COMPxOUT</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga1a9869e3b9befff9c2ea84285fffd0b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad31c0e08dcf7ca57bdd1e420ee77a1d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad31c0e08dcf7ca57bdd1e420ee77a1d1">COMP_CSR_COMPxLOCK</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gad31c0e08dcf7ca57bdd1e420ee77a1d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf4701d3b15924e657942ce3caa4105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105">CRC_DR_DR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFFU)</td></tr>
<tr class="separator:ga2bf4701d3b15924e657942ce3caa4105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">CRC_IDR_IDR</a>&#160;&#160;&#160;((uint8_t)0xFFU)</td></tr>
<tr class="separator:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d57481fb891a0964b40f721354c56d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7">CRC_CR_RESET</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga7d57481fb891a0964b40f721354c56d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa59a490e24d6d3775e71cf03e347ff03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa59a490e24d6d3775e71cf03e347ff03">CRC_CR_POLYSIZE</a>&#160;&#160;&#160;((uint32_t)0x00000018U)</td></tr>
<tr class="separator:gaa59a490e24d6d3775e71cf03e347ff03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684388729236be158fa8d084003d92ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga684388729236be158fa8d084003d92ce">CRC_CR_POLYSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga684388729236be158fa8d084003d92ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga375d58bc44bffc8aac3da25e6f7287e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga375d58bc44bffc8aac3da25e6f7287e5">CRC_CR_POLYSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga375d58bc44bffc8aac3da25e6f7287e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c5a6e8ab7464ff35f1e5f424b76c15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c5a6e8ab7464ff35f1e5f424b76c15a">CRC_CR_REV_IN</a>&#160;&#160;&#160;((uint32_t)0x00000060U)</td></tr>
<tr class="separator:ga4c5a6e8ab7464ff35f1e5f424b76c15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fda6ff4d3290ee41e59a13e2e8037b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92fda6ff4d3290ee41e59a13e2e8037b">CRC_CR_REV_IN_0</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga92fda6ff4d3290ee41e59a13e2e8037b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffd71a81205713ba49123a7c4e7a7ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffd71a81205713ba49123a7c4e7a7ef">CRC_CR_REV_IN_1</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga3ffd71a81205713ba49123a7c4e7a7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62d72fcad54fe50ab75d2895d6e155f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62d72fcad54fe50ab75d2895d6e155f7">CRC_CR_REV_OUT</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga62d72fcad54fe50ab75d2895d6e155f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35e084536ff8919f5cd2a88ea86d8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa35e084536ff8919f5cd2a88ea86d8b2">CRC_INIT_INIT</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFFU)</td></tr>
<tr class="separator:gaa35e084536ff8919f5cd2a88ea86d8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83c2b37901e5bf6a4b2bf599337c8c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83c2b37901e5bf6a4b2bf599337c8c9f">CRC_POL_POL</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFFU)</td></tr>
<tr class="separator:ga83c2b37901e5bf6a4b2bf599337c8c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga246a4b3d840b5b9a18f6ea414fc48297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga246a4b3d840b5b9a18f6ea414fc48297">CRS_CR_SYNCOKIE</a>&#160;&#160;&#160;((uint32_t)0x00000001U) /* SYNC event OK interrupt enable        */</td></tr>
<tr class="separator:ga246a4b3d840b5b9a18f6ea414fc48297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac27fb8e1741d3b5c19a527955eb00bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac27fb8e1741d3b5c19a527955eb00bad">CRS_CR_SYNCWARNIE</a>&#160;&#160;&#160;((uint32_t)0x00000002U) /* SYNC warning interrupt enable         */</td></tr>
<tr class="separator:gac27fb8e1741d3b5c19a527955eb00bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac616bbfe903ec7cc2be289db5fba0fe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac616bbfe903ec7cc2be289db5fba0fe5">CRS_CR_ERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000004U) /* SYNC error interrupt enable           */</td></tr>
<tr class="separator:gac616bbfe903ec7cc2be289db5fba0fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3831818c762e279f698faf27f4e7db4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3831818c762e279f698faf27f4e7db4a">CRS_CR_ESYNCIE</a>&#160;&#160;&#160;((uint32_t)0x00000008U) /* Expected SYNC(ESYNCF) interrupt Enable*/</td></tr>
<tr class="separator:ga3831818c762e279f698faf27f4e7db4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace21476d647129c935f84daf84d91699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace21476d647129c935f84daf84d91699">CRS_CR_CEN</a>&#160;&#160;&#160;((uint32_t)0x00000020U) /* Frequency error counter enable        */</td></tr>
<tr class="separator:gace21476d647129c935f84daf84d91699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa48432b942f1896e05a2eff91178edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa48432b942f1896e05a2eff91178edd">CRS_CR_AUTOTRIMEN</a>&#160;&#160;&#160;((uint32_t)0x00000040U) /* Automatic trimming enable             */</td></tr>
<tr class="separator:gafa48432b942f1896e05a2eff91178edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d79706214ba4ee9310e4b678d67e44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53d79706214ba4ee9310e4b678d67e44">CRS_CR_SWSYNC</a>&#160;&#160;&#160;((uint32_t)0x00000080U) /* A Software SYNC event is generated    */</td></tr>
<tr class="separator:ga53d79706214ba4ee9310e4b678d67e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga755d695431db14c1b3b15a48ede61c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga755d695431db14c1b3b15a48ede61c13">CRS_CR_TRIM</a>&#160;&#160;&#160;((uint32_t)0x00003F00U) /* HSI48 oscillator smooth trimming      */</td></tr>
<tr class="separator:ga755d695431db14c1b3b15a48ede61c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e54b011ada0eeb4b6ed9cdd24d517f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e54b011ada0eeb4b6ed9cdd24d517f9">CRS_CFGR_RELOAD</a>&#160;&#160;&#160;((uint32_t)0x0000FFFFU) /* Counter reload value               */</td></tr>
<tr class="separator:ga7e54b011ada0eeb4b6ed9cdd24d517f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c70ae21b6a35ed520a2b30df2c4852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48c70ae21b6a35ed520a2b30df2c4852">CRS_CFGR_FELIM</a>&#160;&#160;&#160;((uint32_t)0x00FF0000U) /* Frequency error limit              */</td></tr>
<tr class="separator:ga48c70ae21b6a35ed520a2b30df2c4852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0b3ee2ab042802997e57d788c640647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0b3ee2ab042802997e57d788c640647">CRS_CFGR_SYNCDIV</a>&#160;&#160;&#160;((uint32_t)0x07000000U) /* SYNC divider                       */</td></tr>
<tr class="separator:gad0b3ee2ab042802997e57d788c640647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga386136633d2d7330e0ac5ca183c292de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga386136633d2d7330e0ac5ca183c292de">CRS_CFGR_SYNCDIV_0</a>&#160;&#160;&#160;((uint32_t)0x01000000U) /* Bit 0                              */</td></tr>
<tr class="separator:ga386136633d2d7330e0ac5ca183c292de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae595c852cabc78e8bc9055625d68ca54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae595c852cabc78e8bc9055625d68ca54">CRS_CFGR_SYNCDIV_1</a>&#160;&#160;&#160;((uint32_t)0x02000000U) /* Bit 1                              */</td></tr>
<tr class="separator:gae595c852cabc78e8bc9055625d68ca54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7a4d4b65dbf3623f93cf14ed953fd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7a4d4b65dbf3623f93cf14ed953fd42">CRS_CFGR_SYNCDIV_2</a>&#160;&#160;&#160;((uint32_t)0x04000000U) /* Bit 2                              */</td></tr>
<tr class="separator:gaa7a4d4b65dbf3623f93cf14ed953fd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441881d5e657b04236e440918fe63d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga441881d5e657b04236e440918fe63d20">CRS_CFGR_SYNCSRC</a>&#160;&#160;&#160;((uint32_t)0x30000000U) /* SYNC signal source selection       */</td></tr>
<tr class="separator:ga441881d5e657b04236e440918fe63d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85cd0182bf6bbb7088991ff04c612e20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85cd0182bf6bbb7088991ff04c612e20">CRS_CFGR_SYNCSRC_0</a>&#160;&#160;&#160;((uint32_t)0x10000000U) /* Bit 0                              */</td></tr>
<tr class="separator:ga85cd0182bf6bbb7088991ff04c612e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d2f4200ea8754386aab5947b40721d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2d2f4200ea8754386aab5947b40721d">CRS_CFGR_SYNCSRC_1</a>&#160;&#160;&#160;((uint32_t)0x20000000U) /* Bit 1                              */</td></tr>
<tr class="separator:gab2d2f4200ea8754386aab5947b40721d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab28395cefb0927f2118a9a840a2e2d71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab28395cefb0927f2118a9a840a2e2d71">CRS_CFGR_SYNCPOL</a>&#160;&#160;&#160;((uint32_t)0x80000000U) /* SYNC polarity selection            */</td></tr>
<tr class="separator:gab28395cefb0927f2118a9a840a2e2d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0a9b5f8992ead0ad76fbb08a5e32419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0a9b5f8992ead0ad76fbb08a5e32419">CRS_ISR_SYNCOKF</a>&#160;&#160;&#160;((uint32_t)0x00000001U) /* SYNC event OK flag             */</td></tr>
<tr class="separator:gae0a9b5f8992ead0ad76fbb08a5e32419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f33a79fec47400ab363bbf5b4b9f2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f33a79fec47400ab363bbf5b4b9f2b5">CRS_ISR_SYNCWARNF</a>&#160;&#160;&#160;((uint32_t)0x00000002U) /* SYNC warning                   */</td></tr>
<tr class="separator:ga0f33a79fec47400ab363bbf5b4b9f2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga963b451a4ca8890ee3d323304f0b9298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga963b451a4ca8890ee3d323304f0b9298">CRS_ISR_ERRF</a>&#160;&#160;&#160;((uint32_t)0x00000004U) /* SYNC error flag                */</td></tr>
<tr class="separator:ga963b451a4ca8890ee3d323304f0b9298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819c4d424be7915f9660ecb19c234a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga819c4d424be7915f9660ecb19c234a8f">CRS_ISR_ESYNCF</a>&#160;&#160;&#160;((uint32_t)0x00000008U) /* Expected SYNC flag             */</td></tr>
<tr class="separator:ga819c4d424be7915f9660ecb19c234a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80d05ae1142788a65444c0463a26bcfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80d05ae1142788a65444c0463a26bcfb">CRS_ISR_SYNCERR</a>&#160;&#160;&#160;((uint32_t)0x00000100U) /* SYNC error                     */</td></tr>
<tr class="separator:ga80d05ae1142788a65444c0463a26bcfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f2241bd51b436f7b381ad410124aec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f2241bd51b436f7b381ad410124aec5">CRS_ISR_SYNCMISS</a>&#160;&#160;&#160;((uint32_t)0x00000200U) /* SYNC missed                    */</td></tr>
<tr class="separator:ga9f2241bd51b436f7b381ad410124aec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3852f10eb46159b7888c71e6d9cec3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3852f10eb46159b7888c71e6d9cec3b">CRS_ISR_TRIMOVF</a>&#160;&#160;&#160;((uint32_t)0x00000400U) /* Trimming overflow or underflow */</td></tr>
<tr class="separator:gaf3852f10eb46159b7888c71e6d9cec3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91196b059d8ff52c4f28bc964c8a446a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91196b059d8ff52c4f28bc964c8a446a">CRS_ISR_FEDIR</a>&#160;&#160;&#160;((uint32_t)0x00008000U) /* Frequency error direction      */</td></tr>
<tr class="separator:ga91196b059d8ff52c4f28bc964c8a446a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b8a9757678f28814b1a0c1baca63e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b8a9757678f28814b1a0c1baca63e2">CRS_ISR_FECAP</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000U) /* Frequency error capture        */</td></tr>
<tr class="separator:gaf0b8a9757678f28814b1a0c1baca63e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa42110e626aeef3ca9d76c8bda1f08d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa42110e626aeef3ca9d76c8bda1f08d6">CRS_ICR_SYNCOKC</a>&#160;&#160;&#160;((uint32_t)0x00000001U) /* SYNC event OK clear flag     */</td></tr>
<tr class="separator:gaa42110e626aeef3ca9d76c8bda1f08d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab772d21f8bc42ad5761a270d663be1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab772d21f8bc42ad5761a270d663be1ce">CRS_ICR_SYNCWARNC</a>&#160;&#160;&#160;((uint32_t)0x00000002U) /* SYNC warning clear flag      */</td></tr>
<tr class="separator:gab772d21f8bc42ad5761a270d663be1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae67dc4a9e576468b0c322902c7c47793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae67dc4a9e576468b0c322902c7c47793">CRS_ICR_ERRC</a>&#160;&#160;&#160;((uint32_t)0x00000004U) /* Error clear flag        */</td></tr>
<tr class="separator:gae67dc4a9e576468b0c322902c7c47793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfaa0b3004143ca5b1a7fe5ed23daccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfaa0b3004143ca5b1a7fe5ed23daccf">CRS_ICR_ESYNCC</a>&#160;&#160;&#160;((uint32_t)0x00000008U) /* Expected SYNC clear flag     */</td></tr>
<tr class="separator:gacfaa0b3004143ca5b1a7fe5ed23daccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88aaf7e89ddcd648227fd514315c9838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88aaf7e89ddcd648227fd514315c9838">DAC_CHANNEL2_SUPPORT</a></td></tr>
<tr class="separator:ga88aaf7e89ddcd648227fd514315c9838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd8cedbb3dda03d56ac0ba92d2d9cefd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gabd8cedbb3dda03d56ac0ba92d2d9cefd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1e2b83ae1ab889cb1e34a99746c9d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8">DAC_CR_BOFF1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga0b1e2b83ae1ab889cb1e34a99746c9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga998aa4fd791ea2f4626df6ddc8fc7109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga998aa4fd791ea2f4626df6ddc8fc7109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf951c1a57a1a19e356df57d908f09c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c">DAC_CR_TSEL1</a>&#160;&#160;&#160;((uint32_t)0x00000038U)</td></tr>
<tr class="separator:gaf951c1a57a1a19e356df57d908f09c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfa13ec123c583136e24b7890add45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b">DAC_CR_TSEL1_0</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga8dfa13ec123c583136e24b7890add45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga265e32c4fc43310acdf3ebea01376766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766">DAC_CR_TSEL1_1</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga265e32c4fc43310acdf3ebea01376766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa625d7638422e90a616ac93edd4bf408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408">DAC_CR_TSEL1_2</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gaa625d7638422e90a616ac93edd4bf408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90491f31219d07175629eecdcdc9271e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e">DAC_CR_WAVE1</a>&#160;&#160;&#160;((uint32_t)0x000000C0U)</td></tr>
<tr class="separator:ga90491f31219d07175629eecdcdc9271e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0871e6466e3a7378103c431832ae525a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a">DAC_CR_WAVE1_0</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga0871e6466e3a7378103c431832ae525a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e167ae02d2ad5bc9fd30c2f8ea5b37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37">DAC_CR_WAVE1_1</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga48e167ae02d2ad5bc9fd30c2f8ea5b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bcf611b2f0b975513325895bf16e085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</a>&#160;&#160;&#160;((uint32_t)0x00000F00U)</td></tr>
<tr class="separator:ga3bcf611b2f0b975513325895bf16e085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4225dcce22b440fcd3a8ad96c5f2baec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec">DAC_CR_MAMP1_0</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga4225dcce22b440fcd3a8ad96c5f2baec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc15817842cb7992d449c448684f68d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d">DAC_CR_MAMP1_1</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga6cc15817842cb7992d449c448684f68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fefef1d798a2685b03e44bd9fdac06b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b">DAC_CR_MAMP1_2</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga0fefef1d798a2685b03e44bd9fdac06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc83b4feb742c632ba66f55d102432b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b">DAC_CR_MAMP1_3</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gafdc83b4feb742c632ba66f55d102432b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga995c19d8c8de9ee09057ec6151154e17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga995c19d8c8de9ee09057ec6151154e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbb0585e1053abf18cd129ad76a66bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbb0585e1053abf18cd129ad76a66bea">DAC_CR_DMAUDRIE1</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gacbb0585e1053abf18cd129ad76a66bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa65db2420e02fc6813842f57134d898f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f">DAC_CR_EN2</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gaa65db2420e02fc6813842f57134d898f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6f660a5f15262beca06b9098a559e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9">DAC_CR_BOFF2</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gadd6f660a5f15262beca06b9098a559e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8fc527f6ddb787123da09d2085b772f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f">DAC_CR_TEN2</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:gab8fc527f6ddb787123da09d2085b772f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73b4d0ccff78f7c3862903e7b0e66302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302">DAC_CR_TSEL2</a>&#160;&#160;&#160;((uint32_t)0x00380000U)</td></tr>
<tr class="separator:ga73b4d0ccff78f7c3862903e7b0e66302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9753b87f31e7106ecf77b2f01a99b237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237">DAC_CR_TSEL2_0</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga9753b87f31e7106ecf77b2f01a99b237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac79323a6c81bfa5c8239b23cd3db737a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a">DAC_CR_TSEL2_1</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gac79323a6c81bfa5c8239b23cd3db737a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ad3da8a9c5fe9566d8ffe38916caaff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff">DAC_CR_TSEL2_2</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga9ad3da8a9c5fe9566d8ffe38916caaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf24e48cf288db4a4643057dd09e3a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b">DAC_CR_WAVE2</a>&#160;&#160;&#160;((uint32_t)0x00C00000U)</td></tr>
<tr class="separator:gacf24e48cf288db4a4643057dd09e3a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d">DAC_CR_WAVE2_0</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4798bf254010b442b4ac4288c2f1b65f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f">DAC_CR_WAVE2_1</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga4798bf254010b442b4ac4288c2f1b65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cf03fe2359cb0f11c33f793c2e92bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd">DAC_CR_MAMP2</a>&#160;&#160;&#160;((uint32_t)0x0F000000U)</td></tr>
<tr class="separator:ga7cf03fe2359cb0f11c33f793c2e92bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8d952192721dbdcea8d707d43096454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454">DAC_CR_MAMP2_0</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:gae8d952192721dbdcea8d707d43096454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga860032e8196838cd36a655c1749139d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6">DAC_CR_MAMP2_1</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga860032e8196838cd36a655c1749139d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2147ffa3282e9ff22475e5d6040f269e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e">DAC_CR_MAMP2_2</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga2147ffa3282e9ff22475e5d6040f269e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0fe77a2029873111cbe723a5cba9c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57">DAC_CR_MAMP2_3</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:gaa0fe77a2029873111cbe723a5cba9c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f905c2ac89f976df6c4beffdde58b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53">DAC_CR_DMAEN2</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga6f905c2ac89f976df6c4beffdde58b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803e3bae78ced744b93aa76615303e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga803e3bae78ced744b93aa76615303e15">DAC_CR_DMAUDRIE2</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga803e3bae78ced744b93aa76615303e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970ef02dffaceb35ff1dd7aceb67acdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd">DAC_SWTRIGR_SWTRIG1</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga970ef02dffaceb35ff1dd7aceb67acdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e53585b505d21f5c457476bd5a18f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8">DAC_SWTRIGR_SWTRIG2</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaf0e53585b505d21f5c457476bd5a18f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5295b5cb7f5d71ed2e8a310deb00013d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d">DAC_DHR12R1_DACC1DHR</a>&#160;&#160;&#160;((uint32_t)0x00000FFFU)</td></tr>
<tr class="separator:ga5295b5cb7f5d71ed2e8a310deb00013d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d34667f8f4b753689c8c936c28471c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5">DAC_DHR12L1_DACC1DHR</a>&#160;&#160;&#160;((uint32_t)0x0000FFF0U)</td></tr>
<tr class="separator:ga0d34667f8f4b753689c8c936c28471c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1fc9f022fe4a08f67c51646177b26cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb">DAC_DHR8R1_DACC1DHR</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:gae1fc9f022fe4a08f67c51646177b26cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7506e369b37d55826042b540b10e44c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7">DAC_DHR12R2_DACC2DHR</a>&#160;&#160;&#160;((uint32_t)0x00000FFFU)</td></tr>
<tr class="separator:ga7506e369b37d55826042b540b10e44c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f66bd794202221e1a55547673b7abab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab">DAC_DHR12L2_DACC2DHR</a>&#160;&#160;&#160;((uint32_t)0x0000FFF0U)</td></tr>
<tr class="separator:ga0f66bd794202221e1a55547673b7abab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7da94dc053e6637efb9ccb57b7ae481c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c">DAC_DHR8R2_DACC2DHR</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:ga7da94dc053e6637efb9ccb57b7ae481c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca45719f3d365c9495bdcf6364ae59f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8">DAC_DHR12RD_DACC1DHR</a>&#160;&#160;&#160;((uint32_t)0x00000FFFU)</td></tr>
<tr class="separator:gaca45719f3d365c9495bdcf6364ae59f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3edd68db1697af93027e05f6b764c540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540">DAC_DHR12RD_DACC2DHR</a>&#160;&#160;&#160;((uint32_t)0x0FFF0000U)</td></tr>
<tr class="separator:ga3edd68db1697af93027e05f6b764c540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga203db656bfef6fedee17b99fb77b1bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd">DAC_DHR12LD_DACC1DHR</a>&#160;&#160;&#160;((uint32_t)0x0000FFF0U)</td></tr>
<tr class="separator:ga203db656bfef6fedee17b99fb77b1bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8421d613b182aab8d6c58592bcda6c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17">DAC_DHR12LD_DACC2DHR</a>&#160;&#160;&#160;((uint32_t)0xFFF00000U)</td></tr>
<tr class="separator:ga8421d613b182aab8d6c58592bcda6c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aee01ad181fa5b541864ed62907d70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d">DAC_DHR8RD_DACC1DHR</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:ga9aee01ad181fa5b541864ed62907d70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae31631eaac76ebecb059918c351ef3c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9">DAC_DHR8RD_DACC2DHR</a>&#160;&#160;&#160;((uint32_t)0x0000FF00U)</td></tr>
<tr class="separator:gae31631eaac76ebecb059918c351ef3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b4192938e039dc25a7df8fcc5f3932a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a">DAC_DOR1_DACC1DOR</a>&#160;&#160;&#160;((uint32_t)0x00000FFFU)</td></tr>
<tr class="separator:ga5b4192938e039dc25a7df8fcc5f3932a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaaa39c1e82279918918b072fd56db04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04">DAC_DOR2_DACC2DOR</a>&#160;&#160;&#160;((uint32_t)0x00000FFFU)</td></tr>
<tr class="separator:gacaaa39c1e82279918918b072fd56db04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2048d6b521fb0946dc8c4e577a49c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0">DAC_SR_DMAUDR1</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga7d2048d6b521fb0946dc8c4e577a49c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf16e48ab85d9261c5b599c56b14aea5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d">DAC_SR_DMAUDR2</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:gaf16e48ab85d9261c5b599c56b14aea5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd961fcddc40341a817a9ec85b7c80ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac">DBGMCU_IDCODE_DEV_ID</a>&#160;&#160;&#160;((uint32_t)0x00000FFFU)</td></tr>
<tr class="separator:gafd961fcddc40341a817a9ec85b7c80ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887eb26364a8693355024ca203323165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165">DBGMCU_IDCODE_REV_ID</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000U)</td></tr>
<tr class="separator:ga887eb26364a8693355024ca203323165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga223ec71b13697d1d94ac910d74dda1a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga223ec71b13697d1d94ac910d74dda1a4">DBGMCU_IDCODE_REV_ID_0</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga223ec71b13697d1d94ac910d74dda1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c43be5f3bf427d9e5c5cb53c71c56c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5">DBGMCU_IDCODE_REV_ID_1</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga2c43be5f3bf427d9e5c5cb53c71c56c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0c09bab9658d492fadbb6d8e926ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd0c09bab9658d492fadbb6d8e926ead">DBGMCU_IDCODE_REV_ID_2</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:gafd0c09bab9658d492fadbb6d8e926ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1591e5e3e0ac1cf9a677e4ee7de14736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736">DBGMCU_IDCODE_REV_ID_3</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga1591e5e3e0ac1cf9a677e4ee7de14736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c2934497d6e9611d0f0de63705a45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6c2934497d6e9611d0f0de63705a45d">DBGMCU_IDCODE_REV_ID_4</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gae6c2934497d6e9611d0f0de63705a45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2b20d6c7ba5ec12ed0aa8aacade921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921">DBGMCU_IDCODE_REV_ID_5</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga2c2b20d6c7ba5ec12ed0aa8aacade921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga777e36bfca8dbb754b1407be5d0f712b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga777e36bfca8dbb754b1407be5d0f712b">DBGMCU_IDCODE_REV_ID_6</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga777e36bfca8dbb754b1407be5d0f712b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ebea4db4ccddeeacfecb181ec8763e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3">DBGMCU_IDCODE_REV_ID_7</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga7ebea4db4ccddeeacfecb181ec8763e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb637a05555ad0cf9f1308184822c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb637a05555ad0cf9f1308184822c0a">DBGMCU_IDCODE_REV_ID_8</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga1fb637a05555ad0cf9f1308184822c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24a517f96a59284e5b7c27c521050f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf24a517f96a59284e5b7c27c521050f7">DBGMCU_IDCODE_REV_ID_9</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:gaf24a517f96a59284e5b7c27c521050f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0770975f537cee88759c533cce1985c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0770975f537cee88759c533cce1985c7">DBGMCU_IDCODE_REV_ID_10</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga0770975f537cee88759c533cce1985c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga217da836fc3089b44a9d9c3daff40c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga217da836fc3089b44a9d9c3daff40c75">DBGMCU_IDCODE_REV_ID_11</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga217da836fc3089b44a9d9c3daff40c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae27909354dd0b18756072ab3a3939e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae27909354dd0b18756072ab3a3939e91">DBGMCU_IDCODE_REV_ID_12</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:gae27909354dd0b18756072ab3a3939e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga300efe7db3358b63a83133901ab507ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga300efe7db3358b63a83133901ab507ac">DBGMCU_IDCODE_REV_ID_13</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga300efe7db3358b63a83133901ab507ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7664e599c06b8f00398d9c84deec607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7664e599c06b8f00398d9c84deec607">DBGMCU_IDCODE_REV_ID_14</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:gaf7664e599c06b8f00398d9c84deec607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027015a672a0e61e0b8494b2f3d04c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga027015a672a0e61e0b8494b2f3d04c74">DBGMCU_IDCODE_REV_ID_15</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga027015a672a0e61e0b8494b2f3d04c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf511f21a8de5b0b66c862915eee8bf75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75">DBGMCU_CR_DBG_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaf511f21a8de5b0b66c862915eee8bf75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107a9396d63c892a8e614897c9d0b132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132">DBGMCU_CR_DBG_STANDBY</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga107a9396d63c892a8e614897c9d0b132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3c5b87084934a18748f5ec168f5aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3c5b87084934a18748f5ec168f5aef">DBGMCU_APB1_FZ_DBG_TIM2_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaae3c5b87084934a18748f5ec168f5aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fea6834f4ef9fc6b403cd079a001cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fea6834f4ef9fc6b403cd079a001cec">DBGMCU_APB1_FZ_DBG_TIM3_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga2fea6834f4ef9fc6b403cd079a001cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea6a1e90739bcf1d0723a0566c66de7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadea6a1e90739bcf1d0723a0566c66de7">DBGMCU_APB1_FZ_DBG_TIM6_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gadea6a1e90739bcf1d0723a0566c66de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdade78c3d28a668f9826d0b72e5844b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdade78c3d28a668f9826d0b72e5844b">DBGMCU_APB1_FZ_DBG_TIM7_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gafdade78c3d28a668f9826d0b72e5844b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd3acb3e632c74e326da7016073c7871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd3acb3e632c74e326da7016073c7871">DBGMCU_APB1_FZ_DBG_TIM14_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gafd3acb3e632c74e326da7016073c7871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e20246d389229ff46006b405bb56b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e20246d389229ff46006b405bb56b1d">DBGMCU_APB1_FZ_DBG_RTC_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga1e20246d389229ff46006b405bb56b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a49d5e849185d09ee6c7594512ffe88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a49d5e849185d09ee6c7594512ffe88">DBGMCU_APB1_FZ_DBG_WWDG_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga8a49d5e849185d09ee6c7594512ffe88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada8989cb96dd5d6dbdaaf16e1f127c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a">DBGMCU_APB1_FZ_DBG_IWDG_STOP</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gada8989cb96dd5d6dbdaaf16e1f127c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae83fb5d62c6e6fa1c2fd06084528404e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae83fb5d62c6e6fa1c2fd06084528404e">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gae83fb5d62c6e6fa1c2fd06084528404e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga028ab68c446cc0573d7428cd486f3128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga028ab68c446cc0573d7428cd486f3128">DBGMCU_APB1_FZ_DBG_CAN_STOP</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga028ab68c446cc0573d7428cd486f3128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb7be194b6ffb258b9e9f5ed08a931e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3eb7be194b6ffb258b9e9f5ed08a931e">DBGMCU_APB2_FZ_DBG_TIM1_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga3eb7be194b6ffb258b9e9f5ed08a931e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a2c98b99d85fbfdf94b9d81a1e408de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a2c98b99d85fbfdf94b9d81a1e408de">DBGMCU_APB2_FZ_DBG_TIM15_STOP</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga2a2c98b99d85fbfdf94b9d81a1e408de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3d13128d2d698508c1b5f1a4d1fa48c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3d13128d2d698508c1b5f1a4d1fa48c">DBGMCU_APB2_FZ_DBG_TIM16_STOP</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gab3d13128d2d698508c1b5f1a4d1fa48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e155f1b61cdbe5d873eb00ecbe3265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0e155f1b61cdbe5d873eb00ecbe3265">DBGMCU_APB2_FZ_DBG_TIM17_STOP</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:gaf0e155f1b61cdbe5d873eb00ecbe3265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3475228c998897d0f408a4c5da066186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga3475228c998897d0f408a4c5da066186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a1522414af27c7fff2cc27edac1d680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga1a1522414af27c7fff2cc27edac1d680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f83359698adf05854b55705f78d8a5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga5f83359698adf05854b55705f78d8a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26bfd55e965445ae253a5c5fa8f1769a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga26bfd55e965445ae253a5c5fa8f1769a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44fa823dbb15b829621961efc60d6a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga44fa823dbb15b829621961efc60d6a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga631741eb4843eda3578808a3d8b527b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga631741eb4843eda3578808a3d8b527b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee1947aef188f437f37d3ff444f8646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga8ee1947aef188f437f37d3ff444f8646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bcd07efcadd5fef598edec1cca70e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga5bcd07efcadd5fef598edec1cca70e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb0bd8fb0e580688c5cf617b618bbc17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gacb0bd8fb0e580688c5cf617b618bbc17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28664595df654d9d8052fb6f9cc48495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga28664595df654d9d8052fb6f9cc48495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53bb9a00737c52faffaaa91ff08b34a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga53bb9a00737c52faffaaa91ff08b34a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa624379143a2535d7a60d87d59834d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gaa624379143a2535d7a60d87d59834d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f69823d44810c353af1f0a89eaf180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gaf4f69823d44810c353af1f0a89eaf180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d4e46949a35cf037a303bd65a0c87a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gad7d4e46949a35cf037a303bd65a0c87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684cf326c770f1ab21c604a5f62907ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga684cf326c770f1ab21c604a5f62907ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fcc1471918f3e7b293b2d825177253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga12fcc1471918f3e7b293b2d825177253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d4d9cba635d1e33e3477b773379cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga83d4d9cba635d1e33e3477b773379cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea57d09f13edbd6ad8afe9465e0fa70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga5ea57d09f13edbd6ad8afe9465e0fa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d1f2b8c82b1e20b4311af8ca9576736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga3d1f2b8c82b1e20b4311af8ca9576736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f9b12c4c80cbb7cd0f94f139c73de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga42f9b12c4c80cbb7cd0f94f139c73de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55f4836aa8e6cfc9bdcadfabf65b5d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gac55f4836aa8e6cfc9bdcadfabf65b5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d76395cf6c6ef50e05c96d7ae723058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga2d76395cf6c6ef50e05c96d7ae723058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b6d9787aeff76a51581d9488b4604f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga41b6d9787aeff76a51581d9488b4604f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47d914969922381708ae06c1c71123a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:gae47d914969922381708ae06c1c71123a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86f178e879b2d8ceeea351e4750272dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga86f178e879b2d8ceeea351e4750272dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4528af54928542c09502c01827418732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga4528af54928542c09502c01827418732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769016c2b0bf22ff3ad6967b3dc0e2bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga769016c2b0bf22ff3ad6967b3dc0e2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8333b3c78b7d0a07bd4b1e91e902b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:gaf8333b3c78b7d0a07bd4b1e91e902b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ad797334d9fb70750ace14b16e0122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga75ad797334d9fb70750ace14b16e0122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60085fa798cf77f80365839e7d88c8f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga60085fa798cf77f80365839e7d88c8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66e9aa2475130fbf63db304ceea019eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga66e9aa2475130fbf63db304ceea019eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989699cace2fa87efa867b825c1deb29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga989699cace2fa87efa867b825c1deb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab907e446bbf1e1400dc5fdbd929d0e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gab907e446bbf1e1400dc5fdbd929d0e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8505b947a04834750e164dc320dfae09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga8505b947a04834750e164dc320dfae09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e769c78024a22b4d1f528ce03ccc760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga3e769c78024a22b4d1f528ce03ccc760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4abb0afb7dbe362c150bf80c4c751a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga4abb0afb7dbe362c150bf80c4c751a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d98e88c334091e20e931372646a6b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga0d98e88c334091e20e931372646a6b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb4c0c5e0f2e01dec12ba366b83cb4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gaccb4c0c5e0f2e01dec12ba366b83cb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dea86ca2ec8aa945b840f2c1866e1f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga2dea86ca2ec8aa945b840f2c1866e1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59bad79f1ae37b69b048834808e8d067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga59bad79f1ae37b69b048834808e8d067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73d22139e4567c89e2afcb4aef71104c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga73d22139e4567c89e2afcb4aef71104c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b431fd4e034f8333e44594712f75eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga34b431fd4e034f8333e44594712f75eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950664b81ec2d4d843f89ef102107d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga950664b81ec2d4d843f89ef102107d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fdda8f7f2507c1d3988c7310a35d46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga6fdda8f7f2507c1d3988c7310a35d46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943245d2a8300854d53fd07bb957a6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga943245d2a8300854d53fd07bb957a6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4c7d1d10beb535aec39de9a8bdc327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gaae4c7d1d10beb535aec39de9a8bdc327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c23c727a4dbbc45a356c8418299275d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga3c23c727a4dbbc45a356c8418299275d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec6326d337a773b4ced9d8a680c05a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga6ec6326d337a773b4ced9d8a680c05a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc61098c5cf9a7d53ddcb155e34c984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984">DMA_IFCR_CGIF6</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga7fc61098c5cf9a7d53ddcb155e34c984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3dca486df2f235aac8f3975f5f4ab75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75">DMA_IFCR_CTCIF6</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gac3dca486df2f235aac8f3975f5f4ab75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae67273db02ffd8f2bfe0a5c93e9282a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4">DMA_IFCR_CHTIF6</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gae67273db02ffd8f2bfe0a5c93e9282a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e523c5cbf5594ffe8540c317bce6933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933">DMA_IFCR_CTEIF6</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga1e523c5cbf5594ffe8540c317bce6933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad9f01dfeb289156448f5a5a0ad54099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099">DMA_IFCR_CGIF7</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:gaad9f01dfeb289156448f5a5a0ad54099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac26181e8c2bd1fddc1e774cb7b621e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b">DMA_IFCR_CTCIF7</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:gac26181e8c2bd1fddc1e774cb7b621e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7378f7a26730bfd5c950b7c7efb9272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272">DMA_IFCR_CHTIF7</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:gaa7378f7a26730bfd5c950b7c7efb9272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4076bf1ed67fb39d4a0175e5943d5f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">DMA_IFCR_CTEIF7</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga4076bf1ed67fb39d4a0175e5943d5f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gababa3817d21a78079be76bc26b2c10f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gababa3817d21a78079be76bc26b2c10f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba9cd82cab0cca23de038e946f81c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaaba9cd82cab0cca23de038e946f81c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f0fae31377ab1d33e36cead97b1811b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga0f0fae31377ab1d33e36cead97b1811b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd2204c9046500140e3c720fb5a415f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga3dd2204c9046500140e3c720fb5a415f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f1ece172cf3c3e696b86d401d7345a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga8f1ece172cf3c3e696b86d401d7345a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga445471396e741418bcd6f63404f4052c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga445471396e741418bcd6f63404f4052c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga028cb96357bd24868a74ee1134a35b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga028cb96357bd24868a74ee1134a35b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa189138f534283d876f654ec9474987e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gaa189138f534283d876f654ec9474987e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8d824b9bff520523fccfbe57b07516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a>&#160;&#160;&#160;((uint32_t)0x00000300U)</td></tr>
<tr class="separator:ga1a8d824b9bff520523fccfbe57b07516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b3726c7d0fd3b00e33637f163c79128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b3726c7d0fd3b00e33637f163c79128">DMA_CCR_PSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga4b3726c7d0fd3b00e33637f163c79128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e8d8786f16dda2bef035ba2df15b69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e8d8786f16dda2bef035ba2df15b69d">DMA_CCR_PSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga8e8d8786f16dda2bef035ba2df15b69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492495253fe3f05ea83dd3c3dbb5dddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a>&#160;&#160;&#160;((uint32_t)0x00000C00U)</td></tr>
<tr class="separator:ga492495253fe3f05ea83dd3c3dbb5dddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600d3f8200fc42ea6e1c7c8abbd327ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga600d3f8200fc42ea6e1c7c8abbd327ad">DMA_CCR_MSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga600d3f8200fc42ea6e1c7c8abbd327ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b9958fbde96f69160ca7edf92d4c27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60b9958fbde96f69160ca7edf92d4c27">DMA_CCR_MSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga60b9958fbde96f69160ca7edf92d4c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97726688157629243aa59bb60e33c284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a>&#160;&#160;&#160;((uint32_t)0x00003000U)</td></tr>
<tr class="separator:ga97726688157629243aa59bb60e33c284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa935d7f115297c5e9e10a62efd065247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa935d7f115297c5e9e10a62efd065247">DMA_CCR_PL_0</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gaa935d7f115297c5e9e10a62efd065247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82819927445c9617409bb08e09dc4cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82819927445c9617409bb08e09dc4cd8">DMA_CCR_PL_1</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga82819927445c9617409bb08e09dc4cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c87a41026384e25fe2312d03af76215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga5c87a41026384e25fe2312d03af76215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42c0abbace3b816e7669e27b3676d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</a>&#160;&#160;&#160;((uint32_t)0x0000FFFFU)</td></tr>
<tr class="separator:gad42c0abbace3b816e7669e27b3676d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3f5ad05ab0a37eb49692c4d77730eb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3f5ad05ab0a37eb49692c4d77730eb1">DMA_CPAR_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFFU)</td></tr>
<tr class="separator:gaa3f5ad05ab0a37eb49692c4d77730eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd9100e19b17a0641359cd158ea0cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacd9100e19b17a0641359cd158ea0cb7">DMA_CMAR_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFFU)</td></tr>
<tr class="separator:gaacd9100e19b17a0641359cd158ea0cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad03b2ba6cde99065627fccabd54ac097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gad03b2ba6cde99065627fccabd54ac097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf3f9a86c620149893db38c83f8ba58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaaaf3f9a86c620149893db38c83f8ba58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71604d1c29973c5e2bf69c8e94e89f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga71604d1c29973c5e2bf69c8e94e89f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5edd42f9b2129c18cfa3c3598dcd1134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga5edd42f9b2129c18cfa3c3598dcd1134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e920ad334439cd2ad4d683054914e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga23e920ad334439cd2ad4d683054914e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5533c8ec796e3bbc9dc4474376056e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga5533c8ec796e3bbc9dc4474376056e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab620165d3fea1c564fcf1016805a1a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gab620165d3fea1c564fcf1016805a1a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88e8b274e4398fdcb1c68da2b6320d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga88e8b274e4398fdcb1c68da2b6320d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d177dcf33bb9a34f8590ec509746e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gaf4d177dcf33bb9a34f8590ec509746e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd7db9a1ce82c152ca7bc6fddf31366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga5fd7db9a1ce82c152ca7bc6fddf31366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68cfe8fe938fcb0fc6925bf493ccfaa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga68cfe8fe938fcb0fc6925bf493ccfaa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad21caf923d2083fb106852493667c16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gad21caf923d2083fb106852493667c16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1938a063c48d7d6504cb32f7965c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga5e1938a063c48d7d6504cb32f7965c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8827cee06670f256bc8f6301bea9cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gab8827cee06670f256bc8f6301bea9cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d9990be7f8f9e530a9f930a365fa44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga88d9990be7f8f9e530a9f930a365fa44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7419f78ed9044bdd237b452ef49e1b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f">EXTI_IMR_MR16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga7419f78ed9044bdd237b452ef49e1b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4489fa85d1552b8f40faed93483a5d35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga4489fa85d1552b8f40faed93483a5d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e16f2cda40cca58a45458cc44d510f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga05e16f2cda40cca58a45458cc44d510f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad47f7a023cbba165dfb95845d3c8c55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c">EXTI_IMR_MR19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:gad47f7a023cbba165dfb95845d3c8c55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aee679baf5820e1666b60e48a64cafa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aee679baf5820e1666b60e48a64cafa">EXTI_IMR_MR20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga4aee679baf5820e1666b60e48a64cafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc7e64c45d273ca7396ac1e0ce38c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc7e64c45d273ca7396ac1e0ce38c36">EXTI_IMR_MR21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga3cc7e64c45d273ca7396ac1e0ce38c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aec84941d816be18a1607b6ee25acb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2aec84941d816be18a1607b6ee25acb1">EXTI_IMR_MR22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga2aec84941d816be18a1607b6ee25acb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad03e0ffe4e9aba719518244adfd7a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad03e0ffe4e9aba719518244adfd7a96">EXTI_IMR_MR23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:gaad03e0ffe4e9aba719518244adfd7a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec6a806640f6f51fdb6d63e370ff7957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec6a806640f6f51fdb6d63e370ff7957">EXTI_IMR_MR25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:gaec6a806640f6f51fdb6d63e370ff7957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48cf7d41188cf9d836bf1a09775a5845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48cf7d41188cf9d836bf1a09775a5845">EXTI_IMR_MR26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga48cf7d41188cf9d836bf1a09775a5845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a4902fcae4697fbdd00f7b1a8943f0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a4902fcae4697fbdd00f7b1a8943f0a">EXTI_IMR_MR27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga2a4902fcae4697fbdd00f7b1a8943f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c97e5864aaff7a055e8fa7821eca4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65c97e5864aaff7a055e8fa7821eca4a">EXTI_IMR_MR31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga65c97e5864aaff7a055e8fa7821eca4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae43e6abdba2e7d7b7eaa07b268f288b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae43e6abdba2e7d7b7eaa07b268f288b3">EXTI_IMR_IM0</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</a></td></tr>
<tr class="separator:gae43e6abdba2e7d7b7eaa07b268f288b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1498c6a9cb8eb9842b83a2e91b3c290d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1498c6a9cb8eb9842b83a2e91b3c290d">EXTI_IMR_IM1</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</a></td></tr>
<tr class="separator:ga1498c6a9cb8eb9842b83a2e91b3c290d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10013221a5de01374bb63623ca68d5a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10013221a5de01374bb63623ca68d5a5">EXTI_IMR_IM2</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</a></td></tr>
<tr class="separator:ga10013221a5de01374bb63623ca68d5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7e8e899926ae962ae34dc9d143fd09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7e8e899926ae962ae34dc9d143fd09">EXTI_IMR_IM3</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</a></td></tr>
<tr class="separator:ga7a7e8e899926ae962ae34dc9d143fd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad3c244ed0a107b5c4f96470a914348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadad3c244ed0a107b5c4f96470a914348">EXTI_IMR_IM4</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</a></td></tr>
<tr class="separator:gadad3c244ed0a107b5c4f96470a914348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91070bca3731cbe48e7bc97de97631a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91070bca3731cbe48e7bc97de97631a5">EXTI_IMR_IM5</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</a></td></tr>
<tr class="separator:ga91070bca3731cbe48e7bc97de97631a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ab55682980062f57cdb981aa649fbf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ab55682980062f57cdb981aa649fbf3">EXTI_IMR_IM6</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</a></td></tr>
<tr class="separator:ga2ab55682980062f57cdb981aa649fbf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd6ee214b24d450efe0c52d0b1dae0f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd6ee214b24d450efe0c52d0b1dae0f4">EXTI_IMR_IM7</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</a></td></tr>
<tr class="separator:gabd6ee214b24d450efe0c52d0b1dae0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc41defd6bd026adde49d44ad1e8a5c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc41defd6bd026adde49d44ad1e8a5c4">EXTI_IMR_IM8</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</a></td></tr>
<tr class="separator:gacc41defd6bd026adde49d44ad1e8a5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a43b1d5d7f5dabbc44b03bdab7a6c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a43b1d5d7f5dabbc44b03bdab7a6c3e">EXTI_IMR_IM9</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</a></td></tr>
<tr class="separator:ga0a43b1d5d7f5dabbc44b03bdab7a6c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e31c6dd167542dc8660c7dd6f31e0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e31c6dd167542dc8660c7dd6f31e0e9">EXTI_IMR_IM10</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</a></td></tr>
<tr class="separator:ga6e31c6dd167542dc8660c7dd6f31e0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5441a9f074c104d67a7629467724f3a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5441a9f074c104d67a7629467724f3a0">EXTI_IMR_IM11</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</a></td></tr>
<tr class="separator:ga5441a9f074c104d67a7629467724f3a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab736b78d54e4ae9b5f1ee0bebbda1e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab736b78d54e4ae9b5f1ee0bebbda1e4d">EXTI_IMR_IM12</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</a></td></tr>
<tr class="separator:gab736b78d54e4ae9b5f1ee0bebbda1e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b835eee91599273c334d6bed80bdaca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b835eee91599273c334d6bed80bdaca">EXTI_IMR_IM13</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</a></td></tr>
<tr class="separator:ga1b835eee91599273c334d6bed80bdaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga933e1e28d08958b9800cbfbea953b9e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga933e1e28d08958b9800cbfbea953b9e6">EXTI_IMR_IM14</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</a></td></tr>
<tr class="separator:ga933e1e28d08958b9800cbfbea953b9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ac63565a42896a10eb5b56d45df7f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16ac63565a42896a10eb5b56d45df7f1">EXTI_IMR_IM15</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</a></td></tr>
<tr class="separator:ga16ac63565a42896a10eb5b56d45df7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33e28d73aacdcc55491fe44c2e840398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33e28d73aacdcc55491fe44c2e840398">EXTI_IMR_IM16</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f">EXTI_IMR_MR16</a></td></tr>
<tr class="separator:ga33e28d73aacdcc55491fe44c2e840398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db46755679e595721057e90574b1434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0db46755679e595721057e90574b1434">EXTI_IMR_IM17</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</a></td></tr>
<tr class="separator:ga0db46755679e595721057e90574b1434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f0a2063e564c44ba51733e0fcf25745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f0a2063e564c44ba51733e0fcf25745">EXTI_IMR_IM18</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</a></td></tr>
<tr class="separator:ga0f0a2063e564c44ba51733e0fcf25745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cc8bc70fd30f54311218abe6c52c21c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cc8bc70fd30f54311218abe6c52c21c">EXTI_IMR_IM19</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c">EXTI_IMR_MR19</a></td></tr>
<tr class="separator:ga8cc8bc70fd30f54311218abe6c52c21c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ec4f917392fcd3b64bfae4d17fe1808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ec4f917392fcd3b64bfae4d17fe1808">EXTI_IMR_IM20</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4aee679baf5820e1666b60e48a64cafa">EXTI_IMR_MR20</a></td></tr>
<tr class="separator:ga8ec4f917392fcd3b64bfae4d17fe1808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9539fd6427a262f7cdbd42cd68a10eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9539fd6427a262f7cdbd42cd68a10eca">EXTI_IMR_IM21</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3cc7e64c45d273ca7396ac1e0ce38c36">EXTI_IMR_MR21</a></td></tr>
<tr class="separator:ga9539fd6427a262f7cdbd42cd68a10eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05cb948001efcf6d1cf4968160f3aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab05cb948001efcf6d1cf4968160f3aa5">EXTI_IMR_IM22</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2aec84941d816be18a1607b6ee25acb1">EXTI_IMR_MR22</a></td></tr>
<tr class="separator:gab05cb948001efcf6d1cf4968160f3aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf008e923f14d37d5fefc433384184e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf008e923f14d37d5fefc433384184e12">EXTI_IMR_IM23</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaad03e0ffe4e9aba719518244adfd7a96">EXTI_IMR_MR23</a></td></tr>
<tr class="separator:gaf008e923f14d37d5fefc433384184e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ba549f00cb724c50e9aa9864080cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5ba549f00cb724c50e9aa9864080cf4">EXTI_IMR_IM25</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec6a806640f6f51fdb6d63e370ff7957">EXTI_IMR_MR25</a></td></tr>
<tr class="separator:gae5ba549f00cb724c50e9aa9864080cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc7b10722c23e7e4283404d849a8bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc7b10722c23e7e4283404d849a8bb4">EXTI_IMR_IM26</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48cf7d41188cf9d836bf1a09775a5845">EXTI_IMR_MR26</a></td></tr>
<tr class="separator:ga6bc7b10722c23e7e4283404d849a8bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0672f66f9791acc6318b9f0ee2a3760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0672f66f9791acc6318b9f0ee2a3760">EXTI_IMR_IM27</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a4902fcae4697fbdd00f7b1a8943f0a">EXTI_IMR_MR27</a></td></tr>
<tr class="separator:gaf0672f66f9791acc6318b9f0ee2a3760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8fc3fbfb6059937d7b6ba6eff354ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8fc3fbfb6059937d7b6ba6eff354ad5">EXTI_IMR_IM31</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65c97e5864aaff7a055e8fa7821eca4a">EXTI_IMR_MR31</a></td></tr>
<tr class="separator:gaa8fc3fbfb6059937d7b6ba6eff354ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga515c0dc6d2472e06a89e4bb19725e8f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga515c0dc6d2472e06a89e4bb19725e8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d88e7c10e5985fa425ea7ab4fe4c3e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga6d88e7c10e5985fa425ea7ab4fe4c3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460d5d4c0b53bcc04d5804e1204ded21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga460d5d4c0b53bcc04d5804e1204ded21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73944983ce5a6bde9dc172b4f483898c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga73944983ce5a6bde9dc172b4f483898c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80f809ead83e747677a31c80c6aae03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gab80f809ead83e747677a31c80c6aae03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65976f75b703f740dea3562ba3b8db59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga65976f75b703f740dea3562ba3b8db59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea480bd932cd1fa0904f5eb1caee9a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gaea480bd932cd1fa0904f5eb1caee9a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb27ff8664928994ef96f87052d14be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gadbb27ff8664928994ef96f87052d14be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ed4b371da871ffd0cc12ee00147282f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga4ed4b371da871ffd0cc12ee00147282f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga109af342179fff1fccfdde582834867a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga109af342179fff1fccfdde582834867a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf342d34ed1b8e4aa916bf49e30c2a234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gaf342d34ed1b8e4aa916bf49e30c2a234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ec516af1de770c82c3c9c458cbc0172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga9ec516af1de770c82c3c9c458cbc0172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15732553e5b0de9f58180a0b024d4cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga15732553e5b0de9f58180a0b024d4cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd2ec6472e46869956acb28f5e1b55f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga9fd2ec6472e46869956acb28f5e1b55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf5890ea71eea034ec1cd9e96284f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gaecf5890ea71eea034ec1cd9e96284f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7bacc32351a36aefcd5614abc76ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga7a7bacc32351a36aefcd5614abc76ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b1a6934265da759bc061f73d5d1374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374">EXTI_EMR_MR16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga34b1a6934265da759bc061f73d5d1374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a30aa20cf475eecf7e15171e83035e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga6a30aa20cf475eecf7e15171e83035e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25eee729b57b4c78a0613c184fc539e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga25eee729b57b4c78a0613c184fc539e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeababa85e5ebe6aa93d011d83fd7994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994">EXTI_EMR_MR19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:gaaeababa85e5ebe6aa93d011d83fd7994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga047743f042d00f058dd8cf199c92fbfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga047743f042d00f058dd8cf199c92fbfa">EXTI_EMR_MR20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga047743f042d00f058dd8cf199c92fbfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga935956e41524c1f96d208f63a699377a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga935956e41524c1f96d208f63a699377a">EXTI_EMR_MR21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga935956e41524c1f96d208f63a699377a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fbc202d80be3899d867a0b74abad813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbc202d80be3899d867a0b74abad813">EXTI_EMR_MR22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga8fbc202d80be3899d867a0b74abad813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab08ac6b29d8a15fc593950600753b8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab08ac6b29d8a15fc593950600753b8ee">EXTI_EMR_MR23</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:gab08ac6b29d8a15fc593950600753b8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf83323666df3b07f137a295d12a23832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf83323666df3b07f137a295d12a23832">EXTI_EMR_MR25</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:gaf83323666df3b07f137a295d12a23832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f508ad154af77ed2aee99c52846177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0f508ad154af77ed2aee99c52846177">EXTI_EMR_MR26</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:gac0f508ad154af77ed2aee99c52846177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga116ab64d133043c50842dd0b03fe34c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga116ab64d133043c50842dd0b03fe34c4">EXTI_EMR_MR27</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga116ab64d133043c50842dd0b03fe34c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4050cfa4dce98a182bea5a14a15024aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4050cfa4dce98a182bea5a14a15024aa">EXTI_EMR_MR31</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga4050cfa4dce98a182bea5a14a15024aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf972d7547ed83843150667c301a9d348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf972d7547ed83843150667c301a9d348">EXTI_EMR_EM0</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</a></td></tr>
<tr class="separator:gaf972d7547ed83843150667c301a9d348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07843e6ff5b4ddd02bcf6c66a08cac93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07843e6ff5b4ddd02bcf6c66a08cac93">EXTI_EMR_EM1</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</a></td></tr>
<tr class="separator:ga07843e6ff5b4ddd02bcf6c66a08cac93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703c31569533b3b6d76f99da69b4d168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga703c31569533b3b6d76f99da69b4d168">EXTI_EMR_EM2</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</a></td></tr>
<tr class="separator:ga703c31569533b3b6d76f99da69b4d168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2bd51b6a0981492a29436ef2b53344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f2bd51b6a0981492a29436ef2b53344">EXTI_EMR_EM3</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</a></td></tr>
<tr class="separator:ga6f2bd51b6a0981492a29436ef2b53344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a3f176db76b4eb2cc1400f76afc967a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3f176db76b4eb2cc1400f76afc967a">EXTI_EMR_EM4</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</a></td></tr>
<tr class="separator:ga7a3f176db76b4eb2cc1400f76afc967a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc0210d29dceb5682d01786b6fcf47fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc0210d29dceb5682d01786b6fcf47fe">EXTI_EMR_EM5</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</a></td></tr>
<tr class="separator:gacc0210d29dceb5682d01786b6fcf47fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c05702eec349cbbcce9b7bc825e2fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c05702eec349cbbcce9b7bc825e2fd8">EXTI_EMR_EM6</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</a></td></tr>
<tr class="separator:ga1c05702eec349cbbcce9b7bc825e2fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04b9ef7548fb0564beae69739bdea72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf04b9ef7548fb0564beae69739bdea72">EXTI_EMR_EM7</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</a></td></tr>
<tr class="separator:gaf04b9ef7548fb0564beae69739bdea72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af57b60f4623e5a65011519dd707991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7af57b60f4623e5a65011519dd707991">EXTI_EMR_EM8</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</a></td></tr>
<tr class="separator:ga7af57b60f4623e5a65011519dd707991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3757f0da147b7bb49719cb69096b5bc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3757f0da147b7bb49719cb69096b5bc7">EXTI_EMR_EM9</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</a></td></tr>
<tr class="separator:ga3757f0da147b7bb49719cb69096b5bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad548185c3c99b69f3eaec50067999112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad548185c3c99b69f3eaec50067999112">EXTI_EMR_EM10</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</a></td></tr>
<tr class="separator:gad548185c3c99b69f3eaec50067999112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d0782c45b8b0951c8bbb5e7037a52b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5d0782c45b8b0951c8bbb5e7037a52b">EXTI_EMR_EM11</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</a></td></tr>
<tr class="separator:gad5d0782c45b8b0951c8bbb5e7037a52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef9eaec30663289e66b9d9b40682910f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef9eaec30663289e66b9d9b40682910f">EXTI_EMR_EM12</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</a></td></tr>
<tr class="separator:gaef9eaec30663289e66b9d9b40682910f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2fc88afc4ba8231f4368527cc983d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2fc88afc4ba8231f4368527cc983d50">EXTI_EMR_EM13</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</a></td></tr>
<tr class="separator:gad2fc88afc4ba8231f4368527cc983d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3c10c55ef88bb255f899d0d0939c98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf3c10c55ef88bb255f899d0d0939c98">EXTI_EMR_EM14</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</a></td></tr>
<tr class="separator:gaaf3c10c55ef88bb255f899d0d0939c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3690bd10db8f6505368f84d1d360d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3690bd10db8f6505368f84d1d360d83">EXTI_EMR_EM15</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</a></td></tr>
<tr class="separator:gaa3690bd10db8f6505368f84d1d360d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadea424b2e5e1e8733e5f8ba76b16c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadea424b2e5e1e8733e5f8ba76b16c6c">EXTI_EMR_EM16</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374">EXTI_EMR_MR16</a></td></tr>
<tr class="separator:gaadea424b2e5e1e8733e5f8ba76b16c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f640eaa67ff0f9e3e849fdc65f7f34e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f640eaa67ff0f9e3e849fdc65f7f34e">EXTI_EMR_EM17</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</a></td></tr>
<tr class="separator:ga0f640eaa67ff0f9e3e849fdc65f7f34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7162c4422ad98bec692f15dda4e011eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7162c4422ad98bec692f15dda4e011eb">EXTI_EMR_EM18</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</a></td></tr>
<tr class="separator:ga7162c4422ad98bec692f15dda4e011eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96076632bf23a1dfb53cfada4008d7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96076632bf23a1dfb53cfada4008d7b3">EXTI_EMR_EM19</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994">EXTI_EMR_MR19</a></td></tr>
<tr class="separator:ga96076632bf23a1dfb53cfada4008d7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a88ab99418d93b7277f19736c14c6c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a88ab99418d93b7277f19736c14c6c2">EXTI_EMR_EM20</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</a></td></tr>
<tr class="separator:ga2a88ab99418d93b7277f19736c14c6c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf17512ecb4d8572e8b73ab1a427fd500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf17512ecb4d8572e8b73ab1a427fd500">EXTI_EMR_EM21</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga935956e41524c1f96d208f63a699377a">EXTI_EMR_MR21</a></td></tr>
<tr class="separator:gaf17512ecb4d8572e8b73ab1a427fd500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b9e9ec368a547f58ab7f6359c58bdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31b9e9ec368a547f58ab7f6359c58bdf">EXTI_EMR_EM22</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8fbc202d80be3899d867a0b74abad813">EXTI_EMR_MR22</a></td></tr>
<tr class="separator:ga31b9e9ec368a547f58ab7f6359c58bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91695431bc9d35db5f1771358c22ddbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91695431bc9d35db5f1771358c22ddbe">EXTI_EMR_EM23</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab08ac6b29d8a15fc593950600753b8ee">EXTI_EMR_MR23</a></td></tr>
<tr class="separator:ga91695431bc9d35db5f1771358c22ddbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261313c62cb56c3f35049660a2683ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261313c62cb56c3f35049660a2683ba9">EXTI_EMR_EM25</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf83323666df3b07f137a295d12a23832">EXTI_EMR_MR25</a></td></tr>
<tr class="separator:ga261313c62cb56c3f35049660a2683ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga935f84867397731b6d88a9d1fbdb71a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga935f84867397731b6d88a9d1fbdb71a8">EXTI_EMR_EM26</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0f508ad154af77ed2aee99c52846177">EXTI_EMR_MR26</a></td></tr>
<tr class="separator:ga935f84867397731b6d88a9d1fbdb71a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0aa9587273ff6045c328f46f13356c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0aa9587273ff6045c328f46f13356c6">EXTI_EMR_EM27</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga116ab64d133043c50842dd0b03fe34c4">EXTI_EMR_MR27</a></td></tr>
<tr class="separator:gab0aa9587273ff6045c328f46f13356c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d9d8e78aeb0b1317c4b064ba40aeceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d9d8e78aeb0b1317c4b064ba40aeceb">EXTI_EMR_EM31</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4050cfa4dce98a182bea5a14a15024aa">EXTI_EMR_MR31</a></td></tr>
<tr class="separator:ga3d9d8e78aeb0b1317c4b064ba40aeceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb1823a87cd797a6066681a3256cecc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gadb1823a87cd797a6066681a3256cecc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c42cc3763c52d1061b32219fc441566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga1c42cc3763c52d1061b32219fc441566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c073b519f09b130e4ab4039823e290c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga1c073b519f09b130e4ab4039823e290c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090f295579a774c215585a55e5066b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga090f295579a774c215585a55e5066b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabce4722e99e3f44d40bfb6afb63444cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gabce4722e99e3f44d40bfb6afb63444cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac57b970ebc88f7bb015119ece9dd32de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gac57b970ebc88f7bb015119ece9dd32de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc2212ce653d34cf48446ae0a68bed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gaccc2212ce653d34cf48446ae0a68bed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad380a0bc59524f4a0846a0b91d3c65c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gad380a0bc59524f4a0846a0b91d3c65c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26cd6a5115b0bbe113f39545bff1ee39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga26cd6a5115b0bbe113f39545bff1ee39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3127246b2db3571b00c6af2453941d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga3127246b2db3571b00c6af2453941d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29df7ddbd067889992eb60ecddce0e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gaa29df7ddbd067889992eb60ecddce0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf7a92cdb61b3f8cf6eec9513317ab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga8cf7a92cdb61b3f8cf6eec9513317ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0423be12bfb13f34eec9656d6d274e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga0423be12bfb13f34eec9656d6d274e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d5ef451fd76dc0fa9c76d7c520d8f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga5d5ef451fd76dc0fa9c76d7c520d8f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b0d883fa0fbc49105bda5596463cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga95b0d883fa0fbc49105bda5596463cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe54b09102a18676829c0bafb0aead2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga4fe54b09102a18676829c0bafb0aead2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8e4fb52990f0fa3fb9bed5b74f1a589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gae8e4fb52990f0fa3fb9bed5b74f1a589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a8fcb63516a4ed0d91b556f696f806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gad0a8fcb63516a4ed0d91b556f696f806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a722b0c36e832f619b2136f1510b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e">EXTI_RTSR_TR19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga40a722b0c36e832f619b2136f1510b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076319b89121213ea97b4767182b17bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga076319b89121213ea97b4767182b17bd">EXTI_RTSR_TR20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga076319b89121213ea97b4767182b17bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b1fd6472c3739cb5d21ba25bb6f745d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b1fd6472c3739cb5d21ba25bb6f745d">EXTI_RTSR_TR21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga5b1fd6472c3739cb5d21ba25bb6f745d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca577c5c1742e043ed5e0a2ffcc88f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca577c5c1742e043ed5e0a2ffcc88f82">EXTI_RTSR_TR22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gaca577c5c1742e043ed5e0a2ffcc88f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade996606f4ecfb99bfbd885995dabcb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade996606f4ecfb99bfbd885995dabcb2">EXTI_RTSR_RT0</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</a></td></tr>
<tr class="separator:gade996606f4ecfb99bfbd885995dabcb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105a193b7168b2cfafcc233f692808c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga105a193b7168b2cfafcc233f692808c6">EXTI_RTSR_RT1</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</a></td></tr>
<tr class="separator:ga105a193b7168b2cfafcc233f692808c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8cd1d16738c353cfa130dcf89b0014b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8cd1d16738c353cfa130dcf89b0014b">EXTI_RTSR_RT2</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</a></td></tr>
<tr class="separator:gaf8cd1d16738c353cfa130dcf89b0014b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d07f42f4967fe0714b8c015a5626eae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d07f42f4967fe0714b8c015a5626eae">EXTI_RTSR_RT3</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</a></td></tr>
<tr class="separator:ga3d07f42f4967fe0714b8c015a5626eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a227db84617ef946085cb7d92af824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46a227db84617ef946085cb7d92af824">EXTI_RTSR_RT4</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</a></td></tr>
<tr class="separator:ga46a227db84617ef946085cb7d92af824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec73c264e9daefed6f6ab5d6fa5b256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec73c264e9daefed6f6ab5d6fa5b256">EXTI_RTSR_RT5</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</a></td></tr>
<tr class="separator:ga7ec73c264e9daefed6f6ab5d6fa5b256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga817e04dd704204e3e59624b04cd90ef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga817e04dd704204e3e59624b04cd90ef9">EXTI_RTSR_RT6</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</a></td></tr>
<tr class="separator:ga817e04dd704204e3e59624b04cd90ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8833907ee685681c2354eef94c3b9aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8833907ee685681c2354eef94c3b9aac">EXTI_RTSR_RT7</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</a></td></tr>
<tr class="separator:ga8833907ee685681c2354eef94c3b9aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6123d1c5b5ae9898e35c326e91ec8d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6123d1c5b5ae9898e35c326e91ec8d3">EXTI_RTSR_RT8</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</a></td></tr>
<tr class="separator:gaf6123d1c5b5ae9898e35c326e91ec8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3388bbfa1fecb8968b3df4b8e4cea68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3388bbfa1fecb8968b3df4b8e4cea68">EXTI_RTSR_RT9</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</a></td></tr>
<tr class="separator:gab3388bbfa1fecb8968b3df4b8e4cea68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75f7f15156743871c0e7db2f7272dc91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75f7f15156743871c0e7db2f7272dc91">EXTI_RTSR_RT10</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</a></td></tr>
<tr class="separator:ga75f7f15156743871c0e7db2f7272dc91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8847c64747b7b8239d59531c1500b5e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8847c64747b7b8239d59531c1500b5e5">EXTI_RTSR_RT11</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</a></td></tr>
<tr class="separator:ga8847c64747b7b8239d59531c1500b5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf937ad487f1b00b7aadb958de8f10ec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf937ad487f1b00b7aadb958de8f10ec0">EXTI_RTSR_RT12</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</a></td></tr>
<tr class="separator:gaf937ad487f1b00b7aadb958de8f10ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga192076dfb3813cde09a4d963ee264642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga192076dfb3813cde09a4d963ee264642">EXTI_RTSR_RT13</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</a></td></tr>
<tr class="separator:ga192076dfb3813cde09a4d963ee264642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25400decc47ad8c5dd644837d944c75f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25400decc47ad8c5dd644837d944c75f">EXTI_RTSR_RT14</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</a></td></tr>
<tr class="separator:ga25400decc47ad8c5dd644837d944c75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e124438b8592519e189ee8a539b56cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e124438b8592519e189ee8a539b56cf">EXTI_RTSR_RT15</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</a></td></tr>
<tr class="separator:ga9e124438b8592519e189ee8a539b56cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c20c700b8ae5bba65ebf6a4b2023df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12c20c700b8ae5bba65ebf6a4b2023df">EXTI_RTSR_RT16</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</a></td></tr>
<tr class="separator:ga12c20c700b8ae5bba65ebf6a4b2023df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9ab1c8a2f42518c48e54a95a226ba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f9ab1c8a2f42518c48e54a95a226ba8">EXTI_RTSR_RT17</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</a></td></tr>
<tr class="separator:ga5f9ab1c8a2f42518c48e54a95a226ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2554d090075ee3f1eefdbcd3e9aa1a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2554d090075ee3f1eefdbcd3e9aa1a0">EXTI_RTSR_RT19</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e">EXTI_RTSR_TR19</a></td></tr>
<tr class="separator:gae2554d090075ee3f1eefdbcd3e9aa1a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2256149be6091e283c2f7c16d0b01c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2256149be6091e283c2f7c16d0b01c3">EXTI_RTSR_RT20</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga076319b89121213ea97b4767182b17bd">EXTI_RTSR_TR20</a></td></tr>
<tr class="separator:gac2256149be6091e283c2f7c16d0b01c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadacbd96717e71c8e654b80a4a151caee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadacbd96717e71c8e654b80a4a151caee">EXTI_RTSR_RT21</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5b1fd6472c3739cb5d21ba25bb6f745d">EXTI_RTSR_TR21</a></td></tr>
<tr class="separator:gadacbd96717e71c8e654b80a4a151caee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3b1bb91c2f7ae350bbbfde21bf467f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3b1bb91c2f7ae350bbbfde21bf467f6">EXTI_RTSR_RT22</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaca577c5c1742e043ed5e0a2ffcc88f82">EXTI_RTSR_TR22</a></td></tr>
<tr class="separator:gaa3b1bb91c2f7ae350bbbfde21bf467f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac287be3bd3bad84aed48603dbe8bd4ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gac287be3bd3bad84aed48603dbe8bd4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4503803cbe1933cd35519cfc809041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga9c4503803cbe1933cd35519cfc809041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23593d2b8a9ec0147bab28765af30e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga23593d2b8a9ec0147bab28765af30e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77211bfa8f4d77cf373296954dad6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gaa77211bfa8f4d77cf373296954dad6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903f9b080c5971dd5d7935e5b87886e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga903f9b080c5971dd5d7935e5b87886e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8527cce22f69e02a08ed67a67f8e5ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gae8527cce22f69e02a08ed67a67f8e5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf408315e497b902922a9bf40a4c6f567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gaf408315e497b902922a9bf40a4c6f567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f1bded4d121e21116627b8e80784fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga00f1bded4d121e21116627b8e80784fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f0c4de2b6acb75302d206b697f83ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga89f0c4de2b6acb75302d206b697f83ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a2b80699a213f0d2b03658f21ad643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gac9a2b80699a213f0d2b03658f21ad643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c74d4d520406a14c517784cdd5fc6ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga6c74d4d520406a14c517784cdd5fc6ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3992511ec1785bdf107873b139d74245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga3992511ec1785bdf107873b139d74245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0714519a1edcba4695f92f1bba70e825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga0714519a1edcba4695f92f1bba70e825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b92577e64a95ef2069f1a56176d35ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga5b92577e64a95ef2069f1a56176d35ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6cc515f13ffe1a3620d06fa08addc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga2a6cc515f13ffe1a3620d06fa08addc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1b4b850094ccc48790a1e4616ceebd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gaa1b4b850094ccc48790a1e4616ceebd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga009e618c9563b3a8dcaec493006115c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga009e618c9563b3a8dcaec493006115c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1277527e2fa727fdec2dcc7a300ea1af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af">EXTI_FTSR_TR19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga1277527e2fa727fdec2dcc7a300ea1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae185289c161b407cdcd5ca185aca5477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae185289c161b407cdcd5ca185aca5477">EXTI_FTSR_TR20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gae185289c161b407cdcd5ca185aca5477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04957f9a7aa38bc50d6ac9340697a826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04957f9a7aa38bc50d6ac9340697a826">EXTI_FTSR_TR21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga04957f9a7aa38bc50d6ac9340697a826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7931f3a5864584bc80de7ab3455517e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7931f3a5864584bc80de7ab3455517e">EXTI_FTSR_TR22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gaa7931f3a5864584bc80de7ab3455517e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4e24d457b6263d098a448ac265ab507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4e24d457b6263d098a448ac265ab507">EXTI_FTSR_FT0</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</a></td></tr>
<tr class="separator:gad4e24d457b6263d098a448ac265ab507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fa926ba0a519efa170ddf7e8d1d762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92fa926ba0a519efa170ddf7e8d1d762">EXTI_FTSR_FT1</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</a></td></tr>
<tr class="separator:ga92fa926ba0a519efa170ddf7e8d1d762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53ad14516f7ff5b143bcf7e9f25c5dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac53ad14516f7ff5b143bcf7e9f25c5dd">EXTI_FTSR_FT2</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</a></td></tr>
<tr class="separator:gac53ad14516f7ff5b143bcf7e9f25c5dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb46e1bc04a5b92cc3b4054799f2b84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cb46e1bc04a5b92cc3b4054799f2b84">EXTI_FTSR_FT3</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</a></td></tr>
<tr class="separator:ga5cb46e1bc04a5b92cc3b4054799f2b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb41861232228ba312dd7138d3104789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb41861232228ba312dd7138d3104789">EXTI_FTSR_FT4</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</a></td></tr>
<tr class="separator:gaeb41861232228ba312dd7138d3104789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga439f9a437442982b33f1a1a4d96b93fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga439f9a437442982b33f1a1a4d96b93fe">EXTI_FTSR_FT5</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</a></td></tr>
<tr class="separator:ga439f9a437442982b33f1a1a4d96b93fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad533b3f29f33bca5abe0312f3d2fe7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad533b3f29f33bca5abe0312f3d2fe7a3">EXTI_FTSR_FT6</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</a></td></tr>
<tr class="separator:gad533b3f29f33bca5abe0312f3d2fe7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a35ce0e6cde0f153a19b9af730c801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5a35ce0e6cde0f153a19b9af730c801">EXTI_FTSR_FT7</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</a></td></tr>
<tr class="separator:gaa5a35ce0e6cde0f153a19b9af730c801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac82485ebde5f76e720c96c8f14506756"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac82485ebde5f76e720c96c8f14506756">EXTI_FTSR_FT8</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</a></td></tr>
<tr class="separator:gac82485ebde5f76e720c96c8f14506756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7de5945627e67bda047e0398bb5d0b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7de5945627e67bda047e0398bb5d0b7">EXTI_FTSR_FT9</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</a></td></tr>
<tr class="separator:gae7de5945627e67bda047e0398bb5d0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4969598084444af625d4eb046d21a6b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4969598084444af625d4eb046d21a6b6">EXTI_FTSR_FT10</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</a></td></tr>
<tr class="separator:ga4969598084444af625d4eb046d21a6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga701fe44026dd9b17c32f94079f40f1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga701fe44026dd9b17c32f94079f40f1e4">EXTI_FTSR_FT11</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</a></td></tr>
<tr class="separator:ga701fe44026dd9b17c32f94079f40f1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69fa152c220b1e7807a611f48cd225b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69fa152c220b1e7807a611f48cd225b6">EXTI_FTSR_FT12</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</a></td></tr>
<tr class="separator:ga69fa152c220b1e7807a611f48cd225b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa52d56ee98aefbe60c06a179d72853eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa52d56ee98aefbe60c06a179d72853eb">EXTI_FTSR_FT13</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</a></td></tr>
<tr class="separator:gaa52d56ee98aefbe60c06a179d72853eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31be5e7df3597ac8bef2dbe415126b35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31be5e7df3597ac8bef2dbe415126b35">EXTI_FTSR_FT14</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</a></td></tr>
<tr class="separator:ga31be5e7df3597ac8bef2dbe415126b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd1337c43077e8704118fdda4329cb53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd1337c43077e8704118fdda4329cb53">EXTI_FTSR_FT15</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</a></td></tr>
<tr class="separator:gadd1337c43077e8704118fdda4329cb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3933dd8f4a674072f26acc7cd9fb0613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3933dd8f4a674072f26acc7cd9fb0613">EXTI_FTSR_FT16</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</a></td></tr>
<tr class="separator:ga3933dd8f4a674072f26acc7cd9fb0613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58099b920a04f61430f8251c387ec811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58099b920a04f61430f8251c387ec811">EXTI_FTSR_FT17</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</a></td></tr>
<tr class="separator:ga58099b920a04f61430f8251c387ec811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d10246d9ff2e7899aa874728d7206ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d10246d9ff2e7899aa874728d7206ce">EXTI_FTSR_FT19</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af">EXTI_FTSR_TR19</a></td></tr>
<tr class="separator:ga9d10246d9ff2e7899aa874728d7206ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb9b9a3c8e4b060fc8285700106f991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bb9b9a3c8e4b060fc8285700106f991">EXTI_FTSR_FT20</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae185289c161b407cdcd5ca185aca5477">EXTI_FTSR_TR20</a></td></tr>
<tr class="separator:ga1bb9b9a3c8e4b060fc8285700106f991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2780d11e3501560c88c6775f20539a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2780d11e3501560c88c6775f20539a75">EXTI_FTSR_FT21</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga04957f9a7aa38bc50d6ac9340697a826">EXTI_FTSR_TR21</a></td></tr>
<tr class="separator:ga2780d11e3501560c88c6775f20539a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga419060aef0a502dbd55fb398ed05a12d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga419060aef0a502dbd55fb398ed05a12d">EXTI_FTSR_FT22</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa7931f3a5864584bc80de7ab3455517e">EXTI_FTSR_TR22</a></td></tr>
<tr class="separator:ga419060aef0a502dbd55fb398ed05a12d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6df16d2e8010a2897888a4acf19cee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaa6df16d2e8010a2897888a4acf19cee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0c3fa5a03204d743ae92ff925421ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaeb0c3fa5a03204d743ae92ff925421ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bea1dbaf71e830dd357135524166f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga6bea1dbaf71e830dd357135524166f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37395ac6729647ab5ee1fa4ca086c08a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga37395ac6729647ab5ee1fa4ca086c08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab051808f7a1ed9aaf43a3df90fc6a575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gab051808f7a1ed9aaf43a3df90fc6a575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b4ace22acacac13ce106b2063a3977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gaa5b4ace22acacac13ce106b2063a3977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ad0142288597993852e4cf350f61ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gad8ad0142288597993852e4cf350f61ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf8eab3e32cc03ca71f519a9111e28f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gabdf8eab3e32cc03ca71f519a9111e28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e83a373926804449d500b115e9090ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga5e83a373926804449d500b115e9090ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab102aa929ffe463ffe9f2db651704a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gab102aa929ffe463ffe9f2db651704a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9d8691936b6cd80ff8e18c0bfe271d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gae9d8691936b6cd80ff8e18c0bfe271d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab9fea9935608ec8ee7fb1e1ae049e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga7ab9fea9935608ec8ee7fb1e1ae049e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d67869db50c848f57633ebf00566539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga5d67869db50c848f57633ebf00566539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930a1d03fe3c32bd65a336ccee418826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga930a1d03fe3c32bd65a336ccee418826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d645db667cd63d1a9b91963c543a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gad5d645db667cd63d1a9b91963c543a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9e64d5a1779371fa4678713ab18e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga0b9e64d5a1779371fa4678713ab18e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b528743b11f4ab93ae97ee2e639b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga55b528743b11f4ab93ae97ee2e639b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0da944251419887af3a87c86080fb455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga0da944251419887af3a87c86080fb455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab7c48ac5522385cdb1d7882985f909b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b">EXTI_SWIER_SWIER19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:gaab7c48ac5522385cdb1d7882985f909b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac71bf967ecd31eaa57ba4064877a75b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac71bf967ecd31eaa57ba4064877a75b">EXTI_SWIER_SWIER20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gaac71bf967ecd31eaa57ba4064877a75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23b409de4bca55f1f16cd309e58e88e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23b409de4bca55f1f16cd309e58e88e6">EXTI_SWIER_SWIER21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga23b409de4bca55f1f16cd309e58e88e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6bd7759b8d48c722f05ea3d2e64fc02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6bd7759b8d48c722f05ea3d2e64fc02">EXTI_SWIER_SWIER22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gad6bd7759b8d48c722f05ea3d2e64fc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac72212492fc15f4add39039221fc930e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac72212492fc15f4add39039221fc930e">EXTI_SWIER_SWI0</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</a></td></tr>
<tr class="separator:gac72212492fc15f4add39039221fc930e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb6effec044086fabbe1ee674f7d6fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb6effec044086fabbe1ee674f7d6fd8">EXTI_SWIER_SWI1</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</a></td></tr>
<tr class="separator:gabb6effec044086fabbe1ee674f7d6fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d713c523d05ff9bf5a42f8568c1f45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3d713c523d05ff9bf5a42f8568c1f45">EXTI_SWIER_SWI2</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</a></td></tr>
<tr class="separator:gaa3d713c523d05ff9bf5a42f8568c1f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca91c7f22a9cd37a51ed57419a0c752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ca91c7f22a9cd37a51ed57419a0c752">EXTI_SWIER_SWI3</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</a></td></tr>
<tr class="separator:ga4ca91c7f22a9cd37a51ed57419a0c752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ffd0b4a1679b8812582fdd442dca11b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ffd0b4a1679b8812582fdd442dca11b">EXTI_SWIER_SWI4</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</a></td></tr>
<tr class="separator:ga4ffd0b4a1679b8812582fdd442dca11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b00bc50c98b5ccda290069f553c7302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b00bc50c98b5ccda290069f553c7302">EXTI_SWIER_SWI5</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</a></td></tr>
<tr class="separator:ga1b00bc50c98b5ccda290069f553c7302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae25872c89a34384821e39692c3d2ed89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae25872c89a34384821e39692c3d2ed89">EXTI_SWIER_SWI6</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</a></td></tr>
<tr class="separator:gae25872c89a34384821e39692c3d2ed89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a9f4768902be3f7463677ec61f3279d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a9f4768902be3f7463677ec61f3279d">EXTI_SWIER_SWI7</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</a></td></tr>
<tr class="separator:ga2a9f4768902be3f7463677ec61f3279d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f62d60ec7e63c381e1edc98f14f5d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37f62d60ec7e63c381e1edc98f14f5d2">EXTI_SWIER_SWI8</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</a></td></tr>
<tr class="separator:ga37f62d60ec7e63c381e1edc98f14f5d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabedf6ed43b670c247bc507ee66576b7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabedf6ed43b670c247bc507ee66576b7a">EXTI_SWIER_SWI9</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</a></td></tr>
<tr class="separator:gabedf6ed43b670c247bc507ee66576b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2229844b665717a3b1f2d08c1d256afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2229844b665717a3b1f2d08c1d256afd">EXTI_SWIER_SWI10</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</a></td></tr>
<tr class="separator:ga2229844b665717a3b1f2d08c1d256afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae0eded32a34f28caf0798ba8325c4a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae0eded32a34f28caf0798ba8325c4a1">EXTI_SWIER_SWI11</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</a></td></tr>
<tr class="separator:gaae0eded32a34f28caf0798ba8325c4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc754c5830e07924ba9ad55b858a7003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc754c5830e07924ba9ad55b858a7003">EXTI_SWIER_SWI12</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</a></td></tr>
<tr class="separator:gafc754c5830e07924ba9ad55b858a7003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae17fd16d3b44f3834a0bab7ef1c57137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae17fd16d3b44f3834a0bab7ef1c57137">EXTI_SWIER_SWI13</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</a></td></tr>
<tr class="separator:gae17fd16d3b44f3834a0bab7ef1c57137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cbdd7f20aa1c168b27e66c542b5ccac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cbdd7f20aa1c168b27e66c542b5ccac">EXTI_SWIER_SWI14</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</a></td></tr>
<tr class="separator:ga4cbdd7f20aa1c168b27e66c542b5ccac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga302e4d08f65cf593c642e27c7423ac00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga302e4d08f65cf593c642e27c7423ac00">EXTI_SWIER_SWI15</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</a></td></tr>
<tr class="separator:ga302e4d08f65cf593c642e27c7423ac00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c48aed3090f01b7adde780e34a8036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82c48aed3090f01b7adde780e34a8036">EXTI_SWIER_SWI16</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</a></td></tr>
<tr class="separator:ga82c48aed3090f01b7adde780e34a8036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cee3ef75832cc0a62c46e8c98d536e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cee3ef75832cc0a62c46e8c98d536e1">EXTI_SWIER_SWI17</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</a></td></tr>
<tr class="separator:ga5cee3ef75832cc0a62c46e8c98d536e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a1b04be5270a79348e26be05f3dae82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1b04be5270a79348e26be05f3dae82">EXTI_SWIER_SWI19</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b">EXTI_SWIER_SWIER19</a></td></tr>
<tr class="separator:ga9a1b04be5270a79348e26be05f3dae82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1f46a75c83085eae7177c69f373125a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1f46a75c83085eae7177c69f373125a">EXTI_SWIER_SWI20</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaac71bf967ecd31eaa57ba4064877a75b">EXTI_SWIER_SWIER20</a></td></tr>
<tr class="separator:gab1f46a75c83085eae7177c69f373125a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f619c626ecf4db5ffa4d525c920112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40f619c626ecf4db5ffa4d525c920112">EXTI_SWIER_SWI21</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga23b409de4bca55f1f16cd309e58e88e6">EXTI_SWIER_SWIER21</a></td></tr>
<tr class="separator:ga40f619c626ecf4db5ffa4d525c920112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5251fa6cb94ce704ea455973075c2d47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5251fa6cb94ce704ea455973075c2d47">EXTI_SWIER_SWI22</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad6bd7759b8d48c722f05ea3d2e64fc02">EXTI_SWIER_SWIER22</a></td></tr>
<tr class="separator:ga5251fa6cb94ce704ea455973075c2d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da1c8a465606de1f90a74d369fbf25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga6da1c8a465606de1f90a74d369fbf25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9b5f97edeccf442998a65b19e77f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga4b9b5f97edeccf442998a65b19e77f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085d2105381752a0aadc9be5a93ea665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga085d2105381752a0aadc9be5a93ea665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064dab3e0d5689b92125713100555ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga064dab3e0d5689b92125713100555ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f73b3693b3353a006d360cb8fd2ddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga14f73b3693b3353a006d360cb8fd2ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga319e167fa6e112061997d9a8d79f02f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga319e167fa6e112061997d9a8d79f02f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6f47cd1f602692258985784ed5e8e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gaf6f47cd1f602692258985784ed5e8e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17ea7e3fb89e98fd6a232f453fcff9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gaa17ea7e3fb89e98fd6a232f453fcff9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82e0dcb4961a32a9b7ebdf30493156d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gaa82e0dcb4961a32a9b7ebdf30493156d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fcc64f03d79af531febc077f45c48eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga2fcc64f03d79af531febc077f45c48eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef8e9c691b95763007ed228e98fa108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga1ef8e9c691b95763007ed228e98fa108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144f1a41abb7b87a1619c15ba5fb548b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga144f1a41abb7b87a1619c15ba5fb548b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a68025056b8c84bb13635af5e2a07c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gae1a68025056b8c84bb13635af5e2a07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3471c79d5b19813785387504a1a5f0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga3471c79d5b19813785387504a1a5f0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5396ec2dbbee9d7585224fa12273598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gae5396ec2dbbee9d7585224fa12273598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga149f9d9d6c1aab867734b59db1117c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga149f9d9d6c1aab867734b59db1117c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47e5b07d5a407198e09f05262f18bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gaa47e5b07d5a407198e09f05262f18bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc7d82eb61e2adf0a955ef0cc97690f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gadbc7d82eb61e2adf0a955ef0cc97690f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41e43af631a30492e09e5fd5c50f47f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5">EXTI_PR_PR19</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga41e43af631a30492e09e5fd5c50f47f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39358e6261a245eba447dfc1a1842e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39358e6261a245eba447dfc1a1842e32">EXTI_PR_PR20</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga39358e6261a245eba447dfc1a1842e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac14b609a68b5c4cb4a20fb24e34954df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac14b609a68b5c4cb4a20fb24e34954df">EXTI_PR_PR21</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gac14b609a68b5c4cb4a20fb24e34954df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8199f21c468deeb2685865c26770ac07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8199f21c468deeb2685865c26770ac07">EXTI_PR_PR22</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga8199f21c468deeb2685865c26770ac07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e61172594497bc98d7618afda5d1a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94e61172594497bc98d7618afda5d1a5">EXTI_PR_PIF0</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</a></td></tr>
<tr class="separator:ga94e61172594497bc98d7618afda5d1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1fa1e26581323fb92a102129fea6cc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1fa1e26581323fb92a102129fea6cc1">EXTI_PR_PIF1</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</a></td></tr>
<tr class="separator:gab1fa1e26581323fb92a102129fea6cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62c614636ea1ba38b2c5fa6d727de719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62c614636ea1ba38b2c5fa6d727de719">EXTI_PR_PIF2</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</a></td></tr>
<tr class="separator:ga62c614636ea1ba38b2c5fa6d727de719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf21c846e3ed8d01562a48f379e94cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf21c846e3ed8d01562a48f379e94cf5">EXTI_PR_PIF3</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</a></td></tr>
<tr class="separator:gadf21c846e3ed8d01562a48f379e94cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb25dc53dd6e1ebcb9ff3eb122bafaa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb25dc53dd6e1ebcb9ff3eb122bafaa1">EXTI_PR_PIF4</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</a></td></tr>
<tr class="separator:gacb25dc53dd6e1ebcb9ff3eb122bafaa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5681c77b17cfd664ac859e8dcdaf853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5681c77b17cfd664ac859e8dcdaf853">EXTI_PR_PIF5</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</a></td></tr>
<tr class="separator:gab5681c77b17cfd664ac859e8dcdaf853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga926d0d098708c4604d50724479f53722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga926d0d098708c4604d50724479f53722">EXTI_PR_PIF6</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</a></td></tr>
<tr class="separator:ga926d0d098708c4604d50724479f53722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga396a95873380107e44ea8ebf3917101b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga396a95873380107e44ea8ebf3917101b">EXTI_PR_PIF7</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</a></td></tr>
<tr class="separator:ga396a95873380107e44ea8ebf3917101b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga768906e566332933fbafc3be7a0ec316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga768906e566332933fbafc3be7a0ec316">EXTI_PR_PIF8</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</a></td></tr>
<tr class="separator:ga768906e566332933fbafc3be7a0ec316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d00763abbc7e4aa5fde5cf870c561e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d00763abbc7e4aa5fde5cf870c561e0">EXTI_PR_PIF9</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</a></td></tr>
<tr class="separator:ga4d00763abbc7e4aa5fde5cf870c561e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad274c8176debfe13d12966bebd962150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad274c8176debfe13d12966bebd962150">EXTI_PR_PIF10</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</a></td></tr>
<tr class="separator:gad274c8176debfe13d12966bebd962150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc4dbd010478228eee7a8d9ddb24f392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc4dbd010478228eee7a8d9ddb24f392">EXTI_PR_PIF11</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</a></td></tr>
<tr class="separator:gabc4dbd010478228eee7a8d9ddb24f392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29ffb168354d0bccb1cd18ad9e4067cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29ffb168354d0bccb1cd18ad9e4067cc">EXTI_PR_PIF12</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</a></td></tr>
<tr class="separator:ga29ffb168354d0bccb1cd18ad9e4067cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab22f9bfde0a01c8bc453dc6e18625a50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab22f9bfde0a01c8bc453dc6e18625a50">EXTI_PR_PIF13</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</a></td></tr>
<tr class="separator:gab22f9bfde0a01c8bc453dc6e18625a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cc8ed2cb4b1c30b77931d9303954e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cc8ed2cb4b1c30b77931d9303954e04">EXTI_PR_PIF14</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</a></td></tr>
<tr class="separator:ga7cc8ed2cb4b1c30b77931d9303954e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7333aceaf98ecd5d07b612fb06b602bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7333aceaf98ecd5d07b612fb06b602bb">EXTI_PR_PIF15</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</a></td></tr>
<tr class="separator:ga7333aceaf98ecd5d07b612fb06b602bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad809b47b726068ccbb2ea7c1ed72c193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad809b47b726068ccbb2ea7c1ed72c193">EXTI_PR_PIF16</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</a></td></tr>
<tr class="separator:gad809b47b726068ccbb2ea7c1ed72c193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00422cb319a203bb176a9b0f81ca1580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00422cb319a203bb176a9b0f81ca1580">EXTI_PR_PIF17</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</a></td></tr>
<tr class="separator:ga00422cb319a203bb176a9b0f81ca1580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59388b8ab2753a145947de5853d4f7de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59388b8ab2753a145947de5853d4f7de">EXTI_PR_PIF19</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5">EXTI_PR_PR19</a></td></tr>
<tr class="separator:ga59388b8ab2753a145947de5853d4f7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga303cf7e71a097a377cff10a9902e0364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga303cf7e71a097a377cff10a9902e0364">EXTI_PR_PIF20</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga39358e6261a245eba447dfc1a1842e32">EXTI_PR_PR20</a></td></tr>
<tr class="separator:ga303cf7e71a097a377cff10a9902e0364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe7e64e24902a3ab8ebe15fdaed6790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffe7e64e24902a3ab8ebe15fdaed6790">EXTI_PR_PIF21</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac14b609a68b5c4cb4a20fb24e34954df">EXTI_PR_PR21</a></td></tr>
<tr class="separator:gaffe7e64e24902a3ab8ebe15fdaed6790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e98f2e8d973dad79b3c6cbab4d539d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f2e8d973dad79b3c6cbab4d539d3">EXTI_PR_PIF22</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8199f21c468deeb2685865c26770ac07">EXTI_PR_PR22</a></td></tr>
<tr class="separator:ga6e98f2e8d973dad79b3c6cbab4d539d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef5e44cbb084160a6004ca9951ec7318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaef5e44cbb084160a6004ca9951ec7318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5285ab198307213dce0629f9b7c6fc86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga5285ab198307213dce0629f9b7c6fc86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e73d25ffe7e7a258a873e1fbef17445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e73d25ffe7e7a258a873e1fbef17445">FLASH_ACR_PRFTBS</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga1e73d25ffe7e7a258a873e1fbef17445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a55ea632082aac5b60c62cc0eb0d556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a55ea632082aac5b60c62cc0eb0d556">FLASH_KEYR_FKEYR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFFU)</td></tr>
<tr class="separator:ga8a55ea632082aac5b60c62cc0eb0d556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8c555ae65817c33733f3bbbacf111d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b8c555ae65817c33733f3bbbacf111d">FLASH_OPTKEYR_OPTKEYR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFFU)</td></tr>
<tr class="separator:ga8b8c555ae65817c33733f3bbbacf111d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd77e7bf91765d891ce63e2f0084b019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd77e7bf91765d891ce63e2f0084b019">FLASH_KEY1</a>&#160;&#160;&#160;((uint32_t)0x45670123U)</td></tr>
<tr class="separator:gafd77e7bf91765d891ce63e2f0084b019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee83d0f557e158da52f4a205db6b60a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee83d0f557e158da52f4a205db6b60a7">FLASH_KEY2</a>&#160;&#160;&#160;((uint32_t)0xCDEF89ABU)</td></tr>
<tr class="separator:gaee83d0f557e158da52f4a205db6b60a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1630c4f338daf2741daa1273f657164f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1630c4f338daf2741daa1273f657164f">FLASH_OPTKEY1</a>&#160;&#160;&#160;((uint32_t)0x45670123U)</td></tr>
<tr class="separator:ga1630c4f338daf2741daa1273f657164f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0da3085d59cf73089bfb1a2b9d9367d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0da3085d59cf73089bfb1a2b9d9367d">FLASH_OPTKEY2</a>&#160;&#160;&#160;((uint32_t)0xCDEF89ABU)</td></tr>
<tr class="separator:gae0da3085d59cf73089bfb1a2b9d9367d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b86181a96fd2f1cc3828e9d8d83d368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368">FLASH_SR_BSY</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga4b86181a96fd2f1cc3828e9d8d83d368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60f40ca765714598a62aa216a5ccd8e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60f40ca765714598a62aa216a5ccd8e4">FLASH_SR_PGERR</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga60f40ca765714598a62aa216a5ccd8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e403606e5ac23cb07701aeebc1f73e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e403606e5ac23cb07701aeebc1f73e5">FLASH_SR_WRPRTERR</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga2e403606e5ac23cb07701aeebc1f73e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1301c6b487cfefa247c54a576a0c12b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b">FLASH_SR_EOP</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gae1301c6b487cfefa247c54a576a0c12b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf6f52f59b01530928d747cf32bd4d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf6f52f59b01530928d747cf32bd4d01">FLASH_SR_WRPERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e403606e5ac23cb07701aeebc1f73e5">FLASH_SR_WRPRTERR</a></td></tr>
<tr class="separator:gabf6f52f59b01530928d747cf32bd4d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47754b39bd7a7c79c251d6376f97f661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47754b39bd7a7c79c251d6376f97f661">FLASH_CR_PG</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga47754b39bd7a7c79c251d6376f97f661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad845355ade49d56cf70ad0ff09595a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad845355ade49d56cf70ad0ff09595a23">FLASH_CR_PER</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gad845355ade49d56cf70ad0ff09595a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a287aa5a625125301306a02fb69c53a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a287aa5a625125301306a02fb69c53a">FLASH_CR_MER</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga4a287aa5a625125301306a02fb69c53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6736a5478a87f35a6a0cb66d8784a5ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6736a5478a87f35a6a0cb66d8784a5ab">FLASH_CR_OPTPG</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga6736a5478a87f35a6a0cb66d8784a5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19fbf5dc4339b1ec8630675f03ad6fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19fbf5dc4339b1ec8630675f03ad6fe0">FLASH_CR_OPTER</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga19fbf5dc4339b1ec8630675f03ad6fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4dd28134f93f52b1d4ec5b36a99864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe4dd28134f93f52b1d4ec5b36a99864">FLASH_CR_STRT</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gafe4dd28134f93f52b1d4ec5b36a99864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab25f1fa4127fa015361b61a6f3180784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab25f1fa4127fa015361b61a6f3180784">FLASH_CR_LOCK</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gab25f1fa4127fa015361b61a6f3180784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27d44bc9617cc430de9413b385dfe0c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27d44bc9617cc430de9413b385dfe0c3">FLASH_CR_OPTWRE</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga27d44bc9617cc430de9413b385dfe0c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930897cecdaa9dbef8c640b84acbd8c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930897cecdaa9dbef8c640b84acbd8c2">FLASH_CR_ERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga930897cecdaa9dbef8c640b84acbd8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e69856f654ec430a42791a34799db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e69856f654ec430a42791a34799db0">FLASH_CR_EOPIE</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gab9e69856f654ec430a42791a34799db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae39d20c1cf47080881d5c054146e8863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae39d20c1cf47080881d5c054146e8863">FLASH_CR_OBL_LAUNCH</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gae39d20c1cf47080881d5c054146e8863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafc00fde8118ce03602d00d34a80fec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafc00fde8118ce03602d00d34a80fec4">FLASH_AR_FAR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFFU)</td></tr>
<tr class="separator:gaafc00fde8118ce03602d00d34a80fec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab52c27d6657bd72f1860fa25a1faf8e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab52c27d6657bd72f1860fa25a1faf8e3">FLASH_OBR_OPTERR</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gab52c27d6657bd72f1860fa25a1faf8e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1987d73729b5b293d3f5dce12083700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1987d73729b5b293d3f5dce12083700">FLASH_OBR_RDPRT1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaf1987d73729b5b293d3f5dce12083700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga082dadf65a17879022887aaf1b2d10e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga082dadf65a17879022887aaf1b2d10e6">FLASH_OBR_RDPRT2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga082dadf65a17879022887aaf1b2d10e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1585552c59923cb1e1979cdfdc77b991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1585552c59923cb1e1979cdfdc77b991">FLASH_OBR_USER</a>&#160;&#160;&#160;((uint32_t)0x00007700U)</td></tr>
<tr class="separator:ga1585552c59923cb1e1979cdfdc77b991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecbb0d905783c45eedfcc51230f9226b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecbb0d905783c45eedfcc51230f9226b">FLASH_OBR_IWDG_SW</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gaecbb0d905783c45eedfcc51230f9226b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e84d6c706420de2335619043a06760d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e84d6c706420de2335619043a06760d">FLASH_OBR_nRST_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga8e84d6c706420de2335619043a06760d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d863a776a1d5a136e267bac209f6a85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d863a776a1d5a136e267bac209f6a85">FLASH_OBR_nRST_STDBY</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga3d863a776a1d5a136e267bac209f6a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59ebc84ae17c1bd9ca7a31f0439f85ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59ebc84ae17c1bd9ca7a31f0439f85ae">FLASH_OBR_nBOOT1</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga59ebc84ae17c1bd9ca7a31f0439f85ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace7279dfeb50e357393a3270d816879f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace7279dfeb50e357393a3270d816879f">FLASH_OBR_VDDA_MONITOR</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gace7279dfeb50e357393a3270d816879f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga480034fa68984d8e717e4648896d29a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga480034fa68984d8e717e4648896d29a6">FLASH_OBR_RAM_PARITY_CHECK</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga480034fa68984d8e717e4648896d29a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9380684d6fc14b681adf7eb97964c0bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9380684d6fc14b681adf7eb97964c0bf">FLASH_OBR_DATA0</a>&#160;&#160;&#160;((uint32_t)0x00FF0000U)</td></tr>
<tr class="separator:ga9380684d6fc14b681adf7eb97964c0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae48a097cfc60d888756d3fda266d87c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae48a097cfc60d888756d3fda266d87c9">FLASH_OBR_DATA1</a>&#160;&#160;&#160;((uint32_t)0xFF000000U)</td></tr>
<tr class="separator:gae48a097cfc60d888756d3fda266d87c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec73c9ad0cacd0f8ea06b335c7fa60e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec73c9ad0cacd0f8ea06b335c7fa60e7">FLASH_OBR_BOOT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59ebc84ae17c1bd9ca7a31f0439f85ae">FLASH_OBR_nBOOT1</a></td></tr>
<tr class="separator:gaec73c9ad0cacd0f8ea06b335c7fa60e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f4e140bca98e36d8e1850b337a2630b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f4e140bca98e36d8e1850b337a2630b">FLASH_OBR_VDDA_ANALOG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace7279dfeb50e357393a3270d816879f">FLASH_OBR_VDDA_MONITOR</a></td></tr>
<tr class="separator:ga0f4e140bca98e36d8e1850b337a2630b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d3842e780ec47c1127de0ed4a93821d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d3842e780ec47c1127de0ed4a93821d">FLASH_WRPR_WRP</a>&#160;&#160;&#160;((uint32_t)0x0000FFFFU)</td></tr>
<tr class="separator:ga1d3842e780ec47c1127de0ed4a93821d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc9664a6f63a277c45008301ba1ab81c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc9664a6f63a277c45008301ba1ab81c">OB_RDP_RDP</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:gadc9664a6f63a277c45008301ba1ab81c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f80cde3382946afe41036b8634da9cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f80cde3382946afe41036b8634da9cd">OB_RDP_nRDP</a>&#160;&#160;&#160;((uint32_t)0x0000FF00U)</td></tr>
<tr class="separator:ga8f80cde3382946afe41036b8634da9cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe138dd9cd811a22c9365dfe84abf43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fe138dd9cd811a22c9365dfe84abf43">OB_USER_USER</a>&#160;&#160;&#160;((uint32_t)0x00FF0000U)</td></tr>
<tr class="separator:ga6fe138dd9cd811a22c9365dfe84abf43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2ddbb380f89a494e0f5349a67ad70b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b">OB_USER_nUSER</a>&#160;&#160;&#160;((uint32_t)0xFF000000U)</td></tr>
<tr class="separator:ga5c2ddbb380f89a494e0f5349a67ad70b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d25a495ebadbcf4f71978ccf0d0ca99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99">OB_WRP0_WRP0</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:ga7d25a495ebadbcf4f71978ccf0d0ca99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e1975d7a575c235f73529e1b4e094c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e1975d7a575c235f73529e1b4e094c1">OB_WRP0_nWRP0</a>&#160;&#160;&#160;((uint32_t)0x0000FF00U)</td></tr>
<tr class="separator:ga9e1975d7a575c235f73529e1b4e094c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92019c6c65ee52c192c604c9d9a3046f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92019c6c65ee52c192c604c9d9a3046f">OB_WRP1_WRP1</a>&#160;&#160;&#160;((uint32_t)0x00FF0000U)</td></tr>
<tr class="separator:ga92019c6c65ee52c192c604c9d9a3046f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cad52ab1b2e38172d6a638025351327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cad52ab1b2e38172d6a638025351327">OB_WRP1_nWRP1</a>&#160;&#160;&#160;((uint32_t)0xFF000000U)</td></tr>
<tr class="separator:ga7cad52ab1b2e38172d6a638025351327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40a954baed88f695b84dc474807e4b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae40a954baed88f695b84dc474807e4b8">OB_WRP2_WRP2</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:gae40a954baed88f695b84dc474807e4b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06b15486051b692120323f22348a9f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06b15486051b692120323f22348a9f87">OB_WRP2_nWRP2</a>&#160;&#160;&#160;((uint32_t)0x0000FF00U)</td></tr>
<tr class="separator:ga06b15486051b692120323f22348a9f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga509ff5c1574a4e6c63591e9a992e2e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga509ff5c1574a4e6c63591e9a992e2e19">OB_WRP3_WRP3</a>&#160;&#160;&#160;((uint32_t)0x00FF0000U)</td></tr>
<tr class="separator:ga509ff5c1574a4e6c63591e9a992e2e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0044ce126eafc28666050726dbcd8f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0044ce126eafc28666050726dbcd8f4c">OB_WRP3_nWRP3</a>&#160;&#160;&#160;((uint32_t)0xFF000000U)</td></tr>
<tr class="separator:ga0044ce126eafc28666050726dbcd8f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b64d47643f8d3c08c2be0722ff23b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b64d47643f8d3c08c2be0722ff23b93">GPIO_MODER_MODER0</a>&#160;&#160;&#160;((uint32_t)0x00000003U)</td></tr>
<tr class="separator:ga7b64d47643f8d3c08c2be0722ff23b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9547fc54057db093f9ee4b846fcc4723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9547fc54057db093f9ee4b846fcc4723">GPIO_MODER_MODER0_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga9547fc54057db093f9ee4b846fcc4723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e77a3bc750fe2ea8e06da301c65d6ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e77a3bc750fe2ea8e06da301c65d6ef">GPIO_MODER_MODER0_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga9e77a3bc750fe2ea8e06da301c65d6ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e0597b084c911728ee92b5fc4a2ae5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e0597b084c911728ee92b5fc4a2ae5a">GPIO_MODER_MODER1</a>&#160;&#160;&#160;((uint32_t)0x0000000CU)</td></tr>
<tr class="separator:ga2e0597b084c911728ee92b5fc4a2ae5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d85123ad7c77e052b542f2df47a1371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d85123ad7c77e052b542f2df47a1371">GPIO_MODER_MODER1_0</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga5d85123ad7c77e052b542f2df47a1371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f16759689b9ac61d9c68842ac49746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9f16759689b9ac61d9c68842ac49746">GPIO_MODER_MODER1_1</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gad9f16759689b9ac61d9c68842ac49746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06865341707bb4dd9671ce464d99ab2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06865341707bb4dd9671ce464d99ab2c">GPIO_MODER_MODER2</a>&#160;&#160;&#160;((uint32_t)0x00000030U)</td></tr>
<tr class="separator:ga06865341707bb4dd9671ce464d99ab2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e9f9713b7a822784cd2c0fa79dcff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06e9f9713b7a822784cd2c0fa79dcff0">GPIO_MODER_MODER2_0</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga06e9f9713b7a822784cd2c0fa79dcff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97f7959265384b2621288c8340990665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97f7959265384b2621288c8340990665">GPIO_MODER_MODER2_1</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga97f7959265384b2621288c8340990665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae06c9d07a091fb64ab53d0c899a9dda5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae06c9d07a091fb64ab53d0c899a9dda5">GPIO_MODER_MODER3</a>&#160;&#160;&#160;((uint32_t)0x000000C0U)</td></tr>
<tr class="separator:gae06c9d07a091fb64ab53d0c899a9dda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aeeac804c07e25aeff31bebf3a639f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeeac804c07e25aeff31bebf3a639f6">GPIO_MODER_MODER3_0</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga4aeeac804c07e25aeff31bebf3a639f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc09e4958f306ddcb6107942504b45e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc09e4958f306ddcb6107942504b45e0">GPIO_MODER_MODER3_1</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gafc09e4958f306ddcb6107942504b45e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52cf9361d90c863c107cdeb859bd8b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52cf9361d90c863c107cdeb859bd8b41">GPIO_MODER_MODER4</a>&#160;&#160;&#160;((uint32_t)0x00000300U)</td></tr>
<tr class="separator:ga52cf9361d90c863c107cdeb859bd8b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67276f1aa615d1af388fef7232483795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67276f1aa615d1af388fef7232483795">GPIO_MODER_MODER4_0</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga67276f1aa615d1af388fef7232483795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5203150980865199911d58af22f49567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5203150980865199911d58af22f49567">GPIO_MODER_MODER4_1</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga5203150980865199911d58af22f49567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94ab55c126ff24572bbff0da5a3f360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae94ab55c126ff24572bbff0da5a3f360">GPIO_MODER_MODER5</a>&#160;&#160;&#160;((uint32_t)0x00000C00U)</td></tr>
<tr class="separator:gae94ab55c126ff24572bbff0da5a3f360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62665be9bddb711eedf99c85e37bb5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62665be9bddb711eedf99c85e37bb5ad">GPIO_MODER_MODER5_0</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga62665be9bddb711eedf99c85e37bb5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5096355e22b25bd4e6324399d5764630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5096355e22b25bd4e6324399d5764630">GPIO_MODER_MODER5_1</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga5096355e22b25bd4e6324399d5764630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a85a1bb88cf8f730e0de38cb664282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97a85a1bb88cf8f730e0de38cb664282">GPIO_MODER_MODER6</a>&#160;&#160;&#160;((uint32_t)0x00003000U)</td></tr>
<tr class="separator:ga97a85a1bb88cf8f730e0de38cb664282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf45f41af21a000ab66da5b99b998deb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf45f41af21a000ab66da5b99b998deb3">GPIO_MODER_MODER6_0</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gaf45f41af21a000ab66da5b99b998deb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41dfd1f39fe849fe3707ebf2ac0d8371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41dfd1f39fe849fe3707ebf2ac0d8371">GPIO_MODER_MODER6_1</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga41dfd1f39fe849fe3707ebf2ac0d8371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22dc08ecc39bceba020d8e5949b658e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22dc08ecc39bceba020d8e5949b658e0">GPIO_MODER_MODER7</a>&#160;&#160;&#160;((uint32_t)0x0000C000U)</td></tr>
<tr class="separator:ga22dc08ecc39bceba020d8e5949b658e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga585ab6cb29e3763ab8c1e997c55f2b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga585ab6cb29e3763ab8c1e997c55f2b43">GPIO_MODER_MODER7_0</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga585ab6cb29e3763ab8c1e997c55f2b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5cca014fc55f64cdbbb42ea0515e05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5cca014fc55f64cdbbb42ea0515e05">GPIO_MODER_MODER7_1</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga2b5cca014fc55f64cdbbb42ea0515e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41f2174ef4444c685ea92da1258c678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac41f2174ef4444c685ea92da1258c678">GPIO_MODER_MODER8</a>&#160;&#160;&#160;((uint32_t)0x00030000U)</td></tr>
<tr class="separator:gac41f2174ef4444c685ea92da1258c678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdb8e55aa223af568ae12d316a22f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdb8e55aa223af568ae12d316a22f8d">GPIO_MODER_MODER8_0</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga2cdb8e55aa223af568ae12d316a22f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0729411ccd74a91cdd0f23adada25782"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0729411ccd74a91cdd0f23adada25782">GPIO_MODER_MODER8_1</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga0729411ccd74a91cdd0f23adada25782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d4ed9018bf72565bab1d08c476fed20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d4ed9018bf72565bab1d08c476fed20">GPIO_MODER_MODER9</a>&#160;&#160;&#160;((uint32_t)0x000C0000U)</td></tr>
<tr class="separator:ga5d4ed9018bf72565bab1d08c476fed20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea7c7ec787b1ee1ae7e0b4da216eb418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea7c7ec787b1ee1ae7e0b4da216eb418">GPIO_MODER_MODER9_0</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:gaea7c7ec787b1ee1ae7e0b4da216eb418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5cd33689071b7af70ece64a371645df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5cd33689071b7af70ece64a371645df">GPIO_MODER_MODER9_1</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:gaa5cd33689071b7af70ece64a371645df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacbdb241d7bebde85d7d0b42c2f35563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacbdb241d7bebde85d7d0b42c2f35563">GPIO_MODER_MODER10</a>&#160;&#160;&#160;((uint32_t)0x00300000U)</td></tr>
<tr class="separator:gaacbdb241d7bebde85d7d0b42c2f35563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4d2b18e57e7b2f600e4f5d9b17bd95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f4d2b18e57e7b2f600e4f5d9b17bd95">GPIO_MODER_MODER10_0</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga6f4d2b18e57e7b2f600e4f5d9b17bd95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dcae08e0f7afc002658a4ef4a764dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dcae08e0f7afc002658a4ef4a764dc4">GPIO_MODER_MODER10_1</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga9dcae08e0f7afc002658a4ef4a764dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18bc295f7195fc050221287c4564474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18bc295f7195fc050221287c4564474">GPIO_MODER_MODER11</a>&#160;&#160;&#160;((uint32_t)0x00C00000U)</td></tr>
<tr class="separator:gaf18bc295f7195fc050221287c4564474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4082cd576f50cd2687e45557b70d458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4082cd576f50cd2687e45557b70d458">GPIO_MODER_MODER11_0</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gaf4082cd576f50cd2687e45557b70d458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b2f611ae75f3441bad03866550f6263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b2f611ae75f3441bad03866550f6263">GPIO_MODER_MODER11_1</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga1b2f611ae75f3441bad03866550f6263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63101c5c410b55b668ec190422dc3597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63101c5c410b55b668ec190422dc3597">GPIO_MODER_MODER12</a>&#160;&#160;&#160;((uint32_t)0x03000000U)</td></tr>
<tr class="separator:ga63101c5c410b55b668ec190422dc3597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89cd8ed328ed0116cbf51810fcd8788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa89cd8ed328ed0116cbf51810fcd8788">GPIO_MODER_MODER12_0</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:gaa89cd8ed328ed0116cbf51810fcd8788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74f91bdd676e477e4c19d30d3ea5c4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74f91bdd676e477e4c19d30d3ea5c4c8">GPIO_MODER_MODER12_1</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga74f91bdd676e477e4c19d30d3ea5c4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga353af246bef5dca5aadfe6fe3fd695c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga353af246bef5dca5aadfe6fe3fd695c3">GPIO_MODER_MODER13</a>&#160;&#160;&#160;((uint32_t)0x0C000000U)</td></tr>
<tr class="separator:ga353af246bef5dca5aadfe6fe3fd695c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc01e2e6cf45e8ec27d3a66ff36c2cfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc01e2e6cf45e8ec27d3a66ff36c2cfa">GPIO_MODER_MODER13_0</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:gabc01e2e6cf45e8ec27d3a66ff36c2cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71a30088f5475ae8774404ae7d41872e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71a30088f5475ae8774404ae7d41872e">GPIO_MODER_MODER13_1</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga71a30088f5475ae8774404ae7d41872e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18a722f9682045c1d2460fedf32b02b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18a722f9682045c1d2460fedf32b02b1">GPIO_MODER_MODER14</a>&#160;&#160;&#160;((uint32_t)0x30000000U)</td></tr>
<tr class="separator:ga18a722f9682045c1d2460fedf32b02b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad295063c22bd981239bc1b26f2e7f9c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad295063c22bd981239bc1b26f2e7f9c0">GPIO_MODER_MODER14_0</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:gad295063c22bd981239bc1b26f2e7f9c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff3a914796db9625d86996b6f6f5288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff3a914796db9625d86996b6f6f5288">GPIO_MODER_MODER14_1</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga0ff3a914796db9625d86996b6f6f5288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc40e6fae78c1c5c857346793f9d4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefc40e6fae78c1c5c857346793f9d4c8">GPIO_MODER_MODER15</a>&#160;&#160;&#160;((uint32_t)0xC0000000U)</td></tr>
<tr class="separator:gaefc40e6fae78c1c5c857346793f9d4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c4b7f270eb99d851b84b9917fe49564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c4b7f270eb99d851b84b9917fe49564">GPIO_MODER_MODER15_0</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga6c4b7f270eb99d851b84b9917fe49564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9297c041f5f74aec73e6f4dd89ad819c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9297c041f5f74aec73e6f4dd89ad819c">GPIO_MODER_MODER15_1</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga9297c041f5f74aec73e6f4dd89ad819c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2f02eab04f88423789f532370680305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2f02eab04f88423789f532370680305">GPIO_OTYPER_OT_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaf2f02eab04f88423789f532370680305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a842ad8f83c21f019f2e1e08f104a7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a842ad8f83c21f019f2e1e08f104a7f">GPIO_OTYPER_OT_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga8a842ad8f83c21f019f2e1e08f104a7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d3a246b6320fc51b39123249e1e6817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d3a246b6320fc51b39123249e1e6817">GPIO_OTYPER_OT_2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga3d3a246b6320fc51b39123249e1e6817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef881bb4fa6b2dd9cecd4ee1385b6361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef881bb4fa6b2dd9cecd4ee1385b6361">GPIO_OTYPER_OT_3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gaef881bb4fa6b2dd9cecd4ee1385b6361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c3cc7a0b2c9b99212879cc8d7455258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c3cc7a0b2c9b99212879cc8d7455258">GPIO_OTYPER_OT_4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga8c3cc7a0b2c9b99212879cc8d7455258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa0dd76857b25ae35a785cee97c8403d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa0dd76857b25ae35a785cee97c8403d">GPIO_OTYPER_OT_5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gaaa0dd76857b25ae35a785cee97c8403d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dbea639fd4ffe59a706a11fb1ee104b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dbea639fd4ffe59a706a11fb1ee104b">GPIO_OTYPER_OT_6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga1dbea639fd4ffe59a706a11fb1ee104b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaacead96dc3377342af4aa18adf6453e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaacead96dc3377342af4aa18adf6453e">GPIO_OTYPER_OT_7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gaaacead96dc3377342af4aa18adf6453e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1f64fdf2ab84c634c0fa8cb060a65f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1f64fdf2ab84c634c0fa8cb060a65f">GPIO_OTYPER_OT_8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga5a1f64fdf2ab84c634c0fa8cb060a65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c7deea3d764bb3999578030e3158aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c7deea3d764bb3999578030e3158aa">GPIO_OTYPER_OT_9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gaa5c7deea3d764bb3999578030e3158aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc1ef9cbe4226f9616c64bb641b44b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc1ef9cbe4226f9616c64bb641b44b3b">GPIO_OTYPER_OT_10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gadc1ef9cbe4226f9616c64bb641b44b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd4fc33a12439fdf4ada19c04227dea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd4fc33a12439fdf4ada19c04227dea7">GPIO_OTYPER_OT_11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gafd4fc33a12439fdf4ada19c04227dea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e978fcc3d4e87bed919511e1226f0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24e978fcc3d4e87bed919511e1226f0c">GPIO_OTYPER_OT_12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga24e978fcc3d4e87bed919511e1226f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5d7751cfdfaf58782f01692d8c88e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5d7751cfdfaf58782f01692d8c88e8">GPIO_OTYPER_OT_13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga7c5d7751cfdfaf58782f01692d8c88e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c26938a0e8c03d90a966fc33f186e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c26938a0e8c03d90a966fc33f186e50">GPIO_OTYPER_OT_14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga6c26938a0e8c03d90a966fc33f186e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51f153263d58a45fc2ef0734fc3f73eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51f153263d58a45fc2ef0734fc3f73eb">GPIO_OTYPER_OT_15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga51f153263d58a45fc2ef0734fc3f73eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4f9ea9cbddae4c885b8dd682d3964e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc4f9ea9cbddae4c885b8dd682d3964e">GPIO_OSPEEDR_OSPEEDR0</a>&#160;&#160;&#160;((uint32_t)0x00000003U)</td></tr>
<tr class="separator:gadc4f9ea9cbddae4c885b8dd682d3964e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70c333e59b15dbb1626188a593c69be6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70c333e59b15dbb1626188a593c69be6">GPIO_OSPEEDR_OSPEEDR0_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga70c333e59b15dbb1626188a593c69be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf33d0e8954f223763a717be4bfda61c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf33d0e8954f223763a717be4bfda61c6">GPIO_OSPEEDR_OSPEEDR0_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaf33d0e8954f223763a717be4bfda61c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de81aeec77153374d887e1b20308af7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3de81aeec77153374d887e1b20308af7">GPIO_OSPEEDR_OSPEEDR1</a>&#160;&#160;&#160;((uint32_t)0x0000000CU)</td></tr>
<tr class="separator:ga3de81aeec77153374d887e1b20308af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce8d609fb04613ac3b1001036cb8b96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ce8d609fb04613ac3b1001036cb8b96">GPIO_OSPEEDR_OSPEEDR1_0</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga1ce8d609fb04613ac3b1001036cb8b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad590e4202b9ebb7b4dc6e09eae08b7e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad590e4202b9ebb7b4dc6e09eae08b7e2">GPIO_OSPEEDR_OSPEEDR1_1</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gad590e4202b9ebb7b4dc6e09eae08b7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38aa771d2afdacfff48d2b0aab908795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38aa771d2afdacfff48d2b0aab908795">GPIO_OSPEEDR_OSPEEDR2</a>&#160;&#160;&#160;((uint32_t)0x00000030U)</td></tr>
<tr class="separator:ga38aa771d2afdacfff48d2b0aab908795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4545caca1ebf16671fda1af72c33421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4545caca1ebf16671fda1af72c33421">GPIO_OSPEEDR_OSPEEDR2_0</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gac4545caca1ebf16671fda1af72c33421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf60aafefadd8ca2d301b872da219e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf60aafefadd8ca2d301b872da219e4">GPIO_OSPEEDR_OSPEEDR2_1</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga2bf60aafefadd8ca2d301b872da219e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72f4d37d7f0762618b5df0af29bb2547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72f4d37d7f0762618b5df0af29bb2547">GPIO_OSPEEDR_OSPEEDR3</a>&#160;&#160;&#160;((uint32_t)0x000000C0U)</td></tr>
<tr class="separator:ga72f4d37d7f0762618b5df0af29bb2547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf58614d8866fd704ec9e4795ab182ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf58614d8866fd704ec9e4795ab182ba">GPIO_OSPEEDR_OSPEEDR3_0</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gadf58614d8866fd704ec9e4795ab182ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e5a11cb6c7a3566535e372ddc4f6f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5a11cb6c7a3566535e372ddc4f6f61">GPIO_OSPEEDR_OSPEEDR3_1</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga1e5a11cb6c7a3566535e372ddc4f6f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga004e014931c7fa3214c30feb5ba7cc4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga004e014931c7fa3214c30feb5ba7cc4d">GPIO_OSPEEDR_OSPEEDR4</a>&#160;&#160;&#160;((uint32_t)0x00000300U)</td></tr>
<tr class="separator:ga004e014931c7fa3214c30feb5ba7cc4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67281f129f5a76484a16fa95f6885be0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67281f129f5a76484a16fa95f6885be0">GPIO_OSPEEDR_OSPEEDR4_0</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga67281f129f5a76484a16fa95f6885be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf053fe6cdc9c1c20159ea5ef2f30ea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf053fe6cdc9c1c20159ea5ef2f30ea5">GPIO_OSPEEDR_OSPEEDR4_1</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gabf053fe6cdc9c1c20159ea5ef2f30ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47e87af6d2bdf0f3dd290e73499a4c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47e87af6d2bdf0f3dd290e73499a4c32">GPIO_OSPEEDR_OSPEEDR5</a>&#160;&#160;&#160;((uint32_t)0x00000C00U)</td></tr>
<tr class="separator:ga47e87af6d2bdf0f3dd290e73499a4c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ec7bbb4c5f40f3747875636a2605a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ec7bbb4c5f40f3747875636a2605a4b">GPIO_OSPEEDR_OSPEEDR5_0</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga1ec7bbb4c5f40f3747875636a2605a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aedf6f63df6c7c658d0f6588f8cc4b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aedf6f63df6c7c658d0f6588f8cc4b0">GPIO_OSPEEDR_OSPEEDR5_1</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga3aedf6f63df6c7c658d0f6588f8cc4b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e4a8e2c14a24af3c558f02ce130e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21e4a8e2c14a24af3c558f02ce130e43">GPIO_OSPEEDR_OSPEEDR6</a>&#160;&#160;&#160;((uint32_t)0x00003000U)</td></tr>
<tr class="separator:ga21e4a8e2c14a24af3c558f02ce130e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a1b076822f7b3d78523b19d802bdfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8a1b076822f7b3d78523b19d802bdfd">GPIO_OSPEEDR_OSPEEDR6_0</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gac8a1b076822f7b3d78523b19d802bdfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d5c406c7cafa2f439a94a6c1d659ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57d5c406c7cafa2f439a94a6c1d659ac">GPIO_OSPEEDR_OSPEEDR6_1</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga57d5c406c7cafa2f439a94a6c1d659ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42cc5594e72376689a7314340fdd74a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42cc5594e72376689a7314340fdd74a9">GPIO_OSPEEDR_OSPEEDR7</a>&#160;&#160;&#160;((uint32_t)0x0000C000U)</td></tr>
<tr class="separator:ga42cc5594e72376689a7314340fdd74a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fe25c683b88b197dd9228b2ffa26bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fe25c683b88b197dd9228b2ffa26bcd">GPIO_OSPEEDR_OSPEEDR7_0</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga3fe25c683b88b197dd9228b2ffa26bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1355fc1ce2896093d1ef140ebc27f295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1355fc1ce2896093d1ef140ebc27f295">GPIO_OSPEEDR_OSPEEDR7_1</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga1355fc1ce2896093d1ef140ebc27f295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906dbc0dea8772cf965d9544fd6b5720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga906dbc0dea8772cf965d9544fd6b5720">GPIO_OSPEEDR_OSPEEDR8</a>&#160;&#160;&#160;((uint32_t)0x00030000U)</td></tr>
<tr class="separator:ga906dbc0dea8772cf965d9544fd6b5720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabd51c866c2dbb155cc0adbbcc0a80a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabd51c866c2dbb155cc0adbbcc0a80a2">GPIO_OSPEEDR_OSPEEDR8_0</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gaabd51c866c2dbb155cc0adbbcc0a80a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b2e87f85ef7c455009292155183f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86b2e87f85ef7c455009292155183f86">GPIO_OSPEEDR_OSPEEDR8_1</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga86b2e87f85ef7c455009292155183f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6a0da5c7c37df19c99bae12daaa2028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6a0da5c7c37df19c99bae12daaa2028">GPIO_OSPEEDR_OSPEEDR9</a>&#160;&#160;&#160;((uint32_t)0x000C0000U)</td></tr>
<tr class="separator:gaa6a0da5c7c37df19c99bae12daaa2028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a0a1a6e43e8ec4b287ca05b12e620c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5a0a1a6e43e8ec4b287ca05b12e620c">GPIO_OSPEEDR_OSPEEDR9_0</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:gaa5a0a1a6e43e8ec4b287ca05b12e620c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf792700ca60a66748e2f747dc3e486a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf792700ca60a66748e2f747dc3e486a7">GPIO_OSPEEDR_OSPEEDR9_1</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:gaf792700ca60a66748e2f747dc3e486a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2266bf952b6af91ae1a367e2d3cdfe3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2266bf952b6af91ae1a367e2d3cdfe3d">GPIO_OSPEEDR_OSPEEDR10</a>&#160;&#160;&#160;((uint32_t)0x00300000U)</td></tr>
<tr class="separator:ga2266bf952b6af91ae1a367e2d3cdfe3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03b9d216080b225051fcad35a56e9efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03b9d216080b225051fcad35a56e9efd">GPIO_OSPEEDR_OSPEEDR10_0</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga03b9d216080b225051fcad35a56e9efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5abf2516db49bfdce84e57f06c3640f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5abf2516db49bfdce84e57f06c3640f3">GPIO_OSPEEDR_OSPEEDR10_1</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga5abf2516db49bfdce84e57f06c3640f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f96ea166af8ac93a982bc80e1cc7753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f96ea166af8ac93a982bc80e1cc7753">GPIO_OSPEEDR_OSPEEDR11</a>&#160;&#160;&#160;((uint32_t)0x00C00000U)</td></tr>
<tr class="separator:ga7f96ea166af8ac93a982bc80e1cc7753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab458cbe032c9f97543b6a7e0e269c37e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab458cbe032c9f97543b6a7e0e269c37e">GPIO_OSPEEDR_OSPEEDR11_0</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gab458cbe032c9f97543b6a7e0e269c37e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c523b82e98f3e8fa7fa815b8ac1acb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6c523b82e98f3e8fa7fa815b8ac1acb">GPIO_OSPEEDR_OSPEEDR11_1</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:gab6c523b82e98f3e8fa7fa815b8ac1acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3e318126674c9add061c63428f4854"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa3e318126674c9add061c63428f4854">GPIO_OSPEEDR_OSPEEDR12</a>&#160;&#160;&#160;((uint32_t)0x03000000U)</td></tr>
<tr class="separator:gaaa3e318126674c9add061c63428f4854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16cd66090764f3078c98af46e027050c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16cd66090764f3078c98af46e027050c">GPIO_OSPEEDR_OSPEEDR12_0</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga16cd66090764f3078c98af46e027050c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac37c734ffcbaf2ed7d59a915e807be16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac37c734ffcbaf2ed7d59a915e807be16">GPIO_OSPEEDR_OSPEEDR12_1</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:gac37c734ffcbaf2ed7d59a915e807be16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa294292eebb5594d4744fd2edc5bc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefa294292eebb5594d4744fd2edc5bc6">GPIO_OSPEEDR_OSPEEDR13</a>&#160;&#160;&#160;((uint32_t)0x0C000000U)</td></tr>
<tr class="separator:gaefa294292eebb5594d4744fd2edc5bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2eaf8f9861c939db6c38409d7aadbd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2eaf8f9861c939db6c38409d7aadbd6">GPIO_OSPEEDR_OSPEEDR13_0</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:gae2eaf8f9861c939db6c38409d7aadbd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ae953b52cc0f8a54d5f528f3216c793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae953b52cc0f8a54d5f528f3216c793">GPIO_OSPEEDR_OSPEEDR13_1</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga0ae953b52cc0f8a54d5f528f3216c793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga104a6b2321177184103db31e91299e36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga104a6b2321177184103db31e91299e36">GPIO_OSPEEDR_OSPEEDR14</a>&#160;&#160;&#160;((uint32_t)0x30000000U)</td></tr>
<tr class="separator:ga104a6b2321177184103db31e91299e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0aa874ce3e83515deb520ab242851f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0aa874ce3e83515deb520ab242851f6">GPIO_OSPEEDR_OSPEEDR14_0</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:gaa0aa874ce3e83515deb520ab242851f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c348d5cabedac86f6d70aa00c3352ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c348d5cabedac86f6d70aa00c3352ea">GPIO_OSPEEDR_OSPEEDR14_1</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga6c348d5cabedac86f6d70aa00c3352ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61e45546f737df1008b9c7d3f8ba2ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab61e45546f737df1008b9c7d3f8ba2ec">GPIO_OSPEEDR_OSPEEDR15</a>&#160;&#160;&#160;((uint32_t)0xC0000000U)</td></tr>
<tr class="separator:gab61e45546f737df1008b9c7d3f8ba2ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9e0e73830208b2c068f11fcc56a302e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9e0e73830208b2c068f11fcc56a302e">GPIO_OSPEEDR_OSPEEDR15_0</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:gaf9e0e73830208b2c068f11fcc56a302e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8324dacb10556d4cef99309a72d5da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8324dacb10556d4cef99309a72d5da7">GPIO_OSPEEDR_OSPEEDR15_1</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:gaa8324dacb10556d4cef99309a72d5da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a137cc8e566a0da86e2fd4778938a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86a137cc8e566a0da86e2fd4778938a6">GPIO_OSPEEDER_OSPEEDR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc4f9ea9cbddae4c885b8dd682d3964e">GPIO_OSPEEDR_OSPEEDR0</a></td></tr>
<tr class="separator:ga86a137cc8e566a0da86e2fd4778938a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ff622f2b5941ce7202fe97a6e8c730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95ff622f2b5941ce7202fe97a6e8c730">GPIO_OSPEEDER_OSPEEDR0_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70c333e59b15dbb1626188a593c69be6">GPIO_OSPEEDR_OSPEEDR0_0</a></td></tr>
<tr class="separator:ga95ff622f2b5941ce7202fe97a6e8c730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8e561180cdfcb7440a017d2aa10f59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a8e561180cdfcb7440a017d2aa10f59">GPIO_OSPEEDER_OSPEEDR0_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf33d0e8954f223763a717be4bfda61c6">GPIO_OSPEEDR_OSPEEDR0_1</a></td></tr>
<tr class="separator:ga5a8e561180cdfcb7440a017d2aa10f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aca2c7cf73dd7a08fee8ae9a675c1d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aca2c7cf73dd7a08fee8ae9a675c1d5">GPIO_OSPEEDER_OSPEEDR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3de81aeec77153374d887e1b20308af7">GPIO_OSPEEDR_OSPEEDR1</a></td></tr>
<tr class="separator:ga9aca2c7cf73dd7a08fee8ae9a675c1d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd10c0d3419e2d2fda1af77fbc28156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd10c0d3419e2d2fda1af77fbc28156">GPIO_OSPEEDER_OSPEEDR1_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ce8d609fb04613ac3b1001036cb8b96">GPIO_OSPEEDR_OSPEEDR1_0</a></td></tr>
<tr class="separator:ga5dd10c0d3419e2d2fda1af77fbc28156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ebe740312db53a7d49ff7f78436bcb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ebe740312db53a7d49ff7f78436bcb6">GPIO_OSPEEDER_OSPEEDR1_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad590e4202b9ebb7b4dc6e09eae08b7e2">GPIO_OSPEEDR_OSPEEDR1_1</a></td></tr>
<tr class="separator:ga4ebe740312db53a7d49ff7f78436bcb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f3dd6eabaf2dee10a45718bf9214bff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f3dd6eabaf2dee10a45718bf9214bff">GPIO_OSPEEDER_OSPEEDR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38aa771d2afdacfff48d2b0aab908795">GPIO_OSPEEDR_OSPEEDR2</a></td></tr>
<tr class="separator:ga9f3dd6eabaf2dee10a45718bf9214bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga285b9f4328a29f624945f8fc57daab0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga285b9f4328a29f624945f8fc57daab0e">GPIO_OSPEEDER_OSPEEDR2_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4545caca1ebf16671fda1af72c33421">GPIO_OSPEEDR_OSPEEDR2_0</a></td></tr>
<tr class="separator:ga285b9f4328a29f624945f8fc57daab0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb41ac1ecdc620a7888e9714f36611c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb41ac1ecdc620a7888e9714f36611c2">GPIO_OSPEEDER_OSPEEDR2_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf60aafefadd8ca2d301b872da219e4">GPIO_OSPEEDR_OSPEEDR2_1</a></td></tr>
<tr class="separator:gaeb41ac1ecdc620a7888e9714f36611c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd77104c298e2cc79608954ed8a81e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd77104c298e2cc79608954ed8a81e6">GPIO_OSPEEDER_OSPEEDR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72f4d37d7f0762618b5df0af29bb2547">GPIO_OSPEEDR_OSPEEDR3</a></td></tr>
<tr class="separator:ga3bd77104c298e2cc79608954ed8a81e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86ad8f39a6399526c2a06f5e481b7edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86ad8f39a6399526c2a06f5e481b7edd">GPIO_OSPEEDER_OSPEEDR3_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf58614d8866fd704ec9e4795ab182ba">GPIO_OSPEEDR_OSPEEDR3_0</a></td></tr>
<tr class="separator:ga86ad8f39a6399526c2a06f5e481b7edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cbbc6c634d9f64d2959bfce25e475e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cbbc6c634d9f64d2959bfce25e475e3">GPIO_OSPEEDER_OSPEEDR3_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5a11cb6c7a3566535e372ddc4f6f61">GPIO_OSPEEDR_OSPEEDR3_1</a></td></tr>
<tr class="separator:ga4cbbc6c634d9f64d2959bfce25e475e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae993f7764c1e10e2f5022cba2a081f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae993f7764c1e10e2f5022cba2a081f97">GPIO_OSPEEDER_OSPEEDR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga004e014931c7fa3214c30feb5ba7cc4d">GPIO_OSPEEDR_OSPEEDR4</a></td></tr>
<tr class="separator:gae993f7764c1e10e2f5022cba2a081f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e6579b81f162ca8d4b8ee6690b258e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e6579b81f162ca8d4b8ee6690b258e9">GPIO_OSPEEDER_OSPEEDR4_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67281f129f5a76484a16fa95f6885be0">GPIO_OSPEEDR_OSPEEDR4_0</a></td></tr>
<tr class="separator:ga1e6579b81f162ca8d4b8ee6690b258e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56650b0113cbb5ed50903e684abfdabc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56650b0113cbb5ed50903e684abfdabc">GPIO_OSPEEDER_OSPEEDR4_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf053fe6cdc9c1c20159ea5ef2f30ea5">GPIO_OSPEEDR_OSPEEDR4_1</a></td></tr>
<tr class="separator:ga56650b0113cbb5ed50903e684abfdabc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e84a83dd64be450a33a67c9ba44add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6e84a83dd64be450a33a67c9ba44add">GPIO_OSPEEDER_OSPEEDR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47e87af6d2bdf0f3dd290e73499a4c32">GPIO_OSPEEDR_OSPEEDR5</a></td></tr>
<tr class="separator:gaa6e84a83dd64be450a33a67c9ba44add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ee63c65224da433a0f588bdd579c88d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ee63c65224da433a0f588bdd579c88d">GPIO_OSPEEDER_OSPEEDR5_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ec7bbb4c5f40f3747875636a2605a4b">GPIO_OSPEEDR_OSPEEDR5_0</a></td></tr>
<tr class="separator:ga0ee63c65224da433a0f588bdd579c88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9feeadb829cbfbcc7f5ff5aa614e35de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9feeadb829cbfbcc7f5ff5aa614e35de">GPIO_OSPEEDER_OSPEEDR5_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3aedf6f63df6c7c658d0f6588f8cc4b0">GPIO_OSPEEDR_OSPEEDR5_1</a></td></tr>
<tr class="separator:ga9feeadb829cbfbcc7f5ff5aa614e35de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa153220faa507b53170bd49dcffcfc76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa153220faa507b53170bd49dcffcfc76">GPIO_OSPEEDER_OSPEEDR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21e4a8e2c14a24af3c558f02ce130e43">GPIO_OSPEEDR_OSPEEDR6</a></td></tr>
<tr class="separator:gaa153220faa507b53170bd49dcffcfc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga314fae4f204824abf26545482246eb46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga314fae4f204824abf26545482246eb46">GPIO_OSPEEDER_OSPEEDR6_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8a1b076822f7b3d78523b19d802bdfd">GPIO_OSPEEDR_OSPEEDR6_0</a></td></tr>
<tr class="separator:ga314fae4f204824abf26545482246eb46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5502c629c3894c58a5e3e5e4398f92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5502c629c3894c58a5e3e5e4398f92b">GPIO_OSPEEDER_OSPEEDR6_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57d5c406c7cafa2f439a94a6c1d659ac">GPIO_OSPEEDR_OSPEEDR6_1</a></td></tr>
<tr class="separator:gad5502c629c3894c58a5e3e5e4398f92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga187b9c0a07272ef24ff4e579c2c724a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga187b9c0a07272ef24ff4e579c2c724a9">GPIO_OSPEEDER_OSPEEDR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42cc5594e72376689a7314340fdd74a9">GPIO_OSPEEDR_OSPEEDR7</a></td></tr>
<tr class="separator:ga187b9c0a07272ef24ff4e579c2c724a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa351c9cc66134dd2077fe4936e10068e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa351c9cc66134dd2077fe4936e10068e">GPIO_OSPEEDER_OSPEEDR7_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3fe25c683b88b197dd9228b2ffa26bcd">GPIO_OSPEEDR_OSPEEDR7_0</a></td></tr>
<tr class="separator:gaa351c9cc66134dd2077fe4936e10068e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5824b9a56d3ab570c90c02e959f8e8a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5824b9a56d3ab570c90c02e959f8e8a3">GPIO_OSPEEDER_OSPEEDR7_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1355fc1ce2896093d1ef140ebc27f295">GPIO_OSPEEDR_OSPEEDR7_1</a></td></tr>
<tr class="separator:ga5824b9a56d3ab570c90c02e959f8e8a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57fdec64829712f410b7099168d03335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57fdec64829712f410b7099168d03335">GPIO_OSPEEDER_OSPEEDR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga906dbc0dea8772cf965d9544fd6b5720">GPIO_OSPEEDR_OSPEEDR8</a></td></tr>
<tr class="separator:ga57fdec64829712f410b7099168d03335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e257135823303b40c2dfe2054c72e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00e257135823303b40c2dfe2054c72e6">GPIO_OSPEEDER_OSPEEDR8_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabd51c866c2dbb155cc0adbbcc0a80a2">GPIO_OSPEEDR_OSPEEDR8_0</a></td></tr>
<tr class="separator:ga00e257135823303b40c2dfe2054c72e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab026b036652fcab5dbec7fcccd8ec117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab026b036652fcab5dbec7fcccd8ec117">GPIO_OSPEEDER_OSPEEDR8_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86b2e87f85ef7c455009292155183f86">GPIO_OSPEEDR_OSPEEDR8_1</a></td></tr>
<tr class="separator:gab026b036652fcab5dbec7fcccd8ec117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2974e9de8b939e683976d3244f946c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2974e9de8b939e683976d3244f946c5">GPIO_OSPEEDER_OSPEEDR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6a0da5c7c37df19c99bae12daaa2028">GPIO_OSPEEDR_OSPEEDR9</a></td></tr>
<tr class="separator:gaf2974e9de8b939e683976d3244f946c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga922dc2241064ba91a32163b52dc979a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga922dc2241064ba91a32163b52dc979a1">GPIO_OSPEEDER_OSPEEDR9_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5a0a1a6e43e8ec4b287ca05b12e620c">GPIO_OSPEEDR_OSPEEDR9_0</a></td></tr>
<tr class="separator:ga922dc2241064ba91a32163b52dc979a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8958bf41efda58bc0c216496c3523a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8958bf41efda58bc0c216496c3523a95">GPIO_OSPEEDER_OSPEEDR9_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf792700ca60a66748e2f747dc3e486a7">GPIO_OSPEEDR_OSPEEDR9_1</a></td></tr>
<tr class="separator:ga8958bf41efda58bc0c216496c3523a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f368a4fe9f84a2a1f75127cd92de706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f368a4fe9f84a2a1f75127cd92de706">GPIO_OSPEEDER_OSPEEDR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2266bf952b6af91ae1a367e2d3cdfe3d">GPIO_OSPEEDR_OSPEEDR10</a></td></tr>
<tr class="separator:ga7f368a4fe9f84a2a1f75127cd92de706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad24e2db3605c0510221a5d6cc18de45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad24e2db3605c0510221a5d6cc18de45d">GPIO_OSPEEDER_OSPEEDR10_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03b9d216080b225051fcad35a56e9efd">GPIO_OSPEEDR_OSPEEDR10_0</a></td></tr>
<tr class="separator:gad24e2db3605c0510221a5d6cc18de45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0b5fe166b79464e9419092b50a216e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0b5fe166b79464e9419092b50a216e8">GPIO_OSPEEDER_OSPEEDR10_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5abf2516db49bfdce84e57f06c3640f3">GPIO_OSPEEDR_OSPEEDR10_1</a></td></tr>
<tr class="separator:gac0b5fe166b79464e9419092b50a216e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6fbff92ca95c7b4b49b773993af08f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f6fbff92ca95c7b4b49b773993af08f">GPIO_OSPEEDER_OSPEEDR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f96ea166af8ac93a982bc80e1cc7753">GPIO_OSPEEDR_OSPEEDR11</a></td></tr>
<tr class="separator:ga6f6fbff92ca95c7b4b49b773993af08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7413457e1249fedd60208f6d1fe66fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7413457e1249fedd60208f6d1fe66fec">GPIO_OSPEEDER_OSPEEDR11_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab458cbe032c9f97543b6a7e0e269c37e">GPIO_OSPEEDR_OSPEEDR11_0</a></td></tr>
<tr class="separator:ga7413457e1249fedd60208f6d1fe66fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5a0177db55f86818a42240bf188c0bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5a0177db55f86818a42240bf188c0bc">GPIO_OSPEEDER_OSPEEDR11_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab6c523b82e98f3e8fa7fa815b8ac1acb">GPIO_OSPEEDR_OSPEEDR11_1</a></td></tr>
<tr class="separator:gad5a0177db55f86818a42240bf188c0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9928dcdc592ee959941c97aed702a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9928dcdc592ee959941c97aed702a99">GPIO_OSPEEDER_OSPEEDR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa3e318126674c9add061c63428f4854">GPIO_OSPEEDR_OSPEEDR12</a></td></tr>
<tr class="separator:gac9928dcdc592ee959941c97aed702a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d9034e325bf95773f70a9cc94598af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68d9034e325bf95773f70a9cc94598af">GPIO_OSPEEDER_OSPEEDR12_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16cd66090764f3078c98af46e027050c">GPIO_OSPEEDR_OSPEEDR12_0</a></td></tr>
<tr class="separator:ga68d9034e325bf95773f70a9cc94598af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga225f0a354cd3c2391ed922b08dbc0cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga225f0a354cd3c2391ed922b08dbc0cae">GPIO_OSPEEDER_OSPEEDR12_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac37c734ffcbaf2ed7d59a915e807be16">GPIO_OSPEEDR_OSPEEDR12_1</a></td></tr>
<tr class="separator:ga225f0a354cd3c2391ed922b08dbc0cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d3845b5e708a7636cddf01c5a30468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09d3845b5e708a7636cddf01c5a30468">GPIO_OSPEEDER_OSPEEDR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefa294292eebb5594d4744fd2edc5bc6">GPIO_OSPEEDR_OSPEEDR13</a></td></tr>
<tr class="separator:ga09d3845b5e708a7636cddf01c5a30468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93ce0e08aefefa639657d0ca1a169557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93ce0e08aefefa639657d0ca1a169557">GPIO_OSPEEDER_OSPEEDR13_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2eaf8f9861c939db6c38409d7aadbd6">GPIO_OSPEEDR_OSPEEDR13_0</a></td></tr>
<tr class="separator:ga93ce0e08aefefa639657d0ca1a169557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fee18398176eeceef1a6a0229d81029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fee18398176eeceef1a6a0229d81029">GPIO_OSPEEDER_OSPEEDR13_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae953b52cc0f8a54d5f528f3216c793">GPIO_OSPEEDR_OSPEEDR13_1</a></td></tr>
<tr class="separator:ga2fee18398176eeceef1a6a0229d81029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae956b8918d07e914a3f9861de501623f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae956b8918d07e914a3f9861de501623f">GPIO_OSPEEDER_OSPEEDR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga104a6b2321177184103db31e91299e36">GPIO_OSPEEDR_OSPEEDR14</a></td></tr>
<tr class="separator:gae956b8918d07e914a3f9861de501623f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcec6386ada8c016b4696b853a6d1ff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcec6386ada8c016b4696b853a6d1ff1">GPIO_OSPEEDER_OSPEEDR14_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0aa874ce3e83515deb520ab242851f6">GPIO_OSPEEDR_OSPEEDR14_0</a></td></tr>
<tr class="separator:gafcec6386ada8c016b4696b853a6d1ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8fb23e47faf2dd2b69a22e36c4ea56d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8fb23e47faf2dd2b69a22e36c4ea56d">GPIO_OSPEEDER_OSPEEDR14_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c348d5cabedac86f6d70aa00c3352ea">GPIO_OSPEEDR_OSPEEDR14_1</a></td></tr>
<tr class="separator:gae8fb23e47faf2dd2b69a22e36c4ea56d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b405fe1beed00abecfb3d83b9f94b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b405fe1beed00abecfb3d83b9f94b65">GPIO_OSPEEDER_OSPEEDR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab61e45546f737df1008b9c7d3f8ba2ec">GPIO_OSPEEDR_OSPEEDR15</a></td></tr>
<tr class="separator:ga9b405fe1beed00abecfb3d83b9f94b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga782862d03460b05a56d3287c971aabc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga782862d03460b05a56d3287c971aabc8">GPIO_OSPEEDER_OSPEEDR15_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9e0e73830208b2c068f11fcc56a302e">GPIO_OSPEEDR_OSPEEDR15_0</a></td></tr>
<tr class="separator:ga782862d03460b05a56d3287c971aabc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga929ae0a4ff8f30c45042715a73ab1ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga929ae0a4ff8f30c45042715a73ab1ad7">GPIO_OSPEEDER_OSPEEDR15_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8324dacb10556d4cef99309a72d5da7">GPIO_OSPEEDR_OSPEEDR15_1</a></td></tr>
<tr class="separator:ga929ae0a4ff8f30c45042715a73ab1ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d9e85c6ccb1c915142139b2fd40277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04d9e85c6ccb1c915142139b2fd40277">GPIO_PUPDR_PUPDR0</a>&#160;&#160;&#160;((uint32_t)0x00000003U)</td></tr>
<tr class="separator:ga04d9e85c6ccb1c915142139b2fd40277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90ce7d30e6ae0b2faca4a6861ecc4cc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90ce7d30e6ae0b2faca4a6861ecc4cc6">GPIO_PUPDR_PUPDR0_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga90ce7d30e6ae0b2faca4a6861ecc4cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce37884b3fefd13f415d3d0e86cba54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafce37884b3fefd13f415d3d0e86cba54">GPIO_PUPDR_PUPDR0_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gafce37884b3fefd13f415d3d0e86cba54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc992293f3aea2c0bfb5a04524a0f29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fc992293f3aea2c0bfb5a04524a0f29">GPIO_PUPDR_PUPDR1</a>&#160;&#160;&#160;((uint32_t)0x0000000CU)</td></tr>
<tr class="separator:ga2fc992293f3aea2c0bfb5a04524a0f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf102b1b4f826fdc1febfeaf42a7d8a7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf102b1b4f826fdc1febfeaf42a7d8a7f">GPIO_PUPDR_PUPDR1_0</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gaf102b1b4f826fdc1febfeaf42a7d8a7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33e13010f729b9a9555c1af45ee42bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33e13010f729b9a9555c1af45ee42bf7">GPIO_PUPDR_PUPDR1_1</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga33e13010f729b9a9555c1af45ee42bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga719f6a7905af1965aeb1d22053819ea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga719f6a7905af1965aeb1d22053819ea4">GPIO_PUPDR_PUPDR2</a>&#160;&#160;&#160;((uint32_t)0x00000030U)</td></tr>
<tr class="separator:ga719f6a7905af1965aeb1d22053819ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae53f1f88362bc9d12367842b2c41ac5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae53f1f88362bc9d12367842b2c41ac5f">GPIO_PUPDR_PUPDR2_0</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gae53f1f88362bc9d12367842b2c41ac5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad00c76742cc343b8be0aef2b7a552b21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad00c76742cc343b8be0aef2b7a552b21">GPIO_PUPDR_PUPDR2_1</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gad00c76742cc343b8be0aef2b7a552b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaae9d69d2db60b442144cc0f7427455d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaae9d69d2db60b442144cc0f7427455d">GPIO_PUPDR_PUPDR3</a>&#160;&#160;&#160;((uint32_t)0x000000C0U)</td></tr>
<tr class="separator:gaaae9d69d2db60b442144cc0f7427455d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9">GPIO_PUPDR_PUPDR3_0</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd409075d0271cfcf5f2a382f55af83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd409075d0271cfcf5f2a382f55af83">GPIO_PUPDR_PUPDR3_1</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga9bd409075d0271cfcf5f2a382f55af83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b83340a77ca8575458294e095a1b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46b83340a77ca8575458294e095a1b3e">GPIO_PUPDR_PUPDR4</a>&#160;&#160;&#160;((uint32_t)0x00000300U)</td></tr>
<tr class="separator:ga46b83340a77ca8575458294e095a1b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaa42ab206386a753e8d57b76761d787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaa42ab206386a753e8d57b76761d787">GPIO_PUPDR_PUPDR4_0</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gaaaa42ab206386a753e8d57b76761d787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c19b72c8d4ebff81d9e7a6bb292d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7c19b72c8d4ebff81d9e7a6bb292d9e">GPIO_PUPDR_PUPDR4_1</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gaa7c19b72c8d4ebff81d9e7a6bb292d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga184f05795320c61aac7d5f99875aaaf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga184f05795320c61aac7d5f99875aaaf3">GPIO_PUPDR_PUPDR5</a>&#160;&#160;&#160;((uint32_t)0x00000C00U)</td></tr>
<tr class="separator:ga184f05795320c61aac7d5f99875aaaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407f836cfe9440c0a9346bae50593324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga407f836cfe9440c0a9346bae50593324">GPIO_PUPDR_PUPDR5_0</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga407f836cfe9440c0a9346bae50593324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e969eee59eb13d03cecb10296f3cba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e969eee59eb13d03cecb10296f3cba3">GPIO_PUPDR_PUPDR5_1</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga6e969eee59eb13d03cecb10296f3cba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga867aff49673e9c790a7c07ffc94c9426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga867aff49673e9c790a7c07ffc94c9426">GPIO_PUPDR_PUPDR6</a>&#160;&#160;&#160;((uint32_t)0x00003000U)</td></tr>
<tr class="separator:ga867aff49673e9c790a7c07ffc94c9426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74c5941b0d588bfd8334c97dd16871e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa74c5941b0d588bfd8334c97dd16871e">GPIO_PUPDR_PUPDR6_0</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gaa74c5941b0d588bfd8334c97dd16871e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84fe57689233ae16b9b38b3db0f8b31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84fe57689233ae16b9b38b3db0f8b31b">GPIO_PUPDR_PUPDR6_1</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga84fe57689233ae16b9b38b3db0f8b31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa747a73c564fc74b1b7cf597b4df2e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa747a73c564fc74b1b7cf597b4df2e2f">GPIO_PUPDR_PUPDR7</a>&#160;&#160;&#160;((uint32_t)0x0000C000U)</td></tr>
<tr class="separator:gaa747a73c564fc74b1b7cf597b4df2e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b75312f187bed2ef764a0f244b8cd1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b75312f187bed2ef764a0f244b8cd1b">GPIO_PUPDR_PUPDR7_0</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga7b75312f187bed2ef764a0f244b8cd1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284ea60cb769d74a000af43ddebfdbeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga284ea60cb769d74a000af43ddebfdbeb">GPIO_PUPDR_PUPDR7_1</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga284ea60cb769d74a000af43ddebfdbeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c9d14950ed3985ab81c13047ac0df81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c9d14950ed3985ab81c13047ac0df81">GPIO_PUPDR_PUPDR8</a>&#160;&#160;&#160;((uint32_t)0x00030000U)</td></tr>
<tr class="separator:ga1c9d14950ed3985ab81c13047ac0df81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76b3b97a4a27a8bb2e942c0f95f7af31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76b3b97a4a27a8bb2e942c0f95f7af31">GPIO_PUPDR_PUPDR8_0</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga76b3b97a4a27a8bb2e942c0f95f7af31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9963e91e82f1059ec170793cbf32986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9963e91e82f1059ec170793cbf32986">GPIO_PUPDR_PUPDR8_1</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gab9963e91e82f1059ec170793cbf32986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35b41b7cab641de2538e1e1d21562bc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35b41b7cab641de2538e1e1d21562bc8">GPIO_PUPDR_PUPDR9</a>&#160;&#160;&#160;((uint32_t)0x000C0000U)</td></tr>
<tr class="separator:ga35b41b7cab641de2538e1e1d21562bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45a4501a9b4ff20e5404a97031e02537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45a4501a9b4ff20e5404a97031e02537">GPIO_PUPDR_PUPDR9_0</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga45a4501a9b4ff20e5404a97031e02537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef8b9bad1bc1bb219f6b51bb12c48e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef8b9bad1bc1bb219f6b51bb12c48e67">GPIO_PUPDR_PUPDR9_1</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:gaef8b9bad1bc1bb219f6b51bb12c48e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ea3497ce2e90ac0e709e7a99088b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3ea3497ce2e90ac0e709e7a99088b09">GPIO_PUPDR_PUPDR10</a>&#160;&#160;&#160;((uint32_t)0x00300000U)</td></tr>
<tr class="separator:gac3ea3497ce2e90ac0e709e7a99088b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67fd34cdbc389ee49f5a9bf1271d7dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67fd34cdbc389ee49f5a9bf1271d7dd9">GPIO_PUPDR_PUPDR10_0</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga67fd34cdbc389ee49f5a9bf1271d7dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ac8e25da27d1b6c97647fd18b3a335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08ac8e25da27d1b6c97647fd18b3a335">GPIO_PUPDR_PUPDR10_1</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga08ac8e25da27d1b6c97647fd18b3a335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa93fd3e658c07a9daf9c8016fb4cf46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa93fd3e658c07a9daf9c8016fb4cf46">GPIO_PUPDR_PUPDR11</a>&#160;&#160;&#160;((uint32_t)0x00C00000U)</td></tr>
<tr class="separator:gaaa93fd3e658c07a9daf9c8016fb4cf46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b3ea6ccb52b072cb19d6677b610831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18b3ea6ccb52b072cb19d6677b610831">GPIO_PUPDR_PUPDR11_0</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga18b3ea6ccb52b072cb19d6677b610831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a3508e309b9acfa99c3a4301dfb0d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78a3508e309b9acfa99c3a4301dfb0d8">GPIO_PUPDR_PUPDR11_1</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga78a3508e309b9acfa99c3a4301dfb0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ae4262e6f46de65ce93149a20e0d006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ae4262e6f46de65ce93149a20e0d006">GPIO_PUPDR_PUPDR12</a>&#160;&#160;&#160;((uint32_t)0x03000000U)</td></tr>
<tr class="separator:ga9ae4262e6f46de65ce93149a20e0d006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0cd6d85037a7ae0d19806a7dc428a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0cd6d85037a7ae0d19806a7dc428a0">GPIO_PUPDR_PUPDR12_0</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga9a0cd6d85037a7ae0d19806a7dc428a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460b8f9029d8703782110e118fd6ccdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga460b8f9029d8703782110e118fd6ccdb">GPIO_PUPDR_PUPDR12_1</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga460b8f9029d8703782110e118fd6ccdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63ee70f61bc9df40d9b38af69f93a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa63ee70f61bc9df40d9b38af69f93a7e">GPIO_PUPDR_PUPDR13</a>&#160;&#160;&#160;((uint32_t)0x0C000000U)</td></tr>
<tr class="separator:gaa63ee70f61bc9df40d9b38af69f93a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae29eccc9daf15c787ebfc26af3fb3194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae29eccc9daf15c787ebfc26af3fb3194">GPIO_PUPDR_PUPDR13_0</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:gae29eccc9daf15c787ebfc26af3fb3194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80eddbf0106ccf71413851269315125d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80eddbf0106ccf71413851269315125d">GPIO_PUPDR_PUPDR13_1</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga80eddbf0106ccf71413851269315125d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f533a38f324be7e3e68f5c0f2b3570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62f533a38f324be7e3e68f5c0f2b3570">GPIO_PUPDR_PUPDR14</a>&#160;&#160;&#160;((uint32_t)0x30000000U)</td></tr>
<tr class="separator:ga62f533a38f324be7e3e68f5c0f2b3570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8521ddc4fa71b57540b61ec7803e77f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8521ddc4fa71b57540b61ec7803e77f">GPIO_PUPDR_PUPDR14_0</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:gad8521ddc4fa71b57540b61ec7803e77f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5bcc6307af9a6e5f578dfcb4fda49b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5bcc6307af9a6e5f578dfcb4fda49b3">GPIO_PUPDR_PUPDR14_1</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:gac5bcc6307af9a6e5f578dfcb4fda49b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac266bda493b96f1200bc0f7ae05a7475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac266bda493b96f1200bc0f7ae05a7475">GPIO_PUPDR_PUPDR15</a>&#160;&#160;&#160;((uint32_t)0xC0000000U)</td></tr>
<tr class="separator:gac266bda493b96f1200bc0f7ae05a7475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b6f6a720852e3791433148aab8b722c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b6f6a720852e3791433148aab8b722c">GPIO_PUPDR_PUPDR15_0</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga0b6f6a720852e3791433148aab8b722c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d827196cbbdebdf82554c8c04a1db6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d827196cbbdebdf82554c8c04a1db6f">GPIO_PUPDR_PUPDR15_1</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga0d827196cbbdebdf82554c8c04a1db6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae24cd3d888eb1d220fd9bd80ef416eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae24cd3d888eb1d220fd9bd80ef416eb">GPIO_IDR_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaae24cd3d888eb1d220fd9bd80ef416eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2dfc17f777746faf81adba6208e4482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2dfc17f777746faf81adba6208e4482">GPIO_IDR_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gae2dfc17f777746faf81adba6208e4482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad312446a517e50674f6c0151f586d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad312446a517e50674f6c0151f586d0">GPIO_IDR_2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga8ad312446a517e50674f6c0151f586d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70aea8e493bf76a14e88d1f602e929cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70aea8e493bf76a14e88d1f602e929cf">GPIO_IDR_3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga70aea8e493bf76a14e88d1f602e929cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4408b38c640903c7055f6bc2a810665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4408b38c640903c7055f6bc2a810665">GPIO_IDR_4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gae4408b38c640903c7055f6bc2a810665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d6580384bc83f2193e6dd3b89a28372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d6580384bc83f2193e6dd3b89a28372">GPIO_IDR_5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga3d6580384bc83f2193e6dd3b89a28372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb18b9eb5d23cf5a24a5fbb6dfde41d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb18b9eb5d23cf5a24a5fbb6dfde41d1">GPIO_IDR_6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gadb18b9eb5d23cf5a24a5fbb6dfde41d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab06fcbf13be61ce38e5c9e2192911ee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab06fcbf13be61ce38e5c9e2192911ee9">GPIO_IDR_7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gab06fcbf13be61ce38e5c9e2192911ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f4c776fc68107e21f17b3a05031685c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f4c776fc68107e21f17b3a05031685c">GPIO_IDR_8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga8f4c776fc68107e21f17b3a05031685c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f84856f61aa0acca3ca6099d19d06b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31f84856f61aa0acca3ca6099d19d06b">GPIO_IDR_9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga31f84856f61aa0acca3ca6099d19d06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga267e074a6f50aa726deeeab81e9e29fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga267e074a6f50aa726deeeab81e9e29fe">GPIO_IDR_10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga267e074a6f50aa726deeeab81e9e29fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6da67216761a70739154bda9fface6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6da67216761a70739154bda9fface6c">GPIO_IDR_11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gac6da67216761a70739154bda9fface6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa0f67d0812295a9946fbf7136a7323"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaa0f67d0812295a9946fbf7136a7323">GPIO_IDR_12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gacaa0f67d0812295a9946fbf7136a7323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91e46a7184fe9eb65578696bbcd268af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91e46a7184fe9eb65578696bbcd268af">GPIO_IDR_13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga91e46a7184fe9eb65578696bbcd268af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b354c60dcc453cf6d5f9d8b94cfe61e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b354c60dcc453cf6d5f9d8b94cfe61e">GPIO_IDR_14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga7b354c60dcc453cf6d5f9d8b94cfe61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c9848411ac6e90b3b53bda4aa1ec01a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c9848411ac6e90b3b53bda4aa1ec01a">GPIO_IDR_15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga8c9848411ac6e90b3b53bda4aa1ec01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad57fbd06a26e02f50fd7773dff074a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad57fbd06a26e02f50fd7773dff074a88">GPIO_ODR_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gad57fbd06a26e02f50fd7773dff074a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb3cee14f0685109fba102b850f5bb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeb3cee14f0685109fba102b850f5bb6">GPIO_ODR_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gafeb3cee14f0685109fba102b850f5bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c578d8093d107f452d7145ae27880f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c578d8093d107f452d7145ae27880f">GPIO_ODR_2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gaa3c578d8093d107f452d7145ae27880f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076ab83c22c68339701ac49a433b5bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga076ab83c22c68339701ac49a433b5bc3">GPIO_ODR_3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga076ab83c22c68339701ac49a433b5bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756c98c15cacde9eebd08bdc7fa15418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga756c98c15cacde9eebd08bdc7fa15418">GPIO_ODR_4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga756c98c15cacde9eebd08bdc7fa15418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c3008ba46a905c66370154359e78cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c3008ba46a905c66370154359e78cf2">GPIO_ODR_5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga7c3008ba46a905c66370154359e78cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45bad8b79966ebf3c5e46443b4d685b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45bad8b79966ebf3c5e46443b4d685b4">GPIO_ODR_6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga45bad8b79966ebf3c5e46443b4d685b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bec9d439a02e78b22ec9d22cc967f73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bec9d439a02e78b22ec9d22cc967f73">GPIO_ODR_7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga5bec9d439a02e78b22ec9d22cc967f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983437a874468076d2feac99e10f28c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga983437a874468076d2feac99e10f28c1">GPIO_ODR_8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga983437a874468076d2feac99e10f28c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab244ecc48354c7ccbfa633707e5579c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab244ecc48354c7ccbfa633707e5579c2">GPIO_ODR_9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gab244ecc48354c7ccbfa633707e5579c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0d42e5ac8e3b1a16030d40879e3c1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0d42e5ac8e3b1a16030d40879e3c1ad">GPIO_ODR_10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gae0d42e5ac8e3b1a16030d40879e3c1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19aec058502c5c3a9c77f23b13196636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19aec058502c5c3a9c77f23b13196636">GPIO_ODR_11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga19aec058502c5c3a9c77f23b13196636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3a7e22c6fb2c6441880e07a5ae481a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3a7e22c6fb2c6441880e07a5ae481a8">GPIO_ODR_12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gad3a7e22c6fb2c6441880e07a5ae481a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0dfe4daedae5858f950ecf8eaeaea67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0dfe4daedae5858f950ecf8eaeaea67">GPIO_ODR_13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gac0dfe4daedae5858f950ecf8eaeaea67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga591f02dcfbc59ba35019a73b4938f658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga591f02dcfbc59ba35019a73b4938f658">GPIO_ODR_14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga591f02dcfbc59ba35019a73b4938f658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403ca697b4a4dc827f25b8812f134a29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga403ca697b4a4dc827f25b8812f134a29">GPIO_ODR_15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga403ca697b4a4dc827f25b8812f134a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b69748fd2f5e2890e784bc0970b31d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b69748fd2f5e2890e784bc0970b31d5">GPIO_BSRR_BS_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga4b69748fd2f5e2890e784bc0970b31d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa887cd170c757a2954ae8384908d030a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa887cd170c757a2954ae8384908d030a">GPIO_BSRR_BS_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaa887cd170c757a2954ae8384908d030a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa59c6fcfc63587ebe3cbf640cc74776a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa59c6fcfc63587ebe3cbf640cc74776a">GPIO_BSRR_BS_2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gaa59c6fcfc63587ebe3cbf640cc74776a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41aaeaf32b8837f8f6e29e09ed92152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac41aaeaf32b8837f8f6e29e09ed92152">GPIO_BSRR_BS_3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gac41aaeaf32b8837f8f6e29e09ed92152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga002773af2697ddca1bac26831cfbf231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga002773af2697ddca1bac26831cfbf231">GPIO_BSRR_BS_4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga002773af2697ddca1bac26831cfbf231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9f2671eae81f28d0054b62ca5e2f763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9f2671eae81f28d0054b62ca5e2f763">GPIO_BSRR_BS_5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gaf9f2671eae81f28d0054b62ca5e2f763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dab92d27518649b3807aa4c8ef376b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dab92d27518649b3807aa4c8ef376b6">GPIO_BSRR_BS_6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga5dab92d27518649b3807aa4c8ef376b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac4945b022950bdb9570e744279a0dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac4945b022950bdb9570e744279a0dd6">GPIO_BSRR_BS_7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gaac4945b022950bdb9570e744279a0dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648026b2f11d992bb0e3383644be4eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga648026b2f11d992bb0e3383644be4eb9">GPIO_BSRR_BS_8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga648026b2f11d992bb0e3383644be4eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db2ccea6361f65c6bf156aa57cd4b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9db2ccea6361f65c6bf156aa57cd4b88">GPIO_BSRR_BS_9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga9db2ccea6361f65c6bf156aa57cd4b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa58e335b962fc81af70d19dbd09d9137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa58e335b962fc81af70d19dbd09d9137">GPIO_BSRR_BS_10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gaa58e335b962fc81af70d19dbd09d9137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5744153a68c73330e2ebe9a9a0ef8036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5744153a68c73330e2ebe9a9a0ef8036">GPIO_BSRR_BS_11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga5744153a68c73330e2ebe9a9a0ef8036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78652a72a05249db1d343735d1764208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78652a72a05249db1d343735d1764208">GPIO_BSRR_BS_12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga78652a72a05249db1d343735d1764208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6367e64393bc954efa6fdce80e94f1be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6367e64393bc954efa6fdce80e94f1be">GPIO_BSRR_BS_13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga6367e64393bc954efa6fdce80e94f1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8c5c56ab4bc16dd7341203c73899e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8c5c56ab4bc16dd7341203c73899e41">GPIO_BSRR_BS_14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gaa8c5c56ab4bc16dd7341203c73899e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66c0c77c304415bdccf47a0f08b58e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66c0c77c304415bdccf47a0f08b58e4d">GPIO_BSRR_BS_15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga66c0c77c304415bdccf47a0f08b58e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831554de814ae2941c7f527ed6b0a742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga831554de814ae2941c7f527ed6b0a742">GPIO_BSRR_BR_0</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga831554de814ae2941c7f527ed6b0a742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf488fcb38fc660f7e3d1820a12ae07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cf488fcb38fc660f7e3d1820a12ae07">GPIO_BSRR_BR_1</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga6cf488fcb38fc660f7e3d1820a12ae07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fe0f9386b50b899fdf1f9008c54f893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fe0f9386b50b899fdf1f9008c54f893">GPIO_BSRR_BR_2</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga7fe0f9386b50b899fdf1f9008c54f893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b377f0c5f564fb39480afe43ee8796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42b377f0c5f564fb39480afe43ee8796">GPIO_BSRR_BR_3</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga42b377f0c5f564fb39480afe43ee8796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab723c0327da5fb41fe366416b7d61d88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab723c0327da5fb41fe366416b7d61d88">GPIO_BSRR_BR_4</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gab723c0327da5fb41fe366416b7d61d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6d8644953029e183eda4404fe9bd27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d6d8644953029e183eda4404fe9bd27">GPIO_BSRR_BR_5</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga0d6d8644953029e183eda4404fe9bd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59e4a03667e8a750fd2e775edc44ecbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59e4a03667e8a750fd2e775edc44ecbe">GPIO_BSRR_BR_6</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga59e4a03667e8a750fd2e775edc44ecbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafca85d377fe820e5099d870342d634a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafca85d377fe820e5099d870342d634a8">GPIO_BSRR_BR_7</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:gafca85d377fe820e5099d870342d634a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02c6e6e879085fd8912facf86d822cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab02c6e6e879085fd8912facf86d822cd">GPIO_BSRR_BR_8</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:gab02c6e6e879085fd8912facf86d822cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47ff03b3d52a7f40ae15cc167b34cc58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47ff03b3d52a7f40ae15cc167b34cc58">GPIO_BSRR_BR_9</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga47ff03b3d52a7f40ae15cc167b34cc58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c14a1c84cc91ff1d21b6802cda7d7ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c14a1c84cc91ff1d21b6802cda7d7ef">GPIO_BSRR_BR_10</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga7c14a1c84cc91ff1d21b6802cda7d7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga498185a76dcc2305113c5d168c2844d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga498185a76dcc2305113c5d168c2844d9">GPIO_BSRR_BR_11</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga498185a76dcc2305113c5d168c2844d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga222460b26eaba7d333bb4d4ae9426aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga222460b26eaba7d333bb4d4ae9426aff">GPIO_BSRR_BR_12</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga222460b26eaba7d333bb4d4ae9426aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca2dc3bd09745f8de6c6788fb1d106af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca2dc3bd09745f8de6c6788fb1d106af">GPIO_BSRR_BR_13</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:gaca2dc3bd09745f8de6c6788fb1d106af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c96f72bdd15516e22097a3a3dad5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67c96f72bdd15516e22097a3a3dad5f1">GPIO_BSRR_BR_14</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga67c96f72bdd15516e22097a3a3dad5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eaa59f6afa3fcebaf2a27c31ae38544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6eaa59f6afa3fcebaf2a27c31ae38544">GPIO_BSRR_BR_15</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga6eaa59f6afa3fcebaf2a27c31ae38544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ae6b6d787a6af758bfde54b6ae934f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f">GPIO_LCKR_LCK0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaf6ae6b6d787a6af758bfde54b6ae934f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga627d088ded79e6da761eaa880582372a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a">GPIO_LCKR_LCK1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga627d088ded79e6da761eaa880582372a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a17a7348d45dbe2b2ea41a0908d7de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de">GPIO_LCKR_LCK2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gac5a17a7348d45dbe2b2ea41a0908d7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1597c1b50d32ed0229c38811656ba402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402">GPIO_LCKR_LCK3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga1597c1b50d32ed0229c38811656ba402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723577475747d2405d86b1ab28767cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5">GPIO_LCKR_LCK4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga723577475747d2405d86b1ab28767cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2446bfe50cbd04617496c30eda6c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18">GPIO_LCKR_LCK5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga7c2446bfe50cbd04617496c30eda6c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga606249f4cc3ac14cf8133b76f3c7edd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7">GPIO_LCKR_LCK6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga606249f4cc3ac14cf8133b76f3c7edd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf998da536594af780718084cee0d22a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4">GPIO_LCKR_LCK7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gaf998da536594af780718084cee0d22a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00a81afcf4d92f6f5644724803b7404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404">GPIO_LCKR_LCK8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gab00a81afcf4d92f6f5644724803b7404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9aa0442c88bc17eaf07c55dd84910ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea">GPIO_LCKR_LCK9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gab9aa0442c88bc17eaf07c55dd84910ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae055f5848967c7929f47e848b2ed812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812">GPIO_LCKR_LCK10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gaae055f5848967c7929f47e848b2ed812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de971426a1248621733a9b78ef552ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab">GPIO_LCKR_LCK11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga4de971426a1248621733a9b78ef552ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e8685790aea3fb09194683d1f58508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508">GPIO_LCKR_LCK12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga38e8685790aea3fb09194683d1f58508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0279fa554731160a9115c21d95312a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5">GPIO_LCKR_LCK13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gae0279fa554731160a9115c21d95312a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf290cecb54b6b68ac42a544b87dcee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee">GPIO_LCKR_LCK14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga8bf290cecb54b6b68ac42a544b87dcee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c3114c8cd603d8aee022d0b426bf04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04">GPIO_LCKR_LCK15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga47c3114c8cd603d8aee022d0b426bf04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa2a83bf31ef76ee3857c7cb0a90c4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9">GPIO_LCKR_LCKK</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gafa2a83bf31ef76ee3857c7cb0a90c4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4af89daf61c25562733d281e9acde3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4af89daf61c25562733d281e9acde3d">GPIO_AFRL_AFRL0</a>&#160;&#160;&#160;((uint32_t)0x0000000FU)</td></tr>
<tr class="separator:gaf4af89daf61c25562733d281e9acde3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga122cbed720d27776f0cfa6dab1fbc84c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga122cbed720d27776f0cfa6dab1fbc84c">GPIO_AFRL_AFRL1</a>&#160;&#160;&#160;((uint32_t)0x000000F0U)</td></tr>
<tr class="separator:ga122cbed720d27776f0cfa6dab1fbc84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafda8ce333741832561e1e3e76abcee7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafda8ce333741832561e1e3e76abcee7a">GPIO_AFRL_AFRL2</a>&#160;&#160;&#160;((uint32_t)0x00000F00U)</td></tr>
<tr class="separator:gafda8ce333741832561e1e3e76abcee7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee969704e28b7b0159838a8aec5f1e65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee969704e28b7b0159838a8aec5f1e65">GPIO_AFRL_AFRL3</a>&#160;&#160;&#160;((uint32_t)0x0000F000U)</td></tr>
<tr class="separator:gaee969704e28b7b0159838a8aec5f1e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac862d4f115fd881871356418943a4446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac862d4f115fd881871356418943a4446">GPIO_AFRL_AFRL4</a>&#160;&#160;&#160;((uint32_t)0x000F0000U)</td></tr>
<tr class="separator:gac862d4f115fd881871356418943a4446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga481f4065077c16365632e6a647cdcb4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga481f4065077c16365632e6a647cdcb4e">GPIO_AFRL_AFRL5</a>&#160;&#160;&#160;((uint32_t)0x00F00000U)</td></tr>
<tr class="separator:ga481f4065077c16365632e6a647cdcb4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac87a55d05f6d16cbfbce6e04a2c6888e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac87a55d05f6d16cbfbce6e04a2c6888e">GPIO_AFRL_AFRL6</a>&#160;&#160;&#160;((uint32_t)0x0F000000U)</td></tr>
<tr class="separator:gac87a55d05f6d16cbfbce6e04a2c6888e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a41237468859702de7ea91dad62ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97a41237468859702de7ea91dad62ed8">GPIO_AFRL_AFRL7</a>&#160;&#160;&#160;((uint32_t)0xF0000000U)</td></tr>
<tr class="separator:ga97a41237468859702de7ea91dad62ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc5bb516e3b29af807cf4772787dfd0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc5bb516e3b29af807cf4772787dfd0d">GPIO_AFRH_AFRH0</a>&#160;&#160;&#160;((uint32_t)0x0000000FU)</td></tr>
<tr class="separator:gadc5bb516e3b29af807cf4772787dfd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ca2458aef597ebfcd1eb6b83035acd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75ca2458aef597ebfcd1eb6b83035acd">GPIO_AFRH_AFRH1</a>&#160;&#160;&#160;((uint32_t)0x000000F0U)</td></tr>
<tr class="separator:ga75ca2458aef597ebfcd1eb6b83035acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc39c907cd02befde4b7681b2fa070b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc39c907cd02befde4b7681b2fa070b">GPIO_AFRH_AFRH2</a>&#160;&#160;&#160;((uint32_t)0x00000F00U)</td></tr>
<tr class="separator:ga4dc39c907cd02befde4b7681b2fa070b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7043cbf3ca044ba36d59a8844c50552b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7043cbf3ca044ba36d59a8844c50552b">GPIO_AFRH_AFRH3</a>&#160;&#160;&#160;((uint32_t)0x0000F000U)</td></tr>
<tr class="separator:ga7043cbf3ca044ba36d59a8844c50552b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae24d162b9e5a99064a81ba6a8d01d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadae24d162b9e5a99064a81ba6a8d01d8">GPIO_AFRH_AFRH4</a>&#160;&#160;&#160;((uint32_t)0x000F0000U)</td></tr>
<tr class="separator:gadae24d162b9e5a99064a81ba6a8d01d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b1d2c7b5ed5804798660a3e86214c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33b1d2c7b5ed5804798660a3e86214c4">GPIO_AFRH_AFRH5</a>&#160;&#160;&#160;((uint32_t)0x00F00000U)</td></tr>
<tr class="separator:ga33b1d2c7b5ed5804798660a3e86214c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56c388b4718d2257b4af362bec67a74a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56c388b4718d2257b4af362bec67a74a">GPIO_AFRH_AFRH6</a>&#160;&#160;&#160;((uint32_t)0x0F000000U)</td></tr>
<tr class="separator:ga56c388b4718d2257b4af362bec67a74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga770397420d63cb6e8317ae401e6b2977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga770397420d63cb6e8317ae401e6b2977">GPIO_AFRH_AFRH7</a>&#160;&#160;&#160;((uint32_t)0xF0000000U)</td></tr>
<tr class="separator:ga770397420d63cb6e8317ae401e6b2977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6c5dead6e63e465d3dd35721588d5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6c5dead6e63e465d3dd35721588d5c">GPIO_BRR_BR_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gadf6c5dead6e63e465d3dd35721588d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabda9d92d0f57d43516c85e944bd64400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabda9d92d0f57d43516c85e944bd64400">GPIO_BRR_BR_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gabda9d92d0f57d43516c85e944bd64400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad81e99700a2e21bf21b375470cd317e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad81e99700a2e21bf21b375470cd317e2">GPIO_BRR_BR_2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gad81e99700a2e21bf21b375470cd317e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7bb778b6bb5ddd310b528e3b82bbe76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7bb778b6bb5ddd310b528e3b82bbe76">GPIO_BRR_BR_3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gae7bb778b6bb5ddd310b528e3b82bbe76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b80c9791422f4ea4bf02c42eda764ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b80c9791422f4ea4bf02c42eda764ae">GPIO_BRR_BR_4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga5b80c9791422f4ea4bf02c42eda764ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga454cc680ddcb8ea12839d8f9d757ef9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga454cc680ddcb8ea12839d8f9d757ef9a">GPIO_BRR_BR_5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga454cc680ddcb8ea12839d8f9d757ef9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63cf8d8b42975cad19b9a975a4e86b54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63cf8d8b42975cad19b9a975a4e86b54">GPIO_BRR_BR_6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga63cf8d8b42975cad19b9a975a4e86b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ccbb7d590751a21eb4d7b633b3f8f7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ccbb7d590751a21eb4d7b633b3f8f7b">GPIO_BRR_BR_7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga7ccbb7d590751a21eb4d7b633b3f8f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11f1f288af99dec35cd3f8902ea00d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11f1f288af99dec35cd3f8902ea00d1f">GPIO_BRR_BR_8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga11f1f288af99dec35cd3f8902ea00d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab41c94420455e4a4612cc79e65896cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab41c94420455e4a4612cc79e65896cd8">GPIO_BRR_BR_9</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gab41c94420455e4a4612cc79e65896cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga540c72734acc4b83b8c74e00d6b38e23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga540c72734acc4b83b8c74e00d6b38e23">GPIO_BRR_BR_10</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga540c72734acc4b83b8c74e00d6b38e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4deb4f0a721626fede80600832271abf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4deb4f0a721626fede80600832271abf">GPIO_BRR_BR_11</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga4deb4f0a721626fede80600832271abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace6556a5dac11aa5e026f4c986da24fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace6556a5dac11aa5e026f4c986da24fa">GPIO_BRR_BR_12</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gace6556a5dac11aa5e026f4c986da24fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107d0ec4a73f450f5b74025a83816e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga107d0ec4a73f450f5b74025a83816e45">GPIO_BRR_BR_13</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga107d0ec4a73f450f5b74025a83816e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79648c08656ee2cf44e3b810d80a923b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79648c08656ee2cf44e3b810d80a923b">GPIO_BRR_BR_14</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga79648c08656ee2cf44e3b810d80a923b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafde10d4faed8879e517d31af8689f6c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafde10d4faed8879e517d31af8689f6c7">GPIO_BRR_BR_15</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gafde10d4faed8879e517d31af8689f6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953b0d38414808db79da116842ed3262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga953b0d38414808db79da116842ed3262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bd36da8f72bc91040e63af07dd6b5a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bd36da8f72bc91040e63af07dd6b5a4">I2C_CR1_TXIE</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga8bd36da8f72bc91040e63af07dd6b5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1fc89bf142bfc08ee78763e6e27cd80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1fc89bf142bfc08ee78763e6e27cd80">I2C_CR1_RXIE</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gaf1fc89bf142bfc08ee78763e6e27cd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga275e85befdb3d7ea7b5eb402cec574ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga275e85befdb3d7ea7b5eb402cec574ec">I2C_CR1_ADDRIE</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga275e85befdb3d7ea7b5eb402cec574ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f71f7a55e13a467b2a5ed639e0fe18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3f71f7a55e13a467b2a5ed639e0fe18">I2C_CR1_NACKIE</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gae3f71f7a55e13a467b2a5ed639e0fe18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1576cb1a2cd847f55fe2a0820bb166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1576cb1a2cd847f55fe2a0820bb166">I2C_CR1_STOPIE</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga1f1576cb1a2cd847f55fe2a0820bb166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b37e64bdf6399ef12c3df77bcb1634f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b37e64bdf6399ef12c3df77bcb1634f">I2C_CR1_TCIE</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga6b37e64bdf6399ef12c3df77bcb1634f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e971012a02f9dad47a1629c6f5d956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75e971012a02f9dad47a1629c6f5d956">I2C_CR1_ERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga75e971012a02f9dad47a1629c6f5d956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ee714428013b4a48aba608f6922bd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2ee714428013b4a48aba608f6922bd6">I2C_CR1_DNF</a>&#160;&#160;&#160;((uint32_t)0x00000F00U)</td></tr>
<tr class="separator:gae2ee714428013b4a48aba608f6922bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b33b8e33fa18fd49d6d1d8a69777289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b33b8e33fa18fd49d6d1d8a69777289">I2C_CR1_ANFOFF</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga4b33b8e33fa18fd49d6d1d8a69777289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc661ef13da02e5bcb943f2003d576d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d">I2C_CR1_SWRST</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga8dc661ef13da02e5bcb943f2003d576d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da363db8ccde4108cf707cf86170650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1da363db8ccde4108cf707cf86170650">I2C_CR1_TXDMAEN</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga1da363db8ccde4108cf707cf86170650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a60efaeebfb879bec280f46beb30ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85a60efaeebfb879bec280f46beb30ea">I2C_CR1_RXDMAEN</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga85a60efaeebfb879bec280f46beb30ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga973b09b232a3f758409353fd6ed765a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga973b09b232a3f758409353fd6ed765a2">I2C_CR1_SBC</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga973b09b232a3f758409353fd6ed765a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c">I2C_CR1_NOSTRETCH</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75a226d059143573fab07f866853ce75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75a226d059143573fab07f866853ce75">I2C_CR1_WUPEN</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga75a226d059143573fab07f866853ce75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac28d4f433e501e727c91097dccc4616c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac28d4f433e501e727c91097dccc4616c">I2C_CR1_GCEN</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:gac28d4f433e501e727c91097dccc4616c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca44767df3368d7f0a9a17c20c55d27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca44767df3368d7f0a9a17c20c55d27b">I2C_CR1_SMBHEN</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gaca44767df3368d7f0a9a17c20c55d27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656e66b079528ed6d5c282010e51a263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga656e66b079528ed6d5c282010e51a263">I2C_CR1_SMBDEN</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga656e66b079528ed6d5c282010e51a263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2062e827a9d1d14c8c1b58ad6dbbf762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2062e827a9d1d14c8c1b58ad6dbbf762">I2C_CR1_ALERTEN</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga2062e827a9d1d14c8c1b58ad6dbbf762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393649f17391feae45fa0db955b3fdf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga393649f17391feae45fa0db955b3fdf5">I2C_CR1_PECEN</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga393649f17391feae45fa0db955b3fdf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a0478d3d85fc6aba608390ee2ea2d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a0478d3d85fc6aba608390ee2ea2d1c">I2C_CR2_SADD</a>&#160;&#160;&#160;((uint32_t)0x000003FFU)</td></tr>
<tr class="separator:ga1a0478d3d85fc6aba608390ee2ea2d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga268ec714bbe4a75ea098c0e230a87697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga268ec714bbe4a75ea098c0e230a87697">I2C_CR2_RD_WRN</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga268ec714bbe4a75ea098c0e230a87697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5454de5709c0e68a0068f9f5d39e5674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5454de5709c0e68a0068f9f5d39e5674">I2C_CR2_ADD10</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga5454de5709c0e68a0068f9f5d39e5674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de0f12e6fb297c2c29bee5504e54377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2de0f12e6fb297c2c29bee5504e54377">I2C_CR2_HEAD10R</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga2de0f12e6fb297c2c29bee5504e54377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ac78b87a12a9eaf564f5a3f99928478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ac78b87a12a9eaf564f5a3f99928478">I2C_CR2_START</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga5ac78b87a12a9eaf564f5a3f99928478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37007be453dd8a637be2d793d3b5f2a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37007be453dd8a637be2d793d3b5f2a2">I2C_CR2_STOP</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga37007be453dd8a637be2d793d3b5f2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bcbbaf564cb68e3afed79c3cd34aa1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bcbbaf564cb68e3afed79c3cd34aa1f">I2C_CR2_NACK</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga8bcbbaf564cb68e3afed79c3cd34aa1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a58895a897ccc34a8cbbe36b412b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23a58895a897ccc34a8cbbe36b412b69">I2C_CR2_NBYTES</a>&#160;&#160;&#160;((uint32_t)0x00FF0000U)</td></tr>
<tr class="separator:ga23a58895a897ccc34a8cbbe36b412b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a796045451013c964ef8b12ca6c9bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21a796045451013c964ef8b12ca6c9bb">I2C_CR2_RELOAD</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga21a796045451013c964ef8b12ca6c9bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf789c74e217ec8967bcabc156a6c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcf789c74e217ec8967bcabc156a6c54">I2C_CR2_AUTOEND</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:gabcf789c74e217ec8967bcabc156a6c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6989be2db6f3df41bf5cdb856b1a64c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6989be2db6f3df41bf5cdb856b1a64c7">I2C_CR2_PECBYTE</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga6989be2db6f3df41bf5cdb856b1a64c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb954a9a0e3e3898574643b6d725a70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb954a9a0e3e3898574643b6d725a70f">I2C_OAR1_OA1</a>&#160;&#160;&#160;((uint32_t)0x000003FFU)</td></tr>
<tr class="separator:gabb954a9a0e3e3898574643b6d725a70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5edd56eaa7593073d586caef6f90ef09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5edd56eaa7593073d586caef6f90ef09">I2C_OAR1_OA1MODE</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga5edd56eaa7593073d586caef6f90ef09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3bb2ec380e9f35b474eaf148cefc552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3bb2ec380e9f35b474eaf148cefc552">I2C_OAR1_OA1EN</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gab3bb2ec380e9f35b474eaf148cefc552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4627c5a89a3cbe9546321418f8cb9da2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4627c5a89a3cbe9546321418f8cb9da2">I2C_OAR2_OA2</a>&#160;&#160;&#160;((uint32_t)0x000000FEU)</td></tr>
<tr class="separator:ga4627c5a89a3cbe9546321418f8cb9da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d9fa47c0b7a4b893e1a1d8ab891b0e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d9fa47c0b7a4b893e1a1d8ab891b0e5">I2C_OAR2_OA2MSK</a>&#160;&#160;&#160;((uint32_t)0x00000700U)</td></tr>
<tr class="separator:ga2d9fa47c0b7a4b893e1a1d8ab891b0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6832f5f6ae3cba12e77bfbb98226f0c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6832f5f6ae3cba12e77bfbb98226f0c6">I2C_OAR2_OA2NOMASK</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga6832f5f6ae3cba12e77bfbb98226f0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e2c7eaa20dab6b866f91b87ddd7f900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e2c7eaa20dab6b866f91b87ddd7f900">I2C_OAR2_OA2MASK01</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga2e2c7eaa20dab6b866f91b87ddd7f900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748987767694ba4841a91d4c20384b4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga748987767694ba4841a91d4c20384b4c">I2C_OAR2_OA2MASK02</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga748987767694ba4841a91d4c20384b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad175519e75a05674e5b8c7f8ef939473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad175519e75a05674e5b8c7f8ef939473">I2C_OAR2_OA2MASK03</a>&#160;&#160;&#160;((uint32_t)0x00000300U)</td></tr>
<tr class="separator:gad175519e75a05674e5b8c7f8ef939473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b947d86f78489dacc5d04d3cfe0cbbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b947d86f78489dacc5d04d3cfe0cbbc">I2C_OAR2_OA2MASK04</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga8b947d86f78489dacc5d04d3cfe0cbbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga964d46311d97ccf1ff4a8120184eed81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga964d46311d97ccf1ff4a8120184eed81">I2C_OAR2_OA2MASK05</a>&#160;&#160;&#160;((uint32_t)0x00000500U)</td></tr>
<tr class="separator:ga964d46311d97ccf1ff4a8120184eed81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b6da94c37b8b6358fda4170e49d7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b6da94c37b8b6358fda4170e49d7fe">I2C_OAR2_OA2MASK06</a>&#160;&#160;&#160;((uint32_t)0x00000600U)</td></tr>
<tr class="separator:gaa0b6da94c37b8b6358fda4170e49d7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8555f5c7312e5f17f74a7f1371ade84c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8555f5c7312e5f17f74a7f1371ade84c">I2C_OAR2_OA2MASK07</a>&#160;&#160;&#160;((uint32_t)0x00000700U)</td></tr>
<tr class="separator:ga8555f5c7312e5f17f74a7f1371ade84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6ec62ffdf8a682e5e0983add8fdfa26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6ec62ffdf8a682e5e0983add8fdfa26">I2C_OAR2_OA2EN</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gaa6ec62ffdf8a682e5e0983add8fdfa26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d52eba6adbdaa16094d8241aeb2b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2d52eba6adbdaa16094d8241aeb2b20">I2C_TIMINGR_SCLL</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:gad2d52eba6adbdaa16094d8241aeb2b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb185e660b02392b3faac65bae0c8df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eb185e660b02392b3faac65bae0c8df">I2C_TIMINGR_SCLH</a>&#160;&#160;&#160;((uint32_t)0x0000FF00U)</td></tr>
<tr class="separator:ga1eb185e660b02392b3faac65bae0c8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f8fd2508d3b30a732c759443b306e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40f8fd2508d3b30a732c759443b306e6">I2C_TIMINGR_SDADEL</a>&#160;&#160;&#160;((uint32_t)0x000F0000U)</td></tr>
<tr class="separator:ga40f8fd2508d3b30a732c759443b306e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga952e8751cb0c5f6be6c14cf97d9530d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga952e8751cb0c5f6be6c14cf97d9530d0">I2C_TIMINGR_SCLDEL</a>&#160;&#160;&#160;((uint32_t)0x00F00000U)</td></tr>
<tr class="separator:ga952e8751cb0c5f6be6c14cf97d9530d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5cfdc434959893555b392e7f07bfff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5cfdc434959893555b392e7f07bfff7">I2C_TIMINGR_PRESC</a>&#160;&#160;&#160;((uint32_t)0xF0000000U)</td></tr>
<tr class="separator:gae5cfdc434959893555b392e7f07bfff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a924e7fc2b71c82158224870f9d453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a924e7fc2b71c82158224870f9d453">I2C_TIMEOUTR_TIMEOUTA</a>&#160;&#160;&#160;((uint32_t)0x00000FFFU)</td></tr>
<tr class="separator:gac5a924e7fc2b71c82158224870f9d453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f7b6650f592e9ddc482648a1ea91f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0f7b6650f592e9ddc482648a1ea91f2">I2C_TIMEOUTR_TIDLE</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gab0f7b6650f592e9ddc482648a1ea91f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d81bce8d2faf7acbef9a38510a8542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d81bce8d2faf7acbef9a38510a8542">I2C_TIMEOUTR_TIMOUTEN</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga48d81bce8d2faf7acbef9a38510a8542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5defcd355ce513e94e5f040b2dad75a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5defcd355ce513e94e5f040b2dad75a6">I2C_TIMEOUTR_TIMEOUTB</a>&#160;&#160;&#160;((uint32_t)0x0FFF0000U)</td></tr>
<tr class="separator:ga5defcd355ce513e94e5f040b2dad75a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95aa3d29b8e59de06a45d15d03f721af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95aa3d29b8e59de06a45d15d03f721af">I2C_TIMEOUTR_TEXTEN</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga95aa3d29b8e59de06a45d15d03f721af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dfec198395c0f88454a86bacff60351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dfec198395c0f88454a86bacff60351">I2C_ISR_TXE</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga1dfec198395c0f88454a86bacff60351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa848ab3d120a27401203329941c9dcb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa848ab3d120a27401203329941c9dcb5">I2C_ISR_TXIS</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaa848ab3d120a27401203329941c9dcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0afd4e99e26dcec57a0f3be4dae2c022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0afd4e99e26dcec57a0f3be4dae2c022">I2C_ISR_RXNE</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga0afd4e99e26dcec57a0f3be4dae2c022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c1a844fb3e55ca9db318d0bc2db4a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c1a844fb3e55ca9db318d0bc2db4a07">I2C_ISR_ADDR</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga0c1a844fb3e55ca9db318d0bc2db4a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2fb99c13292fc510cfe85bf45ac6b77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2fb99c13292fc510cfe85bf45ac6b77">I2C_ISR_NACKF</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gad2fb99c13292fc510cfe85bf45ac6b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24dee623aba3059485449f8ce7d061b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24dee623aba3059485449f8ce7d061b7">I2C_ISR_STOPF</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga24dee623aba3059485449f8ce7d061b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac47bed557caa744aa763e1a8d0eba04d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac47bed557caa744aa763e1a8d0eba04d">I2C_ISR_TC</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gac47bed557caa744aa763e1a8d0eba04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76008be670a9a4829aaf3753c79b3bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76008be670a9a4829aaf3753c79b3bbd">I2C_ISR_TCR</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga76008be670a9a4829aaf3753c79b3bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dd0d8fdc41303a1c31fc7466301be07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dd0d8fdc41303a1c31fc7466301be07">I2C_ISR_BERR</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga0dd0d8fdc41303a1c31fc7466301be07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54ae33fec99aa351621ba6b483fbead3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54ae33fec99aa351621ba6b483fbead3">I2C_ISR_ARLO</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga54ae33fec99aa351621ba6b483fbead3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5976110d93d2f36f50c4c6467510914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5976110d93d2f36f50c4c6467510914">I2C_ISR_OVR</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gaf5976110d93d2f36f50c4c6467510914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1d42968194fb42f9cc9bb2c2806281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b1d42968194fb42f9cc9bb2c2806281">I2C_ISR_PECERR</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga8b1d42968194fb42f9cc9bb2c2806281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63fc8ce165c42d0d719c45e58a82f574"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63fc8ce165c42d0d719c45e58a82f574">I2C_ISR_TIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga63fc8ce165c42d0d719c45e58a82f574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c6c779bca999450c595fc797a1fdeec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c6c779bca999450c595fc797a1fdeec">I2C_ISR_ALERT</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga4c6c779bca999450c595fc797a1fdeec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12ba21dc10ca08a2063a1c4672ffb886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12ba21dc10ca08a2063a1c4672ffb886">I2C_ISR_BUSY</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga12ba21dc10ca08a2063a1c4672ffb886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4890d7deb94106f946b28a7309e22aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4890d7deb94106f946b28a7309e22aa">I2C_ISR_DIR</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gaa4890d7deb94106f946b28a7309e22aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9050a7e2c1d8777251352f51197e4c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9050a7e2c1d8777251352f51197e4c80">I2C_ISR_ADDCODE</a>&#160;&#160;&#160;((uint32_t)0x00FE0000U)</td></tr>
<tr class="separator:ga9050a7e2c1d8777251352f51197e4c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac46e27edee02106eec30ede46a143e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac46e27edee02106eec30ede46a143e92">I2C_ICR_ADDRCF</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gac46e27edee02106eec30ede46a143e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab68515e7c5c0796da616c92943a17472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab68515e7c5c0796da616c92943a17472">I2C_ICR_NACKCF</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gab68515e7c5c0796da616c92943a17472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe59e51ed40569ab397e2cf9da3a347f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe59e51ed40569ab397e2cf9da3a347f">I2C_ICR_STOPCF</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gabe59e51ed40569ab397e2cf9da3a347f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a64f0841ce0f5d234a72b968705c416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a64f0841ce0f5d234a72b968705c416">I2C_ICR_BERRCF</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga9a64f0841ce0f5d234a72b968705c416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc8765152bfd75d343a06e3b696805d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc8765152bfd75d343a06e3b696805d">I2C_ICR_ARLOCF</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga1bc8765152bfd75d343a06e3b696805d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d46a31811a8b9489ca63f1c8e4c1021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d46a31811a8b9489ca63f1c8e4c1021">I2C_ICR_OVRCF</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga5d46a31811a8b9489ca63f1c8e4c1021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b8f2f138f5a1dea3c54801a2750ef9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b8f2f138f5a1dea3c54801a2750ef9d">I2C_ICR_PECCF</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga7b8f2f138f5a1dea3c54801a2750ef9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a76993c176007a7353a33b53e7d3136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a76993c176007a7353a33b53e7d3136">I2C_ICR_TIMOUTCF</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga9a76993c176007a7353a33b53e7d3136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed440bb0bdb9b1134d7a21ebdf7d3ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed440bb0bdb9b1134d7a21ebdf7d3ac3">I2C_ICR_ALERTCF</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gaed440bb0bdb9b1134d7a21ebdf7d3ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac30a300f7bcd680b82263f4059f67a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac30a300f7bcd680b82263f4059f67a89">I2C_PECR_PEC</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:gac30a300f7bcd680b82263f4059f67a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a8527f0da080debfb9cb25c02deaff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54a8527f0da080debfb9cb25c02deaff">I2C_RXDR_RXDATA</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:ga54a8527f0da080debfb9cb25c02deaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6081e174c22df812fca8f244c0671787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6081e174c22df812fca8f244c0671787">I2C_TXDR_TXDATA</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:ga6081e174c22df812fca8f244c0671787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga957f7d5f8a0ec1a6956a7f05cfbd97c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2">IWDG_KR_KEY</a>&#160;&#160;&#160;((uint32_t)0xFFFF)</td></tr>
<tr class="separator:ga957f7d5f8a0ec1a6956a7f05cfbd97c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de39c5672f17d326fceb5adc9adc090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090">IWDG_PR_PR</a>&#160;&#160;&#160;((uint32_t)0x07)</td></tr>
<tr class="separator:ga4de39c5672f17d326fceb5adc9adc090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b727e7882603df1684cbf230520ca76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76">IWDG_PR_PR_0</a>&#160;&#160;&#160;((uint32_t)0x01)</td></tr>
<tr class="separator:ga9b727e7882603df1684cbf230520ca76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba2551b90c68d95c736a116224b473e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e">IWDG_PR_PR_1</a>&#160;&#160;&#160;((uint32_t)0x02)</td></tr>
<tr class="separator:gafba2551b90c68d95c736a116224b473e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a1d7fde4e3e724a8644652ba9bb2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9">IWDG_PR_PR_2</a>&#160;&#160;&#160;((uint32_t)0x04)</td></tr>
<tr class="separator:ga55a1d7fde4e3e724a8644652ba9bb2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87024bbb19f26def4c4c1510b22d3033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033">IWDG_RLR_RL</a>&#160;&#160;&#160;((uint32_t)0x0FFF)</td></tr>
<tr class="separator:ga87024bbb19f26def4c4c1510b22d3033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269bd5618ba773d32275b93be004c554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554">IWDG_SR_PVU</a>&#160;&#160;&#160;((uint32_t)0x01)</td></tr>
<tr class="separator:ga269bd5618ba773d32275b93be004c554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadffb8339e556a3b10120b15f0dacc232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232">IWDG_SR_RVU</a>&#160;&#160;&#160;((uint32_t)0x02)</td></tr>
<tr class="separator:gadffb8339e556a3b10120b15f0dacc232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba26878a5ce95ea1889629b73f4c7ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba26878a5ce95ea1889629b73f4c7ad5">IWDG_SR_WVU</a>&#160;&#160;&#160;((uint32_t)0x04)</td></tr>
<tr class="separator:gaba26878a5ce95ea1889629b73f4c7ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a609548fc74e1d2214de4413081e03d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a609548fc74e1d2214de4413081e03d">IWDG_WINR_WIN</a>&#160;&#160;&#160;((uint32_t)0x0FFF)</td></tr>
<tr class="separator:ga9a609548fc74e1d2214de4413081e03d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29c7e57464628cad24d7ee708fcc3065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065">PWR_PVD_SUPPORT</a></td></tr>
<tr class="separator:ga29c7e57464628cad24d7ee708fcc3065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aeb8d6f2539b0a3a4b851aeba0eea66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga3aeb8d6f2539b0a3a4b851aeba0eea66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c8075e98772470804c9e3fe74984115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga8c8075e98772470804c9e3fe74984115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3928de64f633b84770b1cfecea702fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga3928de64f633b84770b1cfecea702fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44484cacc35c80cf82eb011d6cbe13a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a">PWR_CR_CSBF</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gab44484cacc35c80cf82eb011d6cbe13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d5c39759e69a294c0ab9bea8f142e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5">PWR_CR_PVDE</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga05d5c39759e69a294c0ab9bea8f142e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73c24d43953c7598e42acdd4c4e7435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435">PWR_CR_PLS</a>&#160;&#160;&#160;((uint32_t)0x000000E0U)</td></tr>
<tr class="separator:gac73c24d43953c7598e42acdd4c4e7435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef447510818c468c202e3b4991ea08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e">PWR_CR_PLS_0</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gacef447510818c468c202e3b4991ea08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd19d78943514a2f695a39b45594623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623">PWR_CR_PLS_1</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gafcd19d78943514a2f695a39b45594623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8986ee557f443d4a8eebf68026bd52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52">PWR_CR_PLS_2</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga1a8986ee557f443d4a8eebf68026bd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6b904b20d7e4fff958c75748861216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gacb6b904b20d7e4fff958c75748861216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b71263f73f0c4e53ca91fc8d096818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga15b71263f73f0c4e53ca91fc8d096818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea128abc2fc4252b53d09ca2850e69e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga2ea128abc2fc4252b53d09ca2850e69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c1782980a2fb12de80058729a74f174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</a>&#160;&#160;&#160;((uint32_t)0x00000060U)</td></tr>
<tr class="separator:ga9c1782980a2fb12de80058729a74f174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe79f097ea6c30a4ccf69ed3e177f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga0fe79f097ea6c30a4ccf69ed3e177f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326781d09a07b4d215424fbbae11b7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</a>&#160;&#160;&#160;((uint32_t)0x000000A0U)</td></tr>
<tr class="separator:ga326781d09a07b4d215424fbbae11b7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff17e9c7fe7d837523b1e9a2f4e9baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</a>&#160;&#160;&#160;((uint32_t)0x000000C0U)</td></tr>
<tr class="separator:gaaff17e9c7fe7d837523b1e9a2f4e9baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e3b301b5470ae94d32c53a9fbdfc8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</a>&#160;&#160;&#160;((uint32_t)0x000000E0U)</td></tr>
<tr class="separator:ga95e3b301b5470ae94d32c53a9fbdfc8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c65ab845794ef48f09faa2ee44f718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gaf5c65ab845794ef48f09faa2ee44f718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9465bb7ad9ca936688344e2a077539e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6">PWR_CSR_WUF</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga9465bb7ad9ca936688344e2a077539e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4fd42f153660593cad6f4fe22ff76bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb">PWR_CSR_SBF</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gab4fd42f153660593cad6f4fe22ff76bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3535ce181895cc00afeb28dcac68d04c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c">PWR_CSR_PVDO</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga3535ce181895cc00afeb28dcac68d04c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918aa3e6e5f97f7032d3eae8ac324eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba">PWR_CSR_VREFINTRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga918aa3e6e5f97f7032d3eae8ac324eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a92d9adb125e24ab1cd1a58a73efe19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19">PWR_CSR_EWUP1</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga2a92d9adb125e24ab1cd1a58a73efe19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3924963c0b869453e9be2b8f14c929dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc">PWR_CSR_EWUP2</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga3924963c0b869453e9be2b8f14c929dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d9b871a8a67cc724b836cc96a8d7d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3">PWR_CSR_EWUP3</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga58d9b871a8a67cc724b836cc96a8d7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b48787e04aafe28600923a1787f0ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b48787e04aafe28600923a1787f0ec">PWR_CSR_EWUP4</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga41b48787e04aafe28600923a1787f0ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4f09de82a098063a2d945e8b40caa5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4f09de82a098063a2d945e8b40caa5c">PWR_CSR_EWUP5</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gab4f09de82a098063a2d945e8b40caa5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70243db94d773466d0e86dfdf9728dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70243db94d773466d0e86dfdf9728dab">PWR_CSR_EWUP6</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga70243db94d773466d0e86dfdf9728dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d653fa81645630cad2cb0869644ca11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d653fa81645630cad2cb0869644ca11">PWR_CSR_EWUP7</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga4d653fa81645630cad2cb0869644ca11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11f4798d022c496f1bcab1d672838bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11f4798d022c496f1bcab1d672838bc3">PWR_CSR_EWUP8</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga11f4798d022c496f1bcab1d672838bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694f4c1b00e10de4b644388e084482ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga694f4c1b00e10de4b644388e084482ab">RCC_HSI48_SUPPORT</a></td></tr>
<tr class="separator:ga694f4c1b00e10de4b644388e084482ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3fabd25becec9520a442c02751692c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3fabd25becec9520a442c02751692c6">RCC_PLLSRC_PREDIV1_SUPPORT</a></td></tr>
<tr class="separator:gaa3fabd25becec9520a442c02751692c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb4397b2095c31660a01b748386aa70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>&#160;&#160;&#160;((uint32_t)0x000000F8U)</td></tr>
<tr class="separator:ga5cb4397b2095c31660a01b748386aa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab999bbbc1d365d0100d34eaa9f426eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab999bbbc1d365d0100d34eaa9f426eb">RCC_CR_HSITRIM_0</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gaab999bbbc1d365d0100d34eaa9f426eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569d6a29d774e0f125b0c2b3671fae3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga569d6a29d774e0f125b0c2b3671fae3c">RCC_CR_HSITRIM_1</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga569d6a29d774e0f125b0c2b3671fae3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10d80d64137e36f5183f6aa7002de6f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10d80d64137e36f5183f6aa7002de6f5">RCC_CR_HSITRIM_2</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga10d80d64137e36f5183f6aa7002de6f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe20245d2d971238dba9ee371a299ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe20245d2d971238dba9ee371a299ba9">RCC_CR_HSITRIM_3</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gafe20245d2d971238dba9ee371a299ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9ab2e93a0b9b70d33812bcc5e920c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1">RCC_CR_HSITRIM_4</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga1f9ab2e93a0b9b70d33812bcc5e920c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3">RCC_CR_HSICAL</a>&#160;&#160;&#160;((uint32_t)0x0000FF00U)</td></tr>
<tr class="separator:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7daa7754e54d65916ddc54f37274d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7daa7754e54d65916ddc54f37274d3a">RCC_CR_HSICAL_0</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gad7daa7754e54d65916ddc54f37274d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78054087161dee567cadbb4b4b96fb08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78054087161dee567cadbb4b4b96fb08">RCC_CR_HSICAL_1</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga78054087161dee567cadbb4b4b96fb08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c4bac85beb7de5916897f88150dc3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0c4bac85beb7de5916897f88150dc3f">RCC_CR_HSICAL_2</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gab0c4bac85beb7de5916897f88150dc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03f71cd53f075e9d35fcbfe7ed3f6e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03f71cd53f075e9d35fcbfe7ed3f6e12">RCC_CR_HSICAL_3</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga03f71cd53f075e9d35fcbfe7ed3f6e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf26eb00e1872a3754f200a3c32019e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf26eb00e1872a3754f200a3c32019e50">RCC_CR_HSICAL_4</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gaf26eb00e1872a3754f200a3c32019e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c5b733061a3c4c6d69a7a15cbcb0b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c5b733061a3c4c6d69a7a15cbcb0b87">RCC_CR_HSICAL_5</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga4c5b733061a3c4c6d69a7a15cbcb0b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2d6b30ee4bf41d2b171adf273a6ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee2d6b30ee4bf41d2b171adf273a6ee7">RCC_CR_HSICAL_6</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gaee2d6b30ee4bf41d2b171adf273a6ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab42d5e412867df093ec2ea4b8dc2bf29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab42d5e412867df093ec2ea4b8dc2bf29">RCC_CR_HSICAL_7</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gab42d5e412867df093ec2ea4b8dc2bf29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga86a34e00182c83409d89ff566cb02cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:gaa3288090671af5a959aae4d7f7696d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:gacc05308869ad055e1e6f2c32d738aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>&#160;&#160;&#160;((uint32_t)0x00000003U)</td></tr>
<tr class="separator:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99f08d86fd41824058a7fdf817f7e2fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">RCC_CFGR_SW_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga99f08d86fd41824058a7fdf817f7e2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d51cb5d66ee1aa4d2c6f14796a072f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">RCC_CFGR_SW_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga72d51cb5d66ee1aa4d2c6f14796a072f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb563f217242d969f4355d0818fde705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gafb563f217242d969f4355d0818fde705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87389cacb2eaf53730da13a2a33cd487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga87389cacb2eaf53730da13a2a33cd487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab06b799bbd940b14dd547c4d7cd3cd3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab06b799bbd940b14dd547c4d7cd3cd3c">RCC_CFGR_SW_HSI48</a>&#160;&#160;&#160;((uint32_t)0x00000003U)</td></tr>
<tr class="separator:gab06b799bbd940b14dd547c4d7cd3cd3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bf2269500dc97e137315f44aa015c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>&#160;&#160;&#160;((uint32_t)0x0000000CU)</td></tr>
<tr class="separator:ga15bf2269500dc97e137315f44aa015c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eae59112c51def51979e31e8695b39f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">RCC_CFGR_SWS_0</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga1eae59112c51def51979e31e8695b39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad3a5718999d7259f216137a23c2a379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">RCC_CFGR_SWS_1</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gaad3a5718999d7259f216137a23c2a379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6764639cf221e1ebc0b5448dcaed590a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga6764639cf221e1ebc0b5448dcaed590a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09a0202f441c1a43e69c62331d50a08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gae09a0202f441c1a43e69c62331d50a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c67e2279804a83ef24438267d9d4a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga2c67e2279804a83ef24438267d9d4a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3150fb32648aa5f4bf5bbfcbea9aa397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3150fb32648aa5f4bf5bbfcbea9aa397">RCC_CFGR_SWS_HSI48</a>&#160;&#160;&#160;((uint32_t)0x0000000CU)</td></tr>
<tr class="separator:ga3150fb32648aa5f4bf5bbfcbea9aa397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe10e66938644ee8054a2426ff23efea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>&#160;&#160;&#160;((uint32_t)0x000000F0U)</td></tr>
<tr class="separator:gafe10e66938644ee8054a2426ff23efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ece6ca270b3ecf6f63bf20893bc172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">RCC_CFGR_HPRE_0</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga88ece6ca270b3ecf6f63bf20893bc172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbdd3a02814178ba02b8ebbaccd91599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">RCC_CFGR_HPRE_1</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gacbdd3a02814178ba02b8ebbaccd91599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac734bddb507eed4a62a0af4cef74a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">RCC_CFGR_HPRE_2</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gadac734bddb507eed4a62a0af4cef74a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1180512cc5f3dde7895040a9037286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga5a1180512cc5f3dde7895040a9037286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7d7f29b09a49c31404fc0d44645c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga2b7d7f29b09a49c31404fc0d44645c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9eeb5e38e53e79b08a4ac438497ebea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gaa9eeb5e38e53e79b08a4ac438497ebea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe860867ae4b1b6d28473ded1546d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00000090U)</td></tr>
<tr class="separator:gaffe860867ae4b1b6d28473ded1546d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca71d6b42bdb83b5ff5320578869a058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a>&#160;&#160;&#160;((uint32_t)0x000000A0U)</td></tr>
<tr class="separator:gaca71d6b42bdb83b5ff5320578869a058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3806da4f1afc9e5be0fca001c8c57815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a>&#160;&#160;&#160;((uint32_t)0x000000B0U)</td></tr>
<tr class="separator:ga3806da4f1afc9e5be0fca001c8c57815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1caeba8dc2b4c0bb11be600e983e3370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a>&#160;&#160;&#160;((uint32_t)0x000000C0U)</td></tr>
<tr class="separator:ga1caeba8dc2b4c0bb11be600e983e3370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga280da821f0da1bec1f4c0e132ddf8eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a>&#160;&#160;&#160;((uint32_t)0x000000D0U)</td></tr>
<tr class="separator:ga280da821f0da1bec1f4c0e132ddf8eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga089930cedd5b2cb201e717438f29d25b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a>&#160;&#160;&#160;((uint32_t)0x000000E0U)</td></tr>
<tr class="separator:ga089930cedd5b2cb201e717438f29d25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5088dcbaefc55d4b6693e9b1e595ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a>&#160;&#160;&#160;((uint32_t)0x000000F0U)</td></tr>
<tr class="separator:gae5088dcbaefc55d4b6693e9b1e595ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23ea8e58acd3be7449d44ac374fc74c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23ea8e58acd3be7449d44ac374fc74c9">RCC_CFGR_PPRE</a>&#160;&#160;&#160;((uint32_t)0x00000700U)</td></tr>
<tr class="separator:ga23ea8e58acd3be7449d44ac374fc74c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c209254b4d64fed532dc3b1b225cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4c209254b4d64fed532dc3b1b225cad">RCC_CFGR_PPRE_0</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gad4c209254b4d64fed532dc3b1b225cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga739d2ec3ef025971724c56bd441a028c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga739d2ec3ef025971724c56bd441a028c">RCC_CFGR_PPRE_1</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga739d2ec3ef025971724c56bd441a028c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd1090e3533051080ad6330c23bb1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dd1090e3533051080ad6330c23bb1e8">RCC_CFGR_PPRE_2</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga9dd1090e3533051080ad6330c23bb1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96b327debdecc8d7cb1348bffa10f449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96b327debdecc8d7cb1348bffa10f449">RCC_CFGR_PPRE_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga96b327debdecc8d7cb1348bffa10f449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga291734798fe9cc096b93d0798562a888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga291734798fe9cc096b93d0798562a888">RCC_CFGR_PPRE_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga291734798fe9cc096b93d0798562a888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6669f4d4c82666c4d36e9ee381af3f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6669f4d4c82666c4d36e9ee381af3f7">RCC_CFGR_PPRE_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00000500U)</td></tr>
<tr class="separator:gab6669f4d4c82666c4d36e9ee381af3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf392829682cb0d80bbccbced1ffb95f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf392829682cb0d80bbccbced1ffb95f2">RCC_CFGR_PPRE_DIV8</a>&#160;&#160;&#160;((uint32_t)0x00000600U)</td></tr>
<tr class="separator:gaf392829682cb0d80bbccbced1ffb95f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b8c69e27ab07c9a7219d2c746616ab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b8c69e27ab07c9a7219d2c746616ab2">RCC_CFGR_PPRE_DIV16</a>&#160;&#160;&#160;((uint32_t)0x00000700U)</td></tr>
<tr class="separator:ga7b8c69e27ab07c9a7219d2c746616ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970436533d6ba9f1cb8ac840476093fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga970436533d6ba9f1cb8ac840476093fb">RCC_CFGR_ADCPRE</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga970436533d6ba9f1cb8ac840476093fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9514a85f55de77d1c7d7be1f2f1f9665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9514a85f55de77d1c7d7be1f2f1f9665">RCC_CFGR_ADCPRE_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga9514a85f55de77d1c7d7be1f2f1f9665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748ba0a0bbb1ad1fe7e4e00f40695402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga748ba0a0bbb1ad1fe7e4e00f40695402">RCC_CFGR_ADCPRE_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga748ba0a0bbb1ad1fe7e4e00f40695402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>&#160;&#160;&#160;((uint32_t)0x00018000U)</td></tr>
<tr class="separator:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9663a4607082db6e39894950087850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf9663a4607082db6e39894950087850">RCC_CFGR_PLLSRC_HSI_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gabf9663a4607082db6e39894950087850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a316c8ed6d420232db62254bd4d4d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a316c8ed6d420232db62254bd4d4d2">RCC_CFGR_PLLSRC_HSI_PREDIV</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gaf7a316c8ed6d420232db62254bd4d4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6088620a3c2162915b628cd7a4492579"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6088620a3c2162915b628cd7a4492579">RCC_CFGR_PLLSRC_HSE_PREDIV</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga6088620a3c2162915b628cd7a4492579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c7e06f4fb3061ec060ad9f23b02885e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7e06f4fb3061ec060ad9f23b02885e">RCC_CFGR_PLLSRC_HSI48_PREDIV</a>&#160;&#160;&#160;((uint32_t)0x00018000U)</td></tr>
<tr class="separator:ga7c7e06f4fb3061ec060ad9f23b02885e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39cb6bd06fb93eed1e2fe9da0297810a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga39cb6bd06fb93eed1e2fe9da0297810a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0115b48668fc4d69d60ba6172b3973cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0115b48668fc4d69d60ba6172b3973cc">RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga0115b48668fc4d69d60ba6172b3973cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2a06a450613eb60b94a5ce3b173a756"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2a06a450613eb60b94a5ce3b173a756">RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gae2a06a450613eb60b94a5ce3b173a756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga538fd5df8d890696483a0e901d739309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>&#160;&#160;&#160;((uint32_t)0x003C0000U)</td></tr>
<tr class="separator:ga538fd5df8d890696483a0e901d739309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00db50b9aedde139842945837323fef3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00db50b9aedde139842945837323fef3">RCC_CFGR_PLLMUL_0</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga00db50b9aedde139842945837323fef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5071ad49eba8116a452455050a45e393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5071ad49eba8116a452455050a45e393">RCC_CFGR_PLLMUL_1</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga5071ad49eba8116a452455050a45e393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c7ccedfebcece45df4b537b55cc2ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c7ccedfebcece45df4b537b55cc2ecf">RCC_CFGR_PLLMUL_2</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga6c7ccedfebcece45df4b537b55cc2ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa214686c587e1215b6a002fdc99c9f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa214686c587e1215b6a002fdc99c9f2a">RCC_CFGR_PLLMUL_3</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gaa214686c587e1215b6a002fdc99c9f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc53e7555ec8171db162de2bdd30d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcc53e7555ec8171db162de2bdd30d6f">RCC_CFGR_PLLMUL2</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gabcc53e7555ec8171db162de2bdd30d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599cf14f159345374d91a96e645b105b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b">RCC_CFGR_PLLMUL3</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga599cf14f159345374d91a96e645b105b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76c27dba3f4be2433fd5a384a1877ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae">RCC_CFGR_PLLMUL4</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:gaf76c27dba3f4be2433fd5a384a1877ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3eefd08698972d5ed05f76547ccdd93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3eefd08698972d5ed05f76547ccdd93">RCC_CFGR_PLLMUL5</a>&#160;&#160;&#160;((uint32_t)0x000C0000U)</td></tr>
<tr class="separator:gac3eefd08698972d5ed05f76547ccdd93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e89d2d6400ab0e8583b6016ace93b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7">RCC_CFGR_PLLMUL6</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gaf7e89d2d6400ab0e8583b6016ace93b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49c36310c8cbab5f934ee5766dc6c1c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49c36310c8cbab5f934ee5766dc6c1c5">RCC_CFGR_PLLMUL7</a>&#160;&#160;&#160;((uint32_t)0x00140000U)</td></tr>
<tr class="separator:ga49c36310c8cbab5f934ee5766dc6c1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a409fec792612f0583ed37fd5bffd16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a409fec792612f0583ed37fd5bffd16">RCC_CFGR_PLLMUL8</a>&#160;&#160;&#160;((uint32_t)0x00180000U)</td></tr>
<tr class="separator:ga8a409fec792612f0583ed37fd5bffd16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603d5a84759f97f12f9492b4c6da7918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga603d5a84759f97f12f9492b4c6da7918">RCC_CFGR_PLLMUL9</a>&#160;&#160;&#160;((uint32_t)0x001C0000U)</td></tr>
<tr class="separator:ga603d5a84759f97f12f9492b4c6da7918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00eda495752ab6400a8610d3f71c634e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00eda495752ab6400a8610d3f71c634e">RCC_CFGR_PLLMUL10</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga00eda495752ab6400a8610d3f71c634e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f10b3a0f764c794b7986bcc476c4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2f10b3a0f764c794b7986bcc476c4c8">RCC_CFGR_PLLMUL11</a>&#160;&#160;&#160;((uint32_t)0x00240000U)</td></tr>
<tr class="separator:gae2f10b3a0f764c794b7986bcc476c4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d4ff081f554fcb4278df9f259f2392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392">RCC_CFGR_PLLMUL12</a>&#160;&#160;&#160;((uint32_t)0x00280000U)</td></tr>
<tr class="separator:gad4d4ff081f554fcb4278df9f259f2392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a3e767c6d6d342f05a9dac2272ff01c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a3e767c6d6d342f05a9dac2272ff01c">RCC_CFGR_PLLMUL13</a>&#160;&#160;&#160;((uint32_t)0x002C0000U)</td></tr>
<tr class="separator:ga3a3e767c6d6d342f05a9dac2272ff01c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51b08f0069351ceff373bcd0e216ea96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51b08f0069351ceff373bcd0e216ea96">RCC_CFGR_PLLMUL14</a>&#160;&#160;&#160;((uint32_t)0x00300000U)</td></tr>
<tr class="separator:ga51b08f0069351ceff373bcd0e216ea96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga687b2c837792e8c3f276ee1d4c20b7f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga687b2c837792e8c3f276ee1d4c20b7f4">RCC_CFGR_PLLMUL15</a>&#160;&#160;&#160;((uint32_t)0x00340000U)</td></tr>
<tr class="separator:ga687b2c837792e8c3f276ee1d4c20b7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1ef5de15a26513ab208a48a21f8aa58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1ef5de15a26513ab208a48a21f8aa58">RCC_CFGR_PLLMUL16</a>&#160;&#160;&#160;((uint32_t)0x00380000U)</td></tr>
<tr class="separator:gae1ef5de15a26513ab208a48a21f8aa58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade6d5077566e1bf81dd47156743dd05e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade6d5077566e1bf81dd47156743dd05e">RCC_CFGR_USBPRE</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gade6d5077566e1bf81dd47156743dd05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d7212d83114d355736613e6dc1dbde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde">RCC_CFGR_MCO</a>&#160;&#160;&#160;((uint32_t)0x0F000000U)</td></tr>
<tr class="separator:gaf2d7212d83114d355736613e6dc1dbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7147402d137ccaa1c8608fcb1d3d2e01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01">RCC_CFGR_MCO_0</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga7147402d137ccaa1c8608fcb1d3d2e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6ec148346aa17c67aafebcb616dd57b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6ec148346aa17c67aafebcb616dd57b">RCC_CFGR_MCO_1</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:gaa6ec148346aa17c67aafebcb616dd57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad02d5012ff73e9c839b909887ffde7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad02d5012ff73e9c839b909887ffde7f">RCC_CFGR_MCO_2</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:gaad02d5012ff73e9c839b909887ffde7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59d17bb46b86da604ad501946045b244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59d17bb46b86da604ad501946045b244">RCC_CFGR_MCO_3</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga59d17bb46b86da604ad501946045b244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab345908eef02b3029dd78be58baa0c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d">RCC_CFGR_MCO_NOCLOCK</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gab345908eef02b3029dd78be58baa0c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a53ff21eba16600568a228a7a9646a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09a53ff21eba16600568a228a7a9646a">RCC_CFGR_MCO_HSI14</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga09a53ff21eba16600568a228a7a9646a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c817553f5f226b1d661b1448ed820a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a">RCC_CFGR_MCO_LSI</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga96c817553f5f226b1d661b1448ed820a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10ee688b7cf27e652ffd003f177fdcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd">RCC_CFGR_MCO_LSE</a>&#160;&#160;&#160;((uint32_t)0x03000000U)</td></tr>
<tr class="separator:gad10ee688b7cf27e652ffd003f177fdcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f0ac507b8c4e5d443c107d934cfdb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1">RCC_CFGR_MCO_HSI</a>&#160;&#160;&#160;((uint32_t)0x05000000U)</td></tr>
<tr class="separator:ga91f0ac507b8c4e5d443c107d934cfdb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183179f1b1763f38ae88f2d8d90acd70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70">RCC_CFGR_MCO_HSE</a>&#160;&#160;&#160;((uint32_t)0x06000000U)</td></tr>
<tr class="separator:ga183179f1b1763f38ae88f2d8d90acd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1b83ae21df9327e2a705b19ce981da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6">RCC_CFGR_MCO_PLL</a>&#160;&#160;&#160;((uint32_t)0x07000000U)</td></tr>
<tr class="separator:gac1b83ae21df9327e2a705b19ce981da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae22e8103039b7834241c0721bf4852c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae22e8103039b7834241c0721bf4852c9">RCC_CFGR_MCO_HSI48</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:gae22e8103039b7834241c0721bf4852c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2055812655d6acfda9a73dd2e94e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a>&#160;&#160;&#160;((uint32_t)0x70000000U)</td></tr>
<tr class="separator:ga2c2055812655d6acfda9a73dd2e94e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0bd335b38b0a72a0f42661829727fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0bd335b38b0a72a0f42661829727fbd">RCC_CFGR_MCOPRE_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gac0bd335b38b0a72a0f42661829727fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41db56060b3511b3091d081c7c1ef659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41db56060b3511b3091d081c7c1ef659">RCC_CFGR_MCOPRE_DIV2</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga41db56060b3511b3091d081c7c1ef659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae98d1559e9bebb8a7221f23e87772dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae98d1559e9bebb8a7221f23e87772dd">RCC_CFGR_MCOPRE_DIV4</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:gaae98d1559e9bebb8a7221f23e87772dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb847ba58050383bb4f73e743fb05ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb847ba58050383bb4f73e743fb05ee4">RCC_CFGR_MCOPRE_DIV8</a>&#160;&#160;&#160;((uint32_t)0x30000000U)</td></tr>
<tr class="separator:gaeb847ba58050383bb4f73e743fb05ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aaa21720ceabda4cee4c9dcb8684ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf">RCC_CFGR_MCOPRE_DIV16</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga8aaa21720ceabda4cee4c9dcb8684ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4377674783b059ad394bffa7c435d816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4377674783b059ad394bffa7c435d816">RCC_CFGR_MCOPRE_DIV32</a>&#160;&#160;&#160;((uint32_t)0x50000000U)</td></tr>
<tr class="separator:ga4377674783b059ad394bffa7c435d816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga733cee28eca0dbfb1003b741d8115a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga733cee28eca0dbfb1003b741d8115a72">RCC_CFGR_MCOPRE_DIV64</a>&#160;&#160;&#160;((uint32_t)0x60000000U)</td></tr>
<tr class="separator:ga733cee28eca0dbfb1003b741d8115a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d342ce76bcf1263655d2bf6a5fb9b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d342ce76bcf1263655d2bf6a5fb9b70">RCC_CFGR_MCOPRE_DIV128</a>&#160;&#160;&#160;((uint32_t)0x70000000U)</td></tr>
<tr class="separator:ga9d342ce76bcf1263655d2bf6a5fb9b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaaed1755f7701e28fb7a5756b0f80d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaaed1755f7701e28fb7a5756b0f80d0">RCC_CFGR_PLLNODIV</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:gacaaed1755f7701e28fb7a5756b0f80d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76304e842d0244575776a28f82cafcfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde">RCC_CFGR_MCO</a></td></tr>
<tr class="separator:ga76304e842d0244575776a28f82cafcfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02d2500aaedb40c512793f8c38290a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9">RCC_CFGR_MCOSEL_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01">RCC_CFGR_MCO_0</a></td></tr>
<tr class="separator:gab02d2500aaedb40c512793f8c38290a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85fcf02df023f6a18ceb6ba85478ff64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64">RCC_CFGR_MCOSEL_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6ec148346aa17c67aafebcb616dd57b">RCC_CFGR_MCO_1</a></td></tr>
<tr class="separator:ga85fcf02df023f6a18ceb6ba85478ff64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga136d5fb2b22442eca6796b45dfa72d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84">RCC_CFGR_MCOSEL_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad02d5012ff73e9c839b909887ffde7f">RCC_CFGR_MCO_2</a></td></tr>
<tr class="separator:ga136d5fb2b22442eca6796b45dfa72d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2ea37574c4ff4551a32baa511c9a794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2ea37574c4ff4551a32baa511c9a794">RCC_CFGR_MCOSEL_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59d17bb46b86da604ad501946045b244">RCC_CFGR_MCO_3</a></td></tr>
<tr class="separator:gab2ea37574c4ff4551a32baa511c9a794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c19cf3ed733a70e39c2762f4d2b2f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c19cf3ed733a70e39c2762f4d2b2f3b">RCC_CFGR_MCOSEL_NOCLOCK</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d">RCC_CFGR_MCO_NOCLOCK</a></td></tr>
<tr class="separator:ga7c19cf3ed733a70e39c2762f4d2b2f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga074239a59eefef7f079bfe3c96ec98db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga074239a59eefef7f079bfe3c96ec98db">RCC_CFGR_MCOSEL_HSI14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09a53ff21eba16600568a228a7a9646a">RCC_CFGR_MCO_HSI14</a></td></tr>
<tr class="separator:ga074239a59eefef7f079bfe3c96ec98db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa71bd5b8c5cebbb66fdeaa20deb7b43a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa71bd5b8c5cebbb66fdeaa20deb7b43a">RCC_CFGR_MCOSEL_LSI</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a">RCC_CFGR_MCO_LSI</a></td></tr>
<tr class="separator:gaa71bd5b8c5cebbb66fdeaa20deb7b43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ce0f8baa82748e4f6f22da1756d58c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ce0f8baa82748e4f6f22da1756d58c">RCC_CFGR_MCOSEL_LSE</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd">RCC_CFGR_MCO_LSE</a></td></tr>
<tr class="separator:gaf6ce0f8baa82748e4f6f22da1756d58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga534d3a388ad57c61703e978f18cb54fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga534d3a388ad57c61703e978f18cb54fc">RCC_CFGR_MCOSEL_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</a></td></tr>
<tr class="separator:ga534d3a388ad57c61703e978f18cb54fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07eccf5b223ad070f5a3e92fc001d19f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07eccf5b223ad070f5a3e92fc001d19f">RCC_CFGR_MCOSEL_HSI</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1">RCC_CFGR_MCO_HSI</a></td></tr>
<tr class="separator:ga07eccf5b223ad070f5a3e92fc001d19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a859d077eb6af5cf40f7c6b3851dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a859d077eb6af5cf40f7c6b3851dd1">RCC_CFGR_MCOSEL_HSE</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70">RCC_CFGR_MCO_HSE</a></td></tr>
<tr class="separator:gaf4a859d077eb6af5cf40f7c6b3851dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa65442d202aed917e45ca56bf2e85809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa65442d202aed917e45ca56bf2e85809">RCC_CFGR_MCOSEL_PLL_DIV2</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6">RCC_CFGR_MCO_PLL</a></td></tr>
<tr class="separator:gaa65442d202aed917e45ca56bf2e85809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69ab40b253adf8305b76748399c05900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69ab40b253adf8305b76748399c05900">RCC_CFGR_MCOSEL_HSI48</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae22e8103039b7834241c0721bf4852c9">RCC_CFGR_MCO_HSI48</a></td></tr>
<tr class="separator:ga69ab40b253adf8305b76748399c05900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38877547c4cbbb94659d5726f377163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gad38877547c4cbbb94659d5726f377163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11ea196450aac9ac35e283a66afc3da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga11ea196450aac9ac35e283a66afc3da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50433b2663ccee3a4ad2f219da4b74b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50433b2663ccee3a4ad2f219da4b74b6">RCC_CIR_HSI14RDYF</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga50433b2663ccee3a4ad2f219da4b74b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e828b0c59a12915dd35424f3c67de64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e828b0c59a12915dd35424f3c67de64">RCC_CIR_HSI48RDYF</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga0e828b0c59a12915dd35424f3c67de64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66b719e4061294de35af58cc27aba7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gad66b719e4061294de35af58cc27aba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872ba937149a7372138df06f8188ab56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga872ba937149a7372138df06f8188ab56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac714351a6f9dab4741354fb017638580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gac714351a6f9dab4741354fb017638580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5492f9b58600cf66616eb931b48b3c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga5492f9b58600cf66616eb931b48b3c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1854e5c45c0cb76d0cd468a4546505d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1854e5c45c0cb76d0cd468a4546505d4">RCC_CIR_HSI14RDYIE</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga1854e5c45c0cb76d0cd468a4546505d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdba386b047dd2aea9c9b0cd556055cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdba386b047dd2aea9c9b0cd556055cd">RCC_CIR_HSI48RDYIE</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gafdba386b047dd2aea9c9b0cd556055cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982989563f1a95c89bf7f4a25d99f704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga982989563f1a95c89bf7f4a25d99f704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144b5147f3a8d0bfda04618e301986aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga144b5147f3a8d0bfda04618e301986aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b58377908e5c31a684747d0a80ecb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:gad1b58377908e5c31a684747d0a80ecb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9464e8188d717902990b467a9396d238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga9464e8188d717902990b467a9396d238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245af864b194f0c2b2389ea1ee49a396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga245af864b194f0c2b2389ea1ee49a396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc1c15a682f139768c986e281916db12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc1c15a682f139768c986e281916db12">RCC_CIR_HSI14RDYC</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gabc1c15a682f139768c986e281916db12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6692a9bfd5dabbeb87782224cbe2544c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6692a9bfd5dabbeb87782224cbe2544c">RCC_CIR_HSI48RDYC</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga6692a9bfd5dabbeb87782224cbe2544c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813d42b8d48ae6379c053a44870af49d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga813d42b8d48ae6379c053a44870af49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1374d6eae8e7d02d1ad457b65f374a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga1374d6eae8e7d02d1ad457b65f374a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd060cbefaef05487963bbd6c48d7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga5bd060cbefaef05487963bbd6c48d7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345f05d3508a9fd5128208761feb29fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga345f05d3508a9fd5128208761feb29fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7beb383e8769547599b967c24110ddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7beb383e8769547599b967c24110ddf">RCC_APB2RSTR_TIM15RST</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gaa7beb383e8769547599b967c24110ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90337e162315ad0d44c0b99dd9cc71c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90337e162315ad0d44c0b99dd9cc71c2">RCC_APB2RSTR_TIM16RST</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga90337e162315ad0d44c0b99dd9cc71c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc7f1df686835ef47013b29e8e37a1c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc7f1df686835ef47013b29e8e37a1c1">RCC_APB2RSTR_TIM17RST</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:gafc7f1df686835ef47013b29e8e37a1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2c5549f45a276072b498095f8a6ee45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2c5549f45a276072b498095f8a6ee45">RCC_APB2RSTR_DBGMCURST</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gaa2c5549f45a276072b498095f8a6ee45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b818d0d9747621c936ad16c93a4956a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</a></td></tr>
<tr class="separator:ga7b818d0d9747621c936ad16c93a4956a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ca4659706d0e00333d4abff049dc0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga51ca4659706d0e00333d4abff049dc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8680c562fd372b494a160594525d7ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga8680c562fd372b494a160594525d7ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d64bd82cf47a209afebc7d663e28383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383">RCC_APB1RSTR_TIM6RST</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga8d64bd82cf47a209afebc7d663e28383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b1d355ee76ad9a044ad37f1629e760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760">RCC_APB1RSTR_TIM7RST</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga40b1d355ee76ad9a044ad37f1629e760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga773e6d5b419eb2d4b6291c862e04b002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga773e6d5b419eb2d4b6291c862e04b002">RCC_APB1RSTR_TIM14RST</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga773e6d5b419eb2d4b6291c862e04b002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766478ebdcbb647eb3f32962543bd194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194">RCC_APB1RSTR_USART3RST</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga766478ebdcbb647eb3f32962543bd194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc863f9f39da5e17db543a9a6a749fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dc863f9f39da5e17db543a9a6a749fc">RCC_APB1RSTR_USART4RST</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga8dc863f9f39da5e17db543a9a6a749fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd25346a7d7b0009090adfbca899b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gadcd25346a7d7b0009090adfbca899b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51baa4f973f66eb9781d690fa061f97f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51baa4f973f66eb9781d690fa061f97f">RCC_APB1RSTR_USBRST</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga51baa4f973f66eb9781d690fa061f97f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc9931aa7274a24666d5f7c45f77849e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc9931aa7274a24666d5f7c45f77849e">RCC_APB1RSTR_CANRST</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:gabc9931aa7274a24666d5f7c45f77849e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e86fed1a619189c948972c37dbe4e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e86fed1a619189c948972c37dbe4e30">RCC_APB1RSTR_CRSRST</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga1e86fed1a619189c948972c37dbe4e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274d8cb48f0e89831efabea66d64af2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga274d8cb48f0e89831efabea66d64af2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fb9c125237cfe5b6436ca795e7f3564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564">RCC_APB1RSTR_DACRST</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga7fb9c125237cfe5b6436ca795e7f3564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cfc209641d50b28c27155d99f3cf7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cfc209641d50b28c27155d99f3cf7b2">RCC_APB1RSTR_CECRST</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga2cfc209641d50b28c27155d99f3cf7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec179e96393fe6b94db27d42131667b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec179e96393fe6b94db27d42131667b6">RCC_AHBENR_DMAEN</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaec179e96393fe6b94db27d42131667b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga295a704767cb94ee624cbc4dd4c4cd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a">RCC_AHBENR_SRAMEN</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga295a704767cb94ee624cbc4dd4c4cd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a12de126652d191a1bc2c114c3395a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga67a12de126652d191a1bc2c114c3395a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade3ee302bf659a2bfbf75e1a00630242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gade3ee302bf659a2bfbf75e1a00630242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8909660b884f126ab1476daac7999619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8909660b884f126ab1476daac7999619">RCC_AHBENR_GPIOAEN</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga8909660b884f126ab1476daac7999619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7995351a5b0545e8cd86a228d97dcec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7995351a5b0545e8cd86a228d97dcec">RCC_AHBENR_GPIOBEN</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:gab7995351a5b0545e8cd86a228d97dcec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5c4504b7adbb13372e7536123a756b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5c4504b7adbb13372e7536123a756b">RCC_AHBENR_GPIOCEN</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga7e5c4504b7adbb13372e7536123a756b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b7f4fd011c26e100682157c4a59890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07b7f4fd011c26e100682157c4a59890">RCC_AHBENR_GPIODEN</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga07b7f4fd011c26e100682157c4a59890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaadb75d66f86d0da923ef690fd3f35c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaadb75d66f86d0da923ef690fd3f35c7">RCC_AHBENR_GPIOEEN</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gaaadb75d66f86d0da923ef690fd3f35c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c0de1cc7b72b07f81bce3597a63dc39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c0de1cc7b72b07f81bce3597a63dc39">RCC_AHBENR_GPIOFEN</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga9c0de1cc7b72b07f81bce3597a63dc39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8b0a6995390dac918e69df678dc165c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8b0a6995390dac918e69df678dc165c">RCC_AHBENR_TSCEN</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:gaf8b0a6995390dac918e69df678dc165c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c3053f1ce37c9f643f0e31471927ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec179e96393fe6b94db27d42131667b6">RCC_AHBENR_DMAEN</a></td></tr>
<tr class="separator:gac8c3053f1ce37c9f643f0e31471927ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8d638ed385d5e7b7d767aec22aae47a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8d638ed385d5e7b7d767aec22aae47a">RCC_AHBENR_TSEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8b0a6995390dac918e69df678dc165c">RCC_AHBENR_TSCEN</a></td></tr>
<tr class="separator:gad8d638ed385d5e7b7d767aec22aae47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769d849bd5d566595cc0258f5231233f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769d849bd5d566595cc0258f5231233f">RCC_APB2ENR_SYSCFGCOMPEN</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga769d849bd5d566595cc0258f5231233f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae87d8176007c724d3475084779ab261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae87d8176007c724d3475084779ab261">RCC_APB2ENR_ADCEN</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gaae87d8176007c724d3475084779ab261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25852ad4ebc09edc724814de967816bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga25852ad4ebc09edc724814de967816bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08a3510371b9234eb96369c91d3552f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gae08a3510371b9234eb96369c91d3552f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f484ebf07ae2442eb20b588f1f0e858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f484ebf07ae2442eb20b588f1f0e858">RCC_APB2ENR_TIM15EN</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga3f484ebf07ae2442eb20b588f1f0e858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece1d96f631bcf146e5998314fd90910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaece1d96f631bcf146e5998314fd90910">RCC_APB2ENR_TIM16EN</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gaece1d96f631bcf146e5998314fd90910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29e566fb62e24640c55693324801d87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29e566fb62e24640c55693324801d87c">RCC_APB2ENR_TIM17EN</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga29e566fb62e24640c55693324801d87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87db727052e2e14b12cb728ba978ebb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87db727052e2e14b12cb728ba978ebb8">RCC_APB2ENR_DBGMCUEN</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga87db727052e2e14b12cb728ba978ebb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga769d849bd5d566595cc0258f5231233f">RCC_APB2ENR_SYSCFGCOMPEN</a></td></tr>
<tr class="separator:ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae87d8176007c724d3475084779ab261">RCC_APB2ENR_ADCEN</a></td></tr>
<tr class="separator:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0279b1f0ff35c2df728d9653cabc0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c">RCC_APB1ENR_TIM6EN</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gafb0279b1f0ff35c2df728d9653cabc0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab595fbaf4167297d8fe2825e41f41990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990">RCC_APB1ENR_TIM7EN</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gab595fbaf4167297d8fe2825e41f41990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca040bd66d4a54d4d9e9b261c8102799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca040bd66d4a54d4d9e9b261c8102799">RCC_APB1ENR_TIM14EN</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gaca040bd66d4a54d4d9e9b261c8102799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf712b922ee776a972d2efa3da0ea4733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gaf712b922ee776a972d2efa3da0ea4733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdce64692c44bf95efbf2fed054e59be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gafdce64692c44bf95efbf2fed054e59be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab840af4f735ec36419d61c7db3cfa00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gab840af4f735ec36419d61c7db3cfa00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8033e0312aea02ae7eb2d57da13e8298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298">RCC_APB1ENR_USART3EN</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga8033e0312aea02ae7eb2d57da13e8298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3851cfa3889d450e54becc22ea9f73cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3851cfa3889d450e54becc22ea9f73cb">RCC_APB1ENR_USART4EN</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga3851cfa3889d450e54becc22ea9f73cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga563ec3f13e60adc91bc8741c5cc8184f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f">RCC_APB1ENR_USBEN</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga563ec3f13e60adc91bc8741c5cc8184f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad447a7fe0f4949f283ea5617eb0535f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad447a7fe0f4949f283ea5617eb0535f7">RCC_APB1ENR_CANEN</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:gad447a7fe0f4949f283ea5617eb0535f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb31985b64d9ab31a1708405123916cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb31985b64d9ab31a1708405123916cf">RCC_APB1ENR_CRSEN</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:gabb31985b64d9ab31a1708405123916cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087968e2786321fb8645c46b22eea132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132">RCC_APB1ENR_DACEN</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga087968e2786321fb8645c46b22eea132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga962dd269da11e9986f48f6c5708993a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga962dd269da11e9986f48f6c5708993a8">RCC_APB1ENR_CECEN</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga962dd269da11e9986f48f6c5708993a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00145f8814cb9a5b180d76499d97aead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga00145f8814cb9a5b180d76499d97aead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca81172ed857ce6b94582fcaada87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaafca81172ed857ce6b94582fcaada87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e761cf5e09906a38e9c7e8e750514c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a>&#160;&#160;&#160;((uint32_t)0x00000018U)</td></tr>
<tr class="separator:gaa9e761cf5e09906a38e9c7e8e750514c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf168a5913ecf4eb6eb5f87a825aa58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf168a5913ecf4eb6eb5f87a825aa58">RCC_BDCR_LSEDRV_0</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga2bf168a5913ecf4eb6eb5f87a825aa58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a3c17caf7eb216d874b7cf1d90358e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9a3c17caf7eb216d874b7cf1d90358e">RCC_BDCR_LSEDRV_1</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gaa9a3c17caf7eb216d874b7cf1d90358e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe30dbd38f6456990ee641648bc05d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>&#160;&#160;&#160;((uint32_t)0x00000300U)</td></tr>
<tr class="separator:gabe30dbd38f6456990ee641648bc05d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6701d58e40e4c16e9be49436fcbe23d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0">RCC_BDCR_RTCSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga6701d58e40e4c16e9be49436fcbe23d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac4e378027f3293ec520ed6d18c633f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4">RCC_BDCR_RTCSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gaac4e378027f3293ec520ed6d18c633f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c65ae31ae9175346857b1ace10645c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9c65ae31ae9175346857b1ace10645c">RCC_BDCR_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gaf9c65ae31ae9175346857b1ace10645c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f6cd2e581dabf6d442145603033205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07f6cd2e581dabf6d442145603033205">RCC_BDCR_RTCSEL_LSE</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga07f6cd2e581dabf6d442145603033205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66773d3ffb98fb0c7a72e39a224f1cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66773d3ffb98fb0c7a72e39a224f1cfd">RCC_BDCR_RTCSEL_LSI</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga66773d3ffb98fb0c7a72e39a224f1cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9db61bfa161573b4225c147d4ea0c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9db61bfa161573b4225c147d4ea0c3e">RCC_BDCR_RTCSEL_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000300U)</td></tr>
<tr class="separator:gac9db61bfa161573b4225c147d4ea0c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gab569110e757aee573ebf9ad80812e8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27b69a225968d4cc74a0390b729a3baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27b69a225968d4cc74a0390b729a3baf">RCC_CSR_V18PWRRSTF</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga27b69a225968d4cc74a0390b729a3baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:gafc26c5996b14005a70afbeaa29aae716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14163f80ac0b005217eb318d0639afef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga14163f80ac0b005217eb318d0639afef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga16e89534934436ee8958440882b71e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga675455250b91f125d52f5d347c2c0fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga465307306b8e94ad8ed61f8aa62b62e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga465307306b8e94ad8ed61f8aa62b62e5">RCC_CSR_OBL</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a></td></tr>
<tr class="separator:ga465307306b8e94ad8ed61f8aa62b62e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga327f966b6e8dc82dc0ac950539ce0407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga327f966b6e8dc82dc0ac950539ce0407">RCC_AHBRSTR_GPIOARST</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga327f966b6e8dc82dc0ac950539ce0407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07dc17b79c908bdbf9cf196947d0035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab07dc17b79c908bdbf9cf196947d0035">RCC_AHBRSTR_GPIOBRST</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:gab07dc17b79c908bdbf9cf196947d0035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b837c7b81c1a4b8f986c23b7c5b5afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa">RCC_AHBRSTR_GPIOCRST</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga5b837c7b81c1a4b8f986c23b7c5b5afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9054c3b77b70344f0edb27e3397fee77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9054c3b77b70344f0edb27e3397fee77">RCC_AHBRSTR_GPIODRST</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga9054c3b77b70344f0edb27e3397fee77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf573d4f175347ee5083f8b790695f611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf573d4f175347ee5083f8b790695f611">RCC_AHBRSTR_GPIOERST</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gaf573d4f175347ee5083f8b790695f611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e619b0f46c362da4e814d044e9bf86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74e619b0f46c362da4e814d044e9bf86">RCC_AHBRSTR_GPIOFRST</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga74e619b0f46c362da4e814d044e9bf86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a8ba350376d5f385e502dad368969f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8ba350376d5f385e502dad368969f7">RCC_AHBRSTR_TSCRST</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga2a8ba350376d5f385e502dad368969f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc559f3b723f20f822a9997e5f5ff75f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc559f3b723f20f822a9997e5f5ff75f">RCC_AHBRSTR_TSRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8ba350376d5f385e502dad368969f7">RCC_AHBRSTR_TSCRST</a></td></tr>
<tr class="separator:gabc559f3b723f20f822a9997e5f5ff75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022892b6d0e4ee671b82e7f6552b0074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga022892b6d0e4ee671b82e7f6552b0074">RCC_CFGR2_PREDIV</a>&#160;&#160;&#160;((uint32_t)0x0000000FU)</td></tr>
<tr class="separator:ga022892b6d0e4ee671b82e7f6552b0074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1f0d8a6688249c93d4342577606e372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1f0d8a6688249c93d4342577606e372">RCC_CFGR2_PREDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gab1f0d8a6688249c93d4342577606e372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga366cc6535b0cda619b093c8ae767a6df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga366cc6535b0cda619b093c8ae767a6df">RCC_CFGR2_PREDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga366cc6535b0cda619b093c8ae767a6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30046625da7957a6788875d126481d26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30046625da7957a6788875d126481d26">RCC_CFGR2_PREDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga30046625da7957a6788875d126481d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae60373eb10b355df5bddf6e077e5fa72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae60373eb10b355df5bddf6e077e5fa72">RCC_CFGR2_PREDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gae60373eb10b355df5bddf6e077e5fa72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ab86296ea2711b6365499106e4c4b5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ab86296ea2711b6365499106e4c4b5a">RCC_CFGR2_PREDIV_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga9ab86296ea2711b6365499106e4c4b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8beaa356ccf238b4f9d8ef61dbeae7b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8beaa356ccf238b4f9d8ef61dbeae7b1">RCC_CFGR2_PREDIV_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga8beaa356ccf238b4f9d8ef61dbeae7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554c3890138f4fabc86af31ec7508f26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga554c3890138f4fabc86af31ec7508f26">RCC_CFGR2_PREDIV_DIV3</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga554c3890138f4fabc86af31ec7508f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03989668fed9fe564f60fb13cfcae681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03989668fed9fe564f60fb13cfcae681">RCC_CFGR2_PREDIV_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00000003U)</td></tr>
<tr class="separator:ga03989668fed9fe564f60fb13cfcae681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d5a6f6ad3d9865ed8b6ab562c254d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51d5a6f6ad3d9865ed8b6ab562c254d0">RCC_CFGR2_PREDIV_DIV5</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga51d5a6f6ad3d9865ed8b6ab562c254d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad76c4165380e49e9d9784e7bf5fab1b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad76c4165380e49e9d9784e7bf5fab1b6">RCC_CFGR2_PREDIV_DIV6</a>&#160;&#160;&#160;((uint32_t)0x00000005U)</td></tr>
<tr class="separator:gad76c4165380e49e9d9784e7bf5fab1b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63b565a6b48cee1ea49a0be9f2f9185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa63b565a6b48cee1ea49a0be9f2f9185">RCC_CFGR2_PREDIV_DIV7</a>&#160;&#160;&#160;((uint32_t)0x00000006U)</td></tr>
<tr class="separator:gaa63b565a6b48cee1ea49a0be9f2f9185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25aec8f8ebb84c4716db308dc179339b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25aec8f8ebb84c4716db308dc179339b">RCC_CFGR2_PREDIV_DIV8</a>&#160;&#160;&#160;((uint32_t)0x00000007U)</td></tr>
<tr class="separator:ga25aec8f8ebb84c4716db308dc179339b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a9c6bb08a63295636119df733d0f9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97a9c6bb08a63295636119df733d0f9f">RCC_CFGR2_PREDIV_DIV9</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga97a9c6bb08a63295636119df733d0f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b94190a5066c1679c7d82c652536445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b94190a5066c1679c7d82c652536445">RCC_CFGR2_PREDIV_DIV10</a>&#160;&#160;&#160;((uint32_t)0x00000009U)</td></tr>
<tr class="separator:ga2b94190a5066c1679c7d82c652536445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9932904c30e68bb7b52cea28cbeae69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9932904c30e68bb7b52cea28cbeae69">RCC_CFGR2_PREDIV_DIV11</a>&#160;&#160;&#160;((uint32_t)0x0000000AU)</td></tr>
<tr class="separator:gac9932904c30e68bb7b52cea28cbeae69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5402db0b8522c06ce3e1ff6813a508f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5402db0b8522c06ce3e1ff6813a508f0">RCC_CFGR2_PREDIV_DIV12</a>&#160;&#160;&#160;((uint32_t)0x0000000BU)</td></tr>
<tr class="separator:ga5402db0b8522c06ce3e1ff6813a508f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35fc61c8c5b86c6b1d484a132bb3e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae35fc61c8c5b86c6b1d484a132bb3e45">RCC_CFGR2_PREDIV_DIV13</a>&#160;&#160;&#160;((uint32_t)0x0000000CU)</td></tr>
<tr class="separator:gae35fc61c8c5b86c6b1d484a132bb3e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d58f429410f5aaa9475a3a4b63492bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d58f429410f5aaa9475a3a4b63492bc">RCC_CFGR2_PREDIV_DIV14</a>&#160;&#160;&#160;((uint32_t)0x0000000DU)</td></tr>
<tr class="separator:ga7d58f429410f5aaa9475a3a4b63492bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga579a0cc7dcca708fef65e3217c55666e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga579a0cc7dcca708fef65e3217c55666e">RCC_CFGR2_PREDIV_DIV15</a>&#160;&#160;&#160;((uint32_t)0x0000000EU)</td></tr>
<tr class="separator:ga579a0cc7dcca708fef65e3217c55666e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d845a26c3d1e98a883e6e1007c401e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95d845a26c3d1e98a883e6e1007c401e">RCC_CFGR2_PREDIV_DIV16</a>&#160;&#160;&#160;((uint32_t)0x0000000FU)</td></tr>
<tr class="separator:ga95d845a26c3d1e98a883e6e1007c401e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7ecf61cefe76571a3492ec9f9df6407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7ecf61cefe76571a3492ec9f9df6407">RCC_CFGR3_USART1SW</a>&#160;&#160;&#160;((uint32_t)0x00000003U)</td></tr>
<tr class="separator:gab7ecf61cefe76571a3492ec9f9df6407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c8a42d41af73ea167f23af4e14a16a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c8a42d41af73ea167f23af4e14a16a">RCC_CFGR3_USART1SW_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga68c8a42d41af73ea167f23af4e14a16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6720ded5376daa5b634d1f2b21f99db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6720ded5376daa5b634d1f2b21f99db0">RCC_CFGR3_USART1SW_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga6720ded5376daa5b634d1f2b21f99db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5468e5cf3a5f069717e7dfb4b3811c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5468e5cf3a5f069717e7dfb4b3811c08">RCC_CFGR3_USART1SW_PCLK</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga5468e5cf3a5f069717e7dfb4b3811c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4df150a834b1d29c3ea9497c02518aa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4df150a834b1d29c3ea9497c02518aa2">RCC_CFGR3_USART1SW_SYSCLK</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga4df150a834b1d29c3ea9497c02518aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab80ddbf35c3372ce39ae60f7b10c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ab80ddbf35c3372ce39ae60f7b10c2e">RCC_CFGR3_USART1SW_LSE</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga1ab80ddbf35c3372ce39ae60f7b10c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39f135c5df8435a0b04cb5d0895de7f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39f135c5df8435a0b04cb5d0895de7f0">RCC_CFGR3_USART1SW_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000003U)</td></tr>
<tr class="separator:ga39f135c5df8435a0b04cb5d0895de7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5a2d49d45df299ff751fb904570d070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5a2d49d45df299ff751fb904570d070">RCC_CFGR3_I2C1SW</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gae5a2d49d45df299ff751fb904570d070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad1d0cd9a6442ea0a9de886f7e2f0ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad1d0cd9a6442ea0a9de886f7e2f0ecc">RCC_CFGR3_I2C1SW_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gaad1d0cd9a6442ea0a9de886f7e2f0ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5654d9fb8dfeb19e55cffc9a7c280ec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5654d9fb8dfeb19e55cffc9a7c280ec3">RCC_CFGR3_I2C1SW_SYSCLK</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga5654d9fb8dfeb19e55cffc9a7c280ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af3b9205dcc951e615711998db2ac85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0af3b9205dcc951e615711998db2ac85">RCC_CFGR3_CECSW</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga0af3b9205dcc951e615711998db2ac85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d913344eeb2e43d2e2b5496094e117a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d913344eeb2e43d2e2b5496094e117a">RCC_CFGR3_CECSW_HSI_DIV244</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga0d913344eeb2e43d2e2b5496094e117a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30db0193d1d2ea80115ef50d3ed79e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30db0193d1d2ea80115ef50d3ed79e9d">RCC_CFGR3_CECSW_LSE</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga30db0193d1d2ea80115ef50d3ed79e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga503920c61d15d8950905089bea2957cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga503920c61d15d8950905089bea2957cf">RCC_CFGR3_USBSW</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga503920c61d15d8950905089bea2957cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492ba88fcbab4758d2d0adb0f0ed211a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga492ba88fcbab4758d2d0adb0f0ed211a">RCC_CFGR3_USBSW_HSI48</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga492ba88fcbab4758d2d0adb0f0ed211a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fdcac6df16259d42d2d728fb2150fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fdcac6df16259d42d2d728fb2150fa3">RCC_CFGR3_USBSW_PLLCLK</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga9fdcac6df16259d42d2d728fb2150fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990dfdd4bb37aac15b451332946d036a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga990dfdd4bb37aac15b451332946d036a">RCC_CFGR3_USART2SW</a>&#160;&#160;&#160;((uint32_t)0x00030000U)</td></tr>
<tr class="separator:ga990dfdd4bb37aac15b451332946d036a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb59ad73c087175032fffdf76a8c948"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cb59ad73c087175032fffdf76a8c948">RCC_CFGR3_USART2SW_0</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga5cb59ad73c087175032fffdf76a8c948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39cd2eae24dae1b804dc1d6767d8a113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39cd2eae24dae1b804dc1d6767d8a113">RCC_CFGR3_USART2SW_1</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga39cd2eae24dae1b804dc1d6767d8a113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d6c591013de0f3ea2951fcacaca2cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d6c591013de0f3ea2951fcacaca2cb0">RCC_CFGR3_USART2SW_PCLK</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga4d6c591013de0f3ea2951fcacaca2cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4b9a3ddc198cd2154c475f12e0cfe7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4b9a3ddc198cd2154c475f12e0cfe7c">RCC_CFGR3_USART2SW_SYSCLK</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gaa4b9a3ddc198cd2154c475f12e0cfe7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga632060be27546401b095c0e08ddc8ea3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga632060be27546401b095c0e08ddc8ea3">RCC_CFGR3_USART2SW_LSE</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga632060be27546401b095c0e08ddc8ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae22816802a0c183ebb42f2b93d0cb500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae22816802a0c183ebb42f2b93d0cb500">RCC_CFGR3_USART2SW_HSI</a>&#160;&#160;&#160;((uint32_t)0x00030000U)</td></tr>
<tr class="separator:gae22816802a0c183ebb42f2b93d0cb500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf600a82eec2d1445e91af6f98baf042e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf600a82eec2d1445e91af6f98baf042e">RCC_CR2_HSI14ON</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaf600a82eec2d1445e91af6f98baf042e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b35b97ca54ca0e6fe7053c4d500f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28b35b97ca54ca0e6fe7053c4d500f04">RCC_CR2_HSI14RDY</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga28b35b97ca54ca0e6fe7053c4d500f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9533da17718a4111cd8e1108b41d3a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9533da17718a4111cd8e1108b41d3a4">RCC_CR2_HSI14DIS</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gaa9533da17718a4111cd8e1108b41d3a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45b76ccb2dacdf483d281725ce92d61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45b76ccb2dacdf483d281725ce92d61a">RCC_CR2_HSI14TRIM</a>&#160;&#160;&#160;((uint32_t)0x000000F8U)</td></tr>
<tr class="separator:ga45b76ccb2dacdf483d281725ce92d61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b4ef4b9ba4e72a044b1149dae3eadb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b4ef4b9ba4e72a044b1149dae3eadb">RCC_CR2_HSI14CAL</a>&#160;&#160;&#160;((uint32_t)0x0000FF00U)</td></tr>
<tr class="separator:ga77b4ef4b9ba4e72a044b1149dae3eadb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceaadfc83cd86426748c5107b423bb21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaceaadfc83cd86426748c5107b423bb21">RCC_CR2_HSI48ON</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gaceaadfc83cd86426748c5107b423bb21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad03958340799f21487003f60b823d02e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad03958340799f21487003f60b823d02e">RCC_CR2_HSI48RDY</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gad03958340799f21487003f60b823d02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c84ff1962d1d21c8c11d2ac172a3e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c84ff1962d1d21c8c11d2ac172a3e6f">RCC_CR2_HSI48CAL</a>&#160;&#160;&#160;((uint32_t)0xFF000000U)</td></tr>
<tr class="separator:ga4c84ff1962d1d21c8c11d2ac172a3e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f815420351c6ab3c901463668b0af7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f815420351c6ab3c901463668b0af7b">RTC_TAMPER1_SUPPORT</a></td></tr>
<tr class="separator:ga5f815420351c6ab3c901463668b0af7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5f9e9499976d75e2c003ab62234f386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f9e9499976d75e2c003ab62234f386">RTC_TAMPER3_SUPPORT</a></td></tr>
<tr class="separator:gaa5f9e9499976d75e2c003ab62234f386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac20072ff39de14b8bb381fa3886db8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac20072ff39de14b8bb381fa3886db8dd">RTC_BACKUP_SUPPORT</a></td></tr>
<tr class="separator:gac20072ff39de14b8bb381fa3886db8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4887fc23a1888a9430bb25770f4c0272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4887fc23a1888a9430bb25770f4c0272">RTC_WAKEUP_SUPPORT</a></td></tr>
<tr class="separator:ga4887fc23a1888a9430bb25770f4c0272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3152952ac385ee1ce8dd868978d3fce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3152952ac385ee1ce8dd868978d3fce9">RTC_TR_PM</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga3152952ac385ee1ce8dd868978d3fce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42435e015e9f5052245c366ae08d655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42435e015e9f5052245c366ae08d655">RTC_TR_HT</a>&#160;&#160;&#160;((uint32_t)0x00300000U)</td></tr>
<tr class="separator:gad42435e015e9f5052245c366ae08d655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c9af54381689d893ba1b11eb33cd866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866">RTC_TR_HT_0</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga1c9af54381689d893ba1b11eb33cd866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b3ba2cc471b86d041df3c2a1a9ef121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121">RTC_TR_HT_1</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga7b3ba2cc471b86d041df3c2a1a9ef121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8211df481853649722383e0d8fb06d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8211df481853649722383e0d8fb06d5">RTC_TR_HU</a>&#160;&#160;&#160;((uint32_t)0x000F0000U)</td></tr>
<tr class="separator:gac8211df481853649722383e0d8fb06d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddad920d5681960fa702b988ef1f82be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be">RTC_TR_HU_0</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gaddad920d5681960fa702b988ef1f82be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6206d385d3b3e127b1e63be48f83a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63">RTC_TR_HU_1</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gae6206d385d3b3e127b1e63be48f83a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e264504542ec2d9b06036e938f7f79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d">RTC_TR_HU_2</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga6e264504542ec2d9b06036e938f7f79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40763d3ed48e9f707784bdfd65a9c3ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca">RTC_TR_HU_3</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga40763d3ed48e9f707784bdfd65a9c3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64cf91576871a8108d6ee2f48970bb4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64cf91576871a8108d6ee2f48970bb4a">RTC_TR_MNT</a>&#160;&#160;&#160;((uint32_t)0x00007000U)</td></tr>
<tr class="separator:ga64cf91576871a8108d6ee2f48970bb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga752747aa90bf35bd57b16bffc7294dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc">RTC_TR_MNT_0</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga752747aa90bf35bd57b16bffc7294dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1837f65a11192dd9b8bf249c31ccef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7">RTC_TR_MNT_1</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gaa1837f65a11192dd9b8bf249c31ccef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f27fb43718df0797664acd2d9c95c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a">RTC_TR_MNT_2</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga5f27fb43718df0797664acd2d9c95c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e86f4fc04232fd0294966434708e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84e86f4fc04232fd0294966434708e06">RTC_TR_MNU</a>&#160;&#160;&#160;((uint32_t)0x00000F00U)</td></tr>
<tr class="separator:ga84e86f4fc04232fd0294966434708e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad91d7700822050a352e53aff372a697b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b">RTC_TR_MNU_0</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gad91d7700822050a352e53aff372a697b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9c3087e3d4cd490af8334e99467f1dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc">RTC_TR_MNU_1</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gad9c3087e3d4cd490af8334e99467f1dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac01a9e4b358ea062bf1c66069a28c126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126">RTC_TR_MNU_2</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gac01a9e4b358ea062bf1c66069a28c126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b76249e63af249061c0c5532a2a4e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5">RTC_TR_MNU_3</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga75b76249e63af249061c0c5532a2a4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae39b22025a36d1e4e185e4be2bf326f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae39b22025a36d1e4e185e4be2bf326f">RTC_TR_ST</a>&#160;&#160;&#160;((uint32_t)0x00000070U)</td></tr>
<tr class="separator:gaae39b22025a36d1e4e185e4be2bf326f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0a53dc60816e0790ba69eaff3e87cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0">RTC_TR_ST_0</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gaf0a53dc60816e0790ba69eaff3e87cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga948beb7166b70f1fa9e9148a8b6bd3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9">RTC_TR_ST_1</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga948beb7166b70f1fa9e9148a8b6bd3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5f0413990c26a5cf9a857d10243e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b">RTC_TR_ST_2</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga4d5f0413990c26a5cf9a857d10243e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga747711823db36121b78c0eebb6140ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga747711823db36121b78c0eebb6140ca1">RTC_TR_SU</a>&#160;&#160;&#160;((uint32_t)0x0000000FU)</td></tr>
<tr class="separator:ga747711823db36121b78c0eebb6140ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4132b0e9d72ff72df7e0062a1e081ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3">RTC_TR_SU_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga4132b0e9d72ff72df7e0062a1e081ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eef03c1de3719d801c970eec53e7500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500">RTC_TR_SU_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga6eef03c1de3719d801c970eec53e7500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbe7e738c8adaaf24f6faca467d6fde2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2">RTC_TR_SU_2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gabbe7e738c8adaaf24f6faca467d6fde2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44e19720b6691f63ba4f0c38a1fd7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3">RTC_TR_SU_3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gab44e19720b6691f63ba4f0c38a1fd7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14d55b6d841825ec65736e08c09b1d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14d55b6d841825ec65736e08c09b1d83">RTC_DR_YT</a>&#160;&#160;&#160;((uint32_t)0x00F00000U)</td></tr>
<tr class="separator:ga14d55b6d841825ec65736e08c09b1d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a733698a85cc8f26d346ec8c61c7937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937">RTC_DR_YT_0</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga4a733698a85cc8f26d346ec8c61c7937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa48c7c9f31a74b6d3b04443ce0414ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9">RTC_DR_YT_1</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gaa48c7c9f31a74b6d3b04443ce0414ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c15cd22daf2ef6f9ea6f7341897a435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435">RTC_DR_YT_2</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga5c15cd22daf2ef6f9ea6f7341897a435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e7cf7875d489f89d949178e0294d555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555">RTC_DR_YT_3</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga4e7cf7875d489f89d949178e0294d555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd1bdc8fad3fdeb14058c9158f39ae9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e">RTC_DR_YU</a>&#160;&#160;&#160;((uint32_t)0x000F0000U)</td></tr>
<tr class="separator:gafd1bdc8fad3fdeb14058c9158f39ae9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeda03e9857e9009b6212df5f97a5d09f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f">RTC_DR_YU_0</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gaeda03e9857e9009b6212df5f97a5d09f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0b5f7684e31cb1665a848b91601249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249">RTC_DR_YU_1</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gadb0b5f7684e31cb1665a848b91601249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f200469dbc8159adc3b4f25375b601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601">RTC_DR_YU_2</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga01f200469dbc8159adc3b4f25375b601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592372ccddc93b10e81ed705c9c0f9bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc">RTC_DR_YU_3</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga592372ccddc93b10e81ed705c9c0f9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f46c349f75a31973e094729fe96543f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f46c349f75a31973e094729fe96543f">RTC_DR_WDU</a>&#160;&#160;&#160;((uint32_t)0x0000E000U)</td></tr>
<tr class="separator:ga6f46c349f75a31973e094729fe96543f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30cb803b191670a41aea89a91e53fe61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61">RTC_DR_WDU_0</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga30cb803b191670a41aea89a91e53fe61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd26d3601bf8b119af8f96a65a1de60e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e">RTC_DR_WDU_1</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gabd26d3601bf8b119af8f96a65a1de60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e907e5efced7628e9933e7cfb4cac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6">RTC_DR_WDU_2</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga77e907e5efced7628e9933e7cfb4cac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f0d3ce1c6c6785bd8fbae556f68b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31">RTC_DR_MT</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga26f0d3ce1c6c6785bd8fbae556f68b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9221f60ccf3581f3c543fdedddf4372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9221f60ccf3581f3c543fdedddf4372">RTC_DR_MU</a>&#160;&#160;&#160;((uint32_t)0x00000F00U)</td></tr>
<tr class="separator:gac9221f60ccf3581f3c543fdedddf4372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54f64678df9fe08a2afd732c275ae7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0">RTC_DR_MU_0</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga54f64678df9fe08a2afd732c275ae7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7845ded502c4cc9faeeb6215955f6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1">RTC_DR_MU_1</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gac7845ded502c4cc9faeeb6215955f6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a14479cfe6791d300b9a556d158abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe">RTC_DR_MU_2</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga47a14479cfe6791d300b9a556d158abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a420b221dec229c053295c44bcac1b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1">RTC_DR_MU_3</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga2a420b221dec229c053295c44bcac1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e40cec8161ee20176d92d547fef350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52e40cec8161ee20176d92d547fef350">RTC_DR_DT</a>&#160;&#160;&#160;((uint32_t)0x00000030U)</td></tr>
<tr class="separator:ga52e40cec8161ee20176d92d547fef350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8823ee9be7a191912aeef8252517b8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6">RTC_DR_DT_0</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga8823ee9be7a191912aeef8252517b8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546b218e45c1297e39a586204268cf9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d">RTC_DR_DT_1</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga546b218e45c1297e39a586204268cf9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba04cbc99cf442c7e6155bef625c5663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba04cbc99cf442c7e6155bef625c5663">RTC_DR_DU</a>&#160;&#160;&#160;((uint32_t)0x0000000FU)</td></tr>
<tr class="separator:gaba04cbc99cf442c7e6155bef625c5663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ffd9b610a0ba3f1caad707ff2fb0a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f">RTC_DR_DU_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga0ffd9b610a0ba3f1caad707ff2fb0a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79b5d9f674be2ecf85c964da6ac0a2a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4">RTC_DR_DU_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga79b5d9f674be2ecf85c964da6ac0a2a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1668f84ec4ddec10f6bcff65983df05b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b">RTC_DR_DU_2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga1668f84ec4ddec10f6bcff65983df05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54e249241aebdda778618f35dce9f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66">RTC_DR_DU_3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gad54e249241aebdda778618f35dce9f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cdfa862acfa6068b7ba847f77269d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cdfa862acfa6068b7ba847f77269d60">RTC_CR_COE</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga3cdfa862acfa6068b7ba847f77269d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f81115ef3fd366de73e84ab667d369b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f81115ef3fd366de73e84ab667d369b">RTC_CR_OSEL</a>&#160;&#160;&#160;((uint32_t)0x00600000U)</td></tr>
<tr class="separator:ga8f81115ef3fd366de73e84ab667d369b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe506838823e3b172a9ed4a3fec7321a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a">RTC_CR_OSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gabe506838823e3b172a9ed4a3fec7321a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fb33aaad62c71bbba2f96652eefb8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c">RTC_CR_OSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga15fb33aaad62c71bbba2f96652eefb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f21b5adadbcc5eb255683d5decc9cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53f21b5adadbcc5eb255683d5decc9cb">RTC_CR_POL</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga53f21b5adadbcc5eb255683d5decc9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197c587884b9c1dcb2970e9ec2589b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga197c587884b9c1dcb2970e9ec2589b41">RTC_CR_COSEL</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga197c587884b9c1dcb2970e9ec2589b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a793580db48c66a98e44cbda6e0daef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a793580db48c66a98e44cbda6e0daef">RTC_CR_BCK</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga2a793580db48c66a98e44cbda6e0daef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220cf6237eac208acc8ae4c55e0b5e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga220cf6237eac208acc8ae4c55e0b5e6f">RTC_CR_SUB1H</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga220cf6237eac208acc8ae4c55e0b5e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae1a8439d08e28289398dcf3c2b4b47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae1a8439d08e28289398dcf3c2b4b47b">RTC_CR_ADD1H</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gaae1a8439d08e28289398dcf3c2b4b47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf376dffb9f2777ef275f23410e35600d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf376dffb9f2777ef275f23410e35600d">RTC_CR_TSIE</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gaf376dffb9f2777ef275f23410e35600d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e0a1419830a16667cea4f6454913226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e0a1419830a16667cea4f6454913226">RTC_CR_WUTIE</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga5e0a1419830a16667cea4f6454913226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9138f75267bd93f8de6738225217d583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9138f75267bd93f8de6738225217d583">RTC_CR_ALRAIE</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga9138f75267bd93f8de6738225217d583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94fa98ca8cac9078b9bb82c89593d3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94fa98ca8cac9078b9bb82c89593d3c0">RTC_CR_TSE</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga94fa98ca8cac9078b9bb82c89593d3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga061be0d3cdea721e5cb695cda0699bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga061be0d3cdea721e5cb695cda0699bc3">RTC_CR_WUTE</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga061be0d3cdea721e5cb695cda0699bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8cdeac61f06e4737800b64a901d584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8cdeac61f06e4737800b64a901d584">RTC_CR_ALRAE</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga8a8cdeac61f06e4737800b64a901d584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2706e31a1bc8d95b682fe47611e0dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2706e31a1bc8d95b682fe47611e0dd3">RTC_CR_FMT</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gab2706e31a1bc8d95b682fe47611e0dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34d50a3eff3364e6da4fefed9962a054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34d50a3eff3364e6da4fefed9962a054">RTC_CR_BYPSHAD</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga34d50a3eff3364e6da4fefed9962a054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646ef1071cacc2d30bbef5597c817021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga646ef1071cacc2d30bbef5597c817021">RTC_CR_REFCKON</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga646ef1071cacc2d30bbef5597c817021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad076bde34be7d24f088fd2c003b7a7f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad076bde34be7d24f088fd2c003b7a7f7">RTC_CR_TSEDGE</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gad076bde34be7d24f088fd2c003b7a7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a2d55571417d9dfb05826b40d997b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54a2d55571417d9dfb05826b40d997b0">RTC_CR_WUCKSEL</a>&#160;&#160;&#160;((uint32_t)0x00000007U)</td></tr>
<tr class="separator:ga54a2d55571417d9dfb05826b40d997b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f03056e9aa78c133af90b60af72ba79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79">RTC_CR_WUCKSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga6f03056e9aa78c133af90b60af72ba79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360f7ccf7a89c5091f4affe6d1019215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215">RTC_CR_WUCKSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga360f7ccf7a89c5091f4affe6d1019215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad247ac722f6900744cdc16f8f45ed923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923">RTC_CR_WUCKSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gad247ac722f6900744cdc16f8f45ed923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05189137cfd0e73903d9b70d071656b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05189137cfd0e73903d9b70d071656b9">RTC_ISR_RECALPF</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga05189137cfd0e73903d9b70d071656b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cbbb7637689d5396c719a6ddb04fe2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cbbb7637689d5396c719a6ddb04fe2b">RTC_ISR_TAMP3F</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga9cbbb7637689d5396c719a6ddb04fe2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb176578e53b2d8e24a94c8d0212845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdb176578e53b2d8e24a94c8d0212845">RTC_ISR_TAMP2F</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gabdb176578e53b2d8e24a94c8d0212845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae738b22f6a8123026921a1d14f9547c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae738b22f6a8123026921a1d14f9547c0">RTC_ISR_TAMP1F</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gae738b22f6a8123026921a1d14f9547c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766c238f964072decba204c7fce850ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga766c238f964072decba204c7fce850ff">RTC_ISR_TSOVF</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga766c238f964072decba204c7fce850ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c0a60dbfc5f1570a48afe450395484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c0a60dbfc5f1570a48afe450395484">RTC_ISR_TSF</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga68c0a60dbfc5f1570a48afe450395484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eb5960300a402210e5378d78ce22766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4eb5960300a402210e5378d78ce22766">RTC_ISR_WUTF</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga4eb5960300a402210e5378d78ce22766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96605e50a347507b7f274e9cd894a02c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96605e50a347507b7f274e9cd894a02c">RTC_ISR_ALRAF</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga96605e50a347507b7f274e9cd894a02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0eb2f998cd3e7325974347cb2a3d25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0eb2f998cd3e7325974347cb2a3d25a">RTC_ISR_INIT</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gae0eb2f998cd3e7325974347cb2a3d25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16dcc6973c611e087030cdb15203972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab16dcc6973c611e087030cdb15203972">RTC_ISR_INITF</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gab16dcc6973c611e087030cdb15203972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd683e789841f7d3f138709ffdbfbf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd683e789841f7d3f138709ffdbfbf8">RTC_ISR_RSF</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga9bd683e789841f7d3f138709ffdbfbf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b229bace5ba0c0b48bfeb5efc445292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b229bace5ba0c0b48bfeb5efc445292">RTC_ISR_INITS</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga7b229bace5ba0c0b48bfeb5efc445292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4536a874336778ac11109f14573eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4536a874336778ac11109f14573eb9">RTC_ISR_SHPF</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga1c4536a874336778ac11109f14573eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e753321211e19bc48736fe0d30a7f40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e753321211e19bc48736fe0d30a7f40">RTC_ISR_WUTWF</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga0e753321211e19bc48736fe0d30a7f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d420b5c3f8623cf1116d42fa164be7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d420b5c3f8623cf1116d42fa164be7e">RTC_ISR_ALRAWF</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga4d420b5c3f8623cf1116d42fa164be7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad248dca1e9532ba31f98d3ec9d2f8711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad248dca1e9532ba31f98d3ec9d2f8711">RTC_PRER_PREDIV_A</a>&#160;&#160;&#160;((uint32_t)0x007F0000U)</td></tr>
<tr class="separator:gad248dca1e9532ba31f98d3ec9d2f8711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17bbd4e569a76446df089752cb41b1cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17bbd4e569a76446df089752cb41b1cb">RTC_PRER_PREDIV_S</a>&#160;&#160;&#160;((uint32_t)0x00007FFFU)</td></tr>
<tr class="separator:ga17bbd4e569a76446df089752cb41b1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e412c1448a7e20974f5b46129799eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e412c1448a7e20974f5b46129799eeb">RTC_WUTR_WUT</a>&#160;&#160;&#160;((uint32_t)0x0000FFFFU)</td></tr>
<tr class="separator:ga2e412c1448a7e20974f5b46129799eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ed557e4451ffd3e869bb9ca393d47f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ed557e4451ffd3e869bb9ca393d47f9">RTC_ALRMAR_MSK4</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga8ed557e4451ffd3e869bb9ca393d47f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a7fdc1719b3159e099c3979da26dd92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a7fdc1719b3159e099c3979da26dd92">RTC_ALRMAR_WDSEL</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga5a7fdc1719b3159e099c3979da26dd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934ea7910b5f5988f6c46ae4703dc29b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga934ea7910b5f5988f6c46ae4703dc29b">RTC_ALRMAR_DT</a>&#160;&#160;&#160;((uint32_t)0x30000000U)</td></tr>
<tr class="separator:ga934ea7910b5f5988f6c46ae4703dc29b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb880cece843ba5314120abcf14e9fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc">RTC_ALRMAR_DT_0</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga0cb880cece843ba5314120abcf14e9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2e76ce2645d0c9d2587d4172edcd58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58">RTC_ALRMAR_DT_1</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga6e2e76ce2645d0c9d2587d4172edcd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784589946bdf3ca0d675cc22d9bafbbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga784589946bdf3ca0d675cc22d9bafbbf">RTC_ALRMAR_DU</a>&#160;&#160;&#160;((uint32_t)0x0F000000U)</td></tr>
<tr class="separator:ga784589946bdf3ca0d675cc22d9bafbbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga687a85ed4e7623bdb60196f706ab62e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9">RTC_ALRMAR_DU_0</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga687a85ed4e7623bdb60196f706ab62e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2ec65de047fdece20083f030cc6cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd">RTC_ALRMAR_DU_1</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga8d2ec65de047fdece20083f030cc6cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0050d5e8d64e4f684e325446ea173a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a">RTC_ALRMAR_DU_2</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:gaeb0050d5e8d64e4f684e325446ea173a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a55db963d0707fc0ae14bffc51c297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297">RTC_ALRMAR_DU_3</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga79a55db963d0707fc0ae14bffc51c297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337fba397cab4beb204f4f6e6ddc4bf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga337fba397cab4beb204f4f6e6ddc4bf3">RTC_ALRMAR_MSK3</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga337fba397cab4beb204f4f6e6ddc4bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab68dc30427951b19aecf399b0ae2900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab68dc30427951b19aecf399b0ae2900">RTC_ALRMAR_PM</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gaab68dc30427951b19aecf399b0ae2900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55bc04190e9eaa916144fa2d1777cbfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55bc04190e9eaa916144fa2d1777cbfb">RTC_ALRMAR_HT</a>&#160;&#160;&#160;((uint32_t)0x00300000U)</td></tr>
<tr class="separator:ga55bc04190e9eaa916144fa2d1777cbfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4165b904cdf6bdf4ed6c892d73953453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453">RTC_ALRMAR_HT_0</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga4165b904cdf6bdf4ed6c892d73953453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab50f98903ad0183c52c40375d45d4d77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77">RTC_ALRMAR_HT_1</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gab50f98903ad0183c52c40375d45d4d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga491fda42cfad244596737347fe157142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga491fda42cfad244596737347fe157142">RTC_ALRMAR_HU</a>&#160;&#160;&#160;((uint32_t)0x000F0000U)</td></tr>
<tr class="separator:ga491fda42cfad244596737347fe157142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756c2c137f6d1f89bba95347245b014c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c">RTC_ALRMAR_HU_0</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga756c2c137f6d1f89bba95347245b014c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2068b4116fca73a63b1c98f51902acef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef">RTC_ALRMAR_HU_1</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga2068b4116fca73a63b1c98f51902acef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7642e83ff425a1fe2695d1100ce7c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35">RTC_ALRMAR_HU_2</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:gab7642e83ff425a1fe2695d1100ce7c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f516916142b3ea6110619e8dc600d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a">RTC_ALRMAR_HU_3</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga9f516916142b3ea6110619e8dc600d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478d62d55a42779c558e9ba16aec74cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478d62d55a42779c558e9ba16aec74cc">RTC_ALRMAR_MSK2</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga478d62d55a42779c558e9ba16aec74cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02edb2d87b7fe9936a0cffa96d4a7297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02edb2d87b7fe9936a0cffa96d4a7297">RTC_ALRMAR_MNT</a>&#160;&#160;&#160;((uint32_t)0x00007000U)</td></tr>
<tr class="separator:ga02edb2d87b7fe9936a0cffa96d4a7297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dab36fbc475b7ec4442020f159601c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6">RTC_ALRMAR_MNT_0</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga0dab36fbc475b7ec4442020f159601c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6782f11cc7f8edf401dec2ff436d7968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968">RTC_ALRMAR_MNT_1</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga6782f11cc7f8edf401dec2ff436d7968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf766f39637efe114b38a1aceb352328d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d">RTC_ALRMAR_MNT_2</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gaf766f39637efe114b38a1aceb352328d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d67ff770aa27509d79afde1865c845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22d67ff770aa27509d79afde1865c845">RTC_ALRMAR_MNU</a>&#160;&#160;&#160;((uint32_t)0x00000F00U)</td></tr>
<tr class="separator:ga22d67ff770aa27509d79afde1865c845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5ead84647f92b0d1efcf8decb0dd8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f">RTC_ALRMAR_MNU_0</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gaeb5ead84647f92b0d1efcf8decb0dd8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656311cb5632dbc9b4fb5dd2288a6e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66">RTC_ALRMAR_MNU_1</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga656311cb5632dbc9b4fb5dd2288a6e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc164d7ff70842858281cfaff5f29374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374">RTC_ALRMAR_MNU_2</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gadc164d7ff70842858281cfaff5f29374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e1199b4140613e8a1dbe283dd89c772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772">RTC_ALRMAR_MNU_3</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga4e1199b4140613e8a1dbe283dd89c772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8862250866a358ff3095852f45a160c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8862250866a358ff3095852f45a160c1">RTC_ALRMAR_MSK1</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga8862250866a358ff3095852f45a160c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b623884457edb89f48a2a100aff183a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b623884457edb89f48a2a100aff183a">RTC_ALRMAR_ST</a>&#160;&#160;&#160;((uint32_t)0x00000070U)</td></tr>
<tr class="separator:ga0b623884457edb89f48a2a100aff183a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae5c1ad41702da26788f5ef52c0d05ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca">RTC_ALRMAR_ST_0</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gaae5c1ad41702da26788f5ef52c0d05ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e771d8055c52a1186d3f47dd567457a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a">RTC_ALRMAR_ST_1</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga2e771d8055c52a1186d3f47dd567457a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fdfe4a92c7ab0c326dc9f2638318f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97">RTC_ALRMAR_ST_2</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga7fdfe4a92c7ab0c326dc9f2638318f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ec4171be73457bc3dba78bd246e35b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8ec4171be73457bc3dba78bd246e35b">RTC_ALRMAR_SU</a>&#160;&#160;&#160;((uint32_t)0x0000000FU)</td></tr>
<tr class="separator:gab8ec4171be73457bc3dba78bd246e35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf99585af681202a201178f8156dffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe">RTC_ALRMAR_SU_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaaaf99585af681202a201178f8156dffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d7edbd0609415ca3a328f8498c4a63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c">RTC_ALRMAR_SU_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga9d7edbd0609415ca3a328f8498c4a63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga485a8c274aa56f705dc1363484d7085f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f">RTC_ALRMAR_SU_2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga485a8c274aa56f705dc1363484d7085f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d41833996dbd77a0bfbcd9889957a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2">RTC_ALRMAR_SU_3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gad9d41833996dbd77a0bfbcd9889957a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d21f29da0e92b2744719aab37278b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d21f29da0e92b2744719aab37278b07">RTC_WPR_KEY</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:ga2d21f29da0e92b2744719aab37278b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3881f27b6c7a5c7609b1393682144aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3881f27b6c7a5c7609b1393682144aed">RTC_SSR_SS</a>&#160;&#160;&#160;((uint32_t)0x0000FFFFU)</td></tr>
<tr class="separator:ga3881f27b6c7a5c7609b1393682144aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6131eb8c293b98bc5a6c7a4bb1920450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6131eb8c293b98bc5a6c7a4bb1920450">RTC_SHIFTR_SUBFS</a>&#160;&#160;&#160;((uint32_t)0x00007FFFU)</td></tr>
<tr class="separator:ga6131eb8c293b98bc5a6c7a4bb1920450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fee932563d21382db9ecad458356af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fee932563d21382db9ecad458356af2">RTC_SHIFTR_ADD1S</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga8fee932563d21382db9ecad458356af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b3d044be3e63573a5f0d4d14d8e3b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84b3d044be3e63573a5f0d4d14d8e3b0">RTC_TSTR_PM</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga84b3d044be3e63573a5f0d4d14d8e3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5765274cda5284899563191cb505235a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5765274cda5284899563191cb505235a">RTC_TSTR_HT</a>&#160;&#160;&#160;((uint32_t)0x00300000U)</td></tr>
<tr class="separator:ga5765274cda5284899563191cb505235a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b682daaa79917786d55c2bf44a80325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325">RTC_TSTR_HT_0</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga3b682daaa79917786d55c2bf44a80325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a35c1a1f98f2aeb73235d940922f9cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf">RTC_TSTR_HT_1</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga9a35c1a1f98f2aeb73235d940922f9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12107fe82e4f9de5ae4fdd6c169a846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf12107fe82e4f9de5ae4fdd6c169a846">RTC_TSTR_HU</a>&#160;&#160;&#160;((uint32_t)0x000F0000U)</td></tr>
<tr class="separator:gaf12107fe82e4f9de5ae4fdd6c169a846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a235fd8965c706e7f57327f6e5ce72d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d">RTC_TSTR_HU_0</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga1a235fd8965c706e7f57327f6e5ce72d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f2bc31a8d01d7621de40d146b15fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7">RTC_TSTR_HU_1</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga56f2bc31a8d01d7621de40d146b15fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d848f11cf3130bb6560d117f97b7da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3">RTC_TSTR_HU_2</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga5d848f11cf3130bb6560d117f97b7da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703c813d88b2c9ab350cb0218ff4bbe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7">RTC_TSTR_HU_3</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga703c813d88b2c9ab350cb0218ff4bbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9743a3843868c712945a7c408183ad73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9743a3843868c712945a7c408183ad73">RTC_TSTR_MNT</a>&#160;&#160;&#160;((uint32_t)0x00007000U)</td></tr>
<tr class="separator:ga9743a3843868c712945a7c408183ad73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04bea9e3f4645257b8bd955f3ba80ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce">RTC_TSTR_MNT_0</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gaf04bea9e3f4645257b8bd955f3ba80ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf30459ae8455ad0fb382dd866446c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83">RTC_TSTR_MNT_1</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gadf30459ae8455ad0fb382dd866446c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga513f78562b18cfc36f52e80be9cb20d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5">RTC_TSTR_MNT_2</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga513f78562b18cfc36f52e80be9cb20d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b186af486822cc015cfec613f5cba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64b186af486822cc015cfec613f5cba9">RTC_TSTR_MNU</a>&#160;&#160;&#160;((uint32_t)0x00000F00U)</td></tr>
<tr class="separator:ga64b186af486822cc015cfec613f5cba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ff1f79f2ab33d00a979979d486bc44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44">RTC_TSTR_MNU_0</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gab8ff1f79f2ab33d00a979979d486bc44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506d192fef16558c9b0b7ed9e1a9147c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c">RTC_TSTR_MNU_1</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga506d192fef16558c9b0b7ed9e1a9147c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407a93c758b95a1ebf3c41c36fb6f07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e">RTC_TSTR_MNU_2</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga407a93c758b95a1ebf3c41c36fb6f07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55cd85d2e58a819637d15f70f7179a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0">RTC_TSTR_MNU_3</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gac55cd85d2e58a819637d15f70f7179a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbdebcd1da2ea191cca51c222345f15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbdebcd1da2ea191cca51c222345f15">RTC_TSTR_ST</a>&#160;&#160;&#160;((uint32_t)0x00000070U)</td></tr>
<tr class="separator:ga9fbdebcd1da2ea191cca51c222345f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d733a561ad71ee4c63c4e0a3ed5f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32">RTC_TSTR_ST_0</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga90d733a561ad71ee4c63c4e0a3ed5f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga807073dc98612721530a79df5b5c265a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a">RTC_TSTR_ST_1</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga807073dc98612721530a79df5b5c265a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee05d278bdd457b4f61d797e45520d13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13">RTC_TSTR_ST_2</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gaee05d278bdd457b4f61d797e45520d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d8fa76d45faccfe931d6227b29565a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0d8fa76d45faccfe931d6227b29565a">RTC_TSTR_SU</a>&#160;&#160;&#160;((uint32_t)0x0000000FU)</td></tr>
<tr class="separator:gac0d8fa76d45faccfe931d6227b29565a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8990f4d1d493012289778e854c52e97e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e">RTC_TSTR_SU_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga8990f4d1d493012289778e854c52e97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6f4275d2a15e7307363124c03a64a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4">RTC_TSTR_SU_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaab6f4275d2a15e7307363124c03a64a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5610b3103a8a6653204f4fe7e9ea8587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587">RTC_TSTR_SU_2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga5610b3103a8a6653204f4fe7e9ea8587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28790ae937a50ba6fb4aff5a9f5afbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb">RTC_TSTR_SU_3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga28790ae937a50ba6fb4aff5a9f5afbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c76ea431470b87f22e7854bd5438d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c76ea431470b87f22e7854bd5438d2f">RTC_TSDR_WDU</a>&#160;&#160;&#160;((uint32_t)0x0000E000U)</td></tr>
<tr class="separator:ga4c76ea431470b87f22e7854bd5438d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e9cbf062e41eecacccde522e24452c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1">RTC_TSDR_WDU_0</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga4e9cbf062e41eecacccde522e24452c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44259df3c6dc88e8168c7dcd5e6abf91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91">RTC_TSDR_WDU_1</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga44259df3c6dc88e8168c7dcd5e6abf91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2add59486679cc53f521c139d72852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852">RTC_TSDR_WDU_2</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga7f2add59486679cc53f521c139d72852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bce43482443f2038a8eebc681067dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bce43482443f2038a8eebc681067dd7">RTC_TSDR_MT</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga7bce43482443f2038a8eebc681067dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5912337df16624b4703d2065c5fdf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5912337df16624b4703d2065c5fdf4">RTC_TSDR_MU</a>&#160;&#160;&#160;((uint32_t)0x00000F00U)</td></tr>
<tr class="separator:ga2a5912337df16624b4703d2065c5fdf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf9d23d49e121268a25445a7eed2f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35">RTC_TSDR_MU_0</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga9cf9d23d49e121268a25445a7eed2f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49093134e4ead8b4990e5e1628db0692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692">RTC_TSDR_MU_1</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga49093134e4ead8b4990e5e1628db0692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f31eb674f5a67402b6a3eb578b70a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5">RTC_TSDR_MU_2</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gad7f31eb674f5a67402b6a3eb578b70a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad67666c54ef1be79a500484a5e755827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827">RTC_TSDR_MU_3</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gad67666c54ef1be79a500484a5e755827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39c9ff61f3b622b829aa9354ca84e44e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39c9ff61f3b622b829aa9354ca84e44e">RTC_TSDR_DT</a>&#160;&#160;&#160;((uint32_t)0x00000030U)</td></tr>
<tr class="separator:ga39c9ff61f3b622b829aa9354ca84e44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e02a917946bddaa027a04538576533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533">RTC_TSDR_DT_0</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga81e02a917946bddaa027a04538576533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga886739ae0e8c0f6144dbd774c203ed5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f">RTC_TSDR_DT_1</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga886739ae0e8c0f6144dbd774c203ed5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace7ca73ebca21ed3a17315f06757042a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace7ca73ebca21ed3a17315f06757042a">RTC_TSDR_DU</a>&#160;&#160;&#160;((uint32_t)0x0000000FU)</td></tr>
<tr class="separator:gace7ca73ebca21ed3a17315f06757042a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b7eccac0c3cd20a3f3cd8bce1693ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad">RTC_TSDR_DU_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga08b7eccac0c3cd20a3f3cd8bce1693ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa43ed53b8109ff32755885127ba987ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce">RTC_TSDR_DU_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaa43ed53b8109ff32755885127ba987ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b3d774b7df9cff6e6eecafa7c42a059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059">RTC_TSDR_DU_2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga1b3d774b7df9cff6e6eecafa7c42a059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209573a43dd1f21ef569d75593ad03f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8">RTC_TSDR_DU_3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga209573a43dd1f21ef569d75593ad03f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb913ce5f1c0e341b308d9b5858bfa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fb913ce5f1c0e341b308d9b5858bfa9">RTC_TSSSR_SS</a>&#160;&#160;&#160;((uint32_t)0x0000FFFFU)</td></tr>
<tr class="separator:ga2fb913ce5f1c0e341b308d9b5858bfa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b13b9724302c25fbca76684f5968528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b13b9724302c25fbca76684f5968528">RTC_CALR_CALP</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga9b13b9724302c25fbca76684f5968528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f8c7f5f5bf772c81170a2eab055557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28f8c7f5f5bf772c81170a2eab055557">RTC_CALR_CALW8</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga28f8c7f5f5bf772c81170a2eab055557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70857526590d6f7e25d9551187105583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70857526590d6f7e25d9551187105583">RTC_CALR_CALW16</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga70857526590d6f7e25d9551187105583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44fcacd12e1cfc1fa823c798cb6a7663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44fcacd12e1cfc1fa823c798cb6a7663">RTC_CALR_CALM</a>&#160;&#160;&#160;((uint32_t)0x000001FFU)</td></tr>
<tr class="separator:ga44fcacd12e1cfc1fa823c798cb6a7663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeffec95cc4cbbdbc77e907818b8c7ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd">RTC_CALR_CALM_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaeffec95cc4cbbdbc77e907818b8c7ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b908b77786838e5e2e8a1ee2cbbeeff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff">RTC_CALR_CALM_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga4b908b77786838e5e2e8a1ee2cbbeeff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad09f14c1ff24a01d51d5b6c0bba220d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6">RTC_CALR_CALM_2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gad09f14c1ff24a01d51d5b6c0bba220d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9146fbef6a53896f3160c89ed651b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90">RTC_CALR_CALM_3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gac9146fbef6a53896f3160c89ed651b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe04fc9762d3f680f9145a50898c27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b">RTC_CALR_CALM_4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga5fe04fc9762d3f680f9145a50898c27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4966c71cab83be4069e0566222d375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375">RTC_CALR_CALM_5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gadc4966c71cab83be4069e0566222d375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae240b185d0c9c6e314a456627e6e4834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834">RTC_CALR_CALM_6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gae240b185d0c9c6e314a456627e6e4834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8880325073e167137366402f15d5683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683">RTC_CALR_CALM_7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gab8880325073e167137366402f15d5683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8381cc75166acfc4b4c686ad7e5e599a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a">RTC_CALR_CALM_8</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga8381cc75166acfc4b4c686ad7e5e599a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4489ae67aa0f5da8168ccb3ccc340af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4489ae67aa0f5da8168ccb3ccc340af0">RTC_TAFCR_PC15MODE</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga4489ae67aa0f5da8168ccb3ccc340af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0694fc4ff9124ee25146aa04d1123034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0694fc4ff9124ee25146aa04d1123034">RTC_TAFCR_PC15VALUE</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga0694fc4ff9124ee25146aa04d1123034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7704d05949a09ed16a35a18900fc8e2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7704d05949a09ed16a35a18900fc8e2e">RTC_TAFCR_PC14MODE</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga7704d05949a09ed16a35a18900fc8e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga610cf4335cb75c611a152d4d5ab81ee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga610cf4335cb75c611a152d4d5ab81ee5">RTC_TAFCR_PC14VALUE</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga610cf4335cb75c611a152d4d5ab81ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b91999c7f1b7e411118ccedec2be4fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b91999c7f1b7e411118ccedec2be4fb">RTC_TAFCR_PC13MODE</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga1b91999c7f1b7e411118ccedec2be4fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22f28933f09d066c8404ed3a6a59eba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22f28933f09d066c8404ed3a6a59eba0">RTC_TAFCR_PC13VALUE</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga22f28933f09d066c8404ed3a6a59eba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ef294e75771913e4a47386f42a23f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef294e75771913e4a47386f42a23f72">RTC_TAFCR_TAMPPUDIS</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga9ef294e75771913e4a47386f42a23f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b73d2b8da78967a6f594dbffe58c222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b73d2b8da78967a6f594dbffe58c222">RTC_TAFCR_TAMPPRCH</a>&#160;&#160;&#160;((uint32_t)0x00006000U)</td></tr>
<tr class="separator:ga7b73d2b8da78967a6f594dbffe58c222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae010ed965c1e968cc14f988d50662546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae010ed965c1e968cc14f988d50662546">RTC_TAFCR_TAMPPRCH_0</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gae010ed965c1e968cc14f988d50662546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f0faa59aa4490d696d1fec767aae41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f0faa59aa4490d696d1fec767aae41">RTC_TAFCR_TAMPPRCH_1</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga16f0faa59aa4490d696d1fec767aae41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1cb37c43747c779f7db2842a2582e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1cb37c43747c779f7db2842a2582e67">RTC_TAFCR_TAMPFLT</a>&#160;&#160;&#160;((uint32_t)0x00001800U)</td></tr>
<tr class="separator:gab1cb37c43747c779f7db2842a2582e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa356fb5db5ab398728afef0ae39214c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa356fb5db5ab398728afef0ae39214c4">RTC_TAFCR_TAMPFLT_0</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gaa356fb5db5ab398728afef0ae39214c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga472efa1bd3c9462cbd058d73a7d6525e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga472efa1bd3c9462cbd058d73a7d6525e">RTC_TAFCR_TAMPFLT_1</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga472efa1bd3c9462cbd058d73a7d6525e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad84446486b8c9f640fa54d50ecc0e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad84446486b8c9f640fa54d50ecc0e1">RTC_TAFCR_TAMPFREQ</a>&#160;&#160;&#160;((uint32_t)0x00000700U)</td></tr>
<tr class="separator:ga8ad84446486b8c9f640fa54d50ecc0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e7f69e04759d1b0667e56830a6f2ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54e7f69e04759d1b0667e56830a6f2ea">RTC_TAFCR_TAMPFREQ_0</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga54e7f69e04759d1b0667e56830a6f2ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb533067640fcf87ad77027ce936e9b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb533067640fcf87ad77027ce936e9b7">RTC_TAFCR_TAMPFREQ_1</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gabb533067640fcf87ad77027ce936e9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf532e727bfe6c7fc7822d15f9436e1b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf532e727bfe6c7fc7822d15f9436e1b5">RTC_TAFCR_TAMPFREQ_2</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gaf532e727bfe6c7fc7822d15f9436e1b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac929fab94fdca2d1b3b3cf7c93fe6e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac929fab94fdca2d1b3b3cf7c93fe6e49">RTC_TAFCR_TAMPTS</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gac929fab94fdca2d1b3b3cf7c93fe6e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga890a7b3d51af77fd381528eb6639aaf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga890a7b3d51af77fd381528eb6639aaf2">RTC_TAFCR_TAMP3TRG</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga890a7b3d51af77fd381528eb6639aaf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8b2b80932b84a1bc7d399fba1a311e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e8b2b80932b84a1bc7d399fba1a311e">RTC_TAFCR_TAMP3E</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga4e8b2b80932b84a1bc7d399fba1a311e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c4d227971b56e3160c71b7479c769d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2c4d227971b56e3160c71b7479c769d">RTC_TAFCR_TAMP2TRG</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gad2c4d227971b56e3160c71b7479c769d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e98a0062ef81bcbc790a8d77720a61c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e98a0062ef81bcbc790a8d77720a61c">RTC_TAFCR_TAMP2E</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga7e98a0062ef81bcbc790a8d77720a61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0fb33b24d2ebc19e7fe52f0661a3085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0fb33b24d2ebc19e7fe52f0661a3085">RTC_TAFCR_TAMPIE</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gaa0fb33b24d2ebc19e7fe52f0661a3085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f85925873bcd3f795417053bfc5f33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76f85925873bcd3f795417053bfc5f33">RTC_TAFCR_TAMP1TRG</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga76f85925873bcd3f795417053bfc5f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68c195cf709d18cd426560302b97852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa68c195cf709d18cd426560302b97852">RTC_TAFCR_TAMP1E</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaa68c195cf709d18cd426560302b97852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9515fd74e3bcf03f4e62d8c7e1b070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d9515fd74e3bcf03f4e62d8c7e1b070">RTC_TAFCR_ALARMOUTTYPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22f28933f09d066c8404ed3a6a59eba0">RTC_TAFCR_PC13VALUE</a></td></tr>
<tr class="separator:ga8d9515fd74e3bcf03f4e62d8c7e1b070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0550ccc175ff54e560cc5fb96fbb2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b0550ccc175ff54e560cc5fb96fbb2c">RTC_ALRMASSR_MASKSS</a>&#160;&#160;&#160;((uint32_t)0x0F000000U)</td></tr>
<tr class="separator:ga7b0550ccc175ff54e560cc5fb96fbb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeebbc0dfc0a20887ef3582feaa5f1c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b">RTC_ALRMASSR_MASKSS_0</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:gaeebbc0dfc0a20887ef3582feaa5f1c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbdb202f388835593843f480c3b3af57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57">RTC_ALRMASSR_MASKSS_1</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:gabbdb202f388835593843f480c3b3af57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95feb5de45a74d7c75c1fc6515c32870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870">RTC_ALRMASSR_MASKSS_2</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga95feb5de45a74d7c75c1fc6515c32870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94c65876a1baf0984a6f85aa836b8d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0">RTC_ALRMASSR_MASKSS_3</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:gae94c65876a1baf0984a6f85aa836b8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a6b683531fded4e2a77d047da7eb203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a6b683531fded4e2a77d047da7eb203">RTC_ALRMASSR_SS</a>&#160;&#160;&#160;((uint32_t)0x00007FFFU)</td></tr>
<tr class="separator:ga4a6b683531fded4e2a77d047da7eb203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0d7c3115465079f04cfb97a7faabc59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0d7c3115465079f04cfb97a7faabc59">RTC_BKP0R</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFFU)</td></tr>
<tr class="separator:gae0d7c3115465079f04cfb97a7faabc59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbc4b6dfeff87332124f271b86eb0c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbc4b6dfeff87332124f271b86eb0c56">RTC_BKP1R</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFFU)</td></tr>
<tr class="separator:gafbc4b6dfeff87332124f271b86eb0c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34fda9ee6115f0de9588e22c46602d89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34fda9ee6115f0de9588e22c46602d89">RTC_BKP2R</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFFU)</td></tr>
<tr class="separator:ga34fda9ee6115f0de9588e22c46602d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90403ff99c08f0abc379447823e5e841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90403ff99c08f0abc379447823e5e841">RTC_BKP3R</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFFU)</td></tr>
<tr class="separator:ga90403ff99c08f0abc379447823e5e841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeed1b338e9526d817a1fd01304b8851c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeed1b338e9526d817a1fd01304b8851c">RTC_BKP4R</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFFU)</td></tr>
<tr class="separator:gaeed1b338e9526d817a1fd01304b8851c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70de60adf3ddd7d029bb2c6ae26d9584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70de60adf3ddd7d029bb2c6ae26d9584">RTC_BKP_NUMBER</a>&#160;&#160;&#160;((uint32_t)0x00000005U)</td></tr>
<tr class="separator:ga70de60adf3ddd7d029bb2c6ae26d9584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2616a10f5118cdc68fbdf0582481e124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga2616a10f5118cdc68fbdf0582481e124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261af22667719a32b3ce566c1e261936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</a>&#160;&#160;&#160;((uint32_t)0x00000038U)</td></tr>
<tr class="separator:ga261af22667719a32b3ce566c1e261936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa364b123cf797044094cc229330ce321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gaa364b123cf797044094cc229330ce321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e93d18c8966964ed1926d5ca87ef46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga45e93d18c8966964ed1926d5ca87ef46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b823d564e9d90150bcc6744b4ed622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga28b823d564e9d90150bcc6744b4ed622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f154374b58c0234f82ea326cb303a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga5f154374b58c0234f82ea326cb303a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e236047e05106cf1ba7929766311382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga0e236047e05106cf1ba7929766311382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3828b6114d16fada0dea07b902377a5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3828b6114d16fada0dea07b902377a5c">SPI_CR1_CRCL</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga3828b6114d16fada0dea07b902377a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378953916b7701bd49f063c0366b703f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga378953916b7701bd49f063c0366b703f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23c590d98279634af05550702a806da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaf23c590d98279634af05550702a806da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eee671793983a3bd669c9173b2ce210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga3eee671793983a3bd669c9173b2ce210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94612b95395eff626f5f3d7d28352dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gae94612b95395eff626f5f3d7d28352dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e7d9d05424a68e6b02b82280541dbd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e7d9d05424a68e6b02b82280541dbd2">SPI_CR2_NSSP</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga2e7d9d05424a68e6b02b82280541dbd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e3f41fa2150831afaac191046087f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2">SPI_CR2_FRF</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga09e3f41fa2150831afaac191046087f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18705567de7ab52a62e5ef3ba27418b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gaf18705567de7ab52a62e5ef3ba27418b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f683a1252ccaf625cae1a978989b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga23f683a1252ccaf625cae1a978989b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad72d3bea8f7b00a3aed164205560883e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad72d3bea8f7b00a3aed164205560883e">SPI_CR2_DS</a>&#160;&#160;&#160;((uint32_t)0x00000F00U)</td></tr>
<tr class="separator:gad72d3bea8f7b00a3aed164205560883e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8b0bd4da867611af0da029844516da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c8b0bd4da867611af0da029844516da">SPI_CR2_DS_0</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga1c8b0bd4da867611af0da029844516da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a617224e715578574d6ecd4218624e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6a617224e715578574d6ecd4218624e">SPI_CR2_DS_1</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gac6a617224e715578574d6ecd4218624e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadab568575d59e159d7b607216a02c802"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadab568575d59e159d7b607216a02c802">SPI_CR2_DS_2</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gadab568575d59e159d7b607216a02c802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05715df3b87f83b5caf3509e7b2eb34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab05715df3b87f83b5caf3509e7b2eb34">SPI_CR2_DS_3</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gab05715df3b87f83b5caf3509e7b2eb34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e02994914afef4270508bc3219db477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e02994914afef4270508bc3219db477">SPI_CR2_FRXTH</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga6e02994914afef4270508bc3219db477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9d127b9a82de6ac3bbd50943f4691cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9d127b9a82de6ac3bbd50943f4691cc">SPI_CR2_LDMARX</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gaa9d127b9a82de6ac3bbd50943f4691cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1fe5d3bde9983ff16a5227671642e1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1fe5d3bde9983ff16a5227671642e1d">SPI_CR2_LDMATX</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gae1fe5d3bde9983ff16a5227671642e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e14de547aa06864abcd4b0422d8b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga40e14de547aa06864abcd4b0422d8b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81bd052f0b2e819ddd6bb16c2292a2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">SPI_SR_CHSIDE</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga81bd052f0b2e819ddd6bb16c2292a2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d3292e963499c0e9a36869909229e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga13d3292e963499c0e9a36869909229e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e543fa9584fd636032a3ee735f750b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga69e543fa9584fd636032a3ee735f750b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa043349833dc7b8138969c64f63adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gabaa043349833dc7b8138969c64f63adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d902302c5eb81ce4a57029de281232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gaa8d902302c5eb81ce4a57029de281232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3498df67729ae048dc5f315ef7c16bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gaa3498df67729ae048dc5f315ef7c16bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace2c7cac9431231663af42e6f5aabce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6">SPI_SR_FRE</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gace2c7cac9431231663af42e6f5aabce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60df84101c523802832c4d1a2895d665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60df84101c523802832c4d1a2895d665">SPI_SR_FRLVL</a>&#160;&#160;&#160;((uint32_t)0x00000600U)</td></tr>
<tr class="separator:ga60df84101c523802832c4d1a2895d665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa71097020570fca9a40525ab885006c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa71097020570fca9a40525ab885006c6">SPI_SR_FRLVL_0</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gaa71097020570fca9a40525ab885006c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab005ca7ab6c83b59888e4f6185fd2495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab005ca7ab6c83b59888e4f6185fd2495">SPI_SR_FRLVL_1</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gab005ca7ab6c83b59888e4f6185fd2495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17880f1e186033ebc6917c008a623371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17880f1e186033ebc6917c008a623371">SPI_SR_FTLVL</a>&#160;&#160;&#160;((uint32_t)0x00001800U)</td></tr>
<tr class="separator:ga17880f1e186033ebc6917c008a623371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39582c6501a37d23965a05094b45b960"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39582c6501a37d23965a05094b45b960">SPI_SR_FTLVL_0</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga39582c6501a37d23965a05094b45b960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaecd73445c075217abe6443b3788d702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaecd73445c075217abe6443b3788d702">SPI_SR_FTLVL_1</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gaaecd73445c075217abe6443b3788d702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4da7d7f05a28d1aaa52ec557e55e1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad">SPI_DR_DR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFFU)</td></tr>
<tr class="separator:gaa4da7d7f05a28d1aaa52ec557e55e1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae968658ab837800723eafcc21af10247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247">SPI_CRCPR_CRCPOLY</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFFU)</td></tr>
<tr class="separator:gae968658ab837800723eafcc21af10247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a01a578c2c7bb4e587a8f1610843181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181">SPI_RXCRCR_RXCRC</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFFU)</td></tr>
<tr class="separator:ga3a01a578c2c7bb4e587a8f1610843181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c69dc721e89e40056999b64572dff09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09">SPI_TXCRCR_TXCRC</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFFU)</td></tr>
<tr class="separator:ga1c69dc721e89e40056999b64572dff09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c362b3d703698a7891f032f6b29056f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f">SPI_I2SCFGR_CHLEN</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga9c362b3d703698a7891f032f6b29056f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc12f9d2003ab169a3f68e9d809f84ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae">SPI_I2SCFGR_DATLEN</a>&#160;&#160;&#160;((uint32_t)0x00000006U)</td></tr>
<tr class="separator:gacc12f9d2003ab169a3f68e9d809f84ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20ad624085d2e533eea3662cb03d8fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa">SPI_I2SCFGR_DATLEN_0</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaa20ad624085d2e533eea3662cb03d8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6e940d195fa1633cb1b23414f00412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412">SPI_I2SCFGR_DATLEN_1</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gadf6e940d195fa1633cb1b23414f00412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c5be1f1c8b4689643e04cd5034e7f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f">SPI_I2SCFGR_CKPOL</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga5c5be1f1c8b4689643e04cd5034e7f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a822a80be3a51524b42491248f8031f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f">SPI_I2SCFGR_I2SSTD</a>&#160;&#160;&#160;((uint32_t)0x00000030U)</td></tr>
<tr class="separator:ga7a822a80be3a51524b42491248f8031f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeba0a45703463dfe05334364bdacbe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8">SPI_I2SCFGR_I2SSTD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gafeba0a45703463dfe05334364bdacbe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0142a3667f59bce9bae80d31e88a124a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a">SPI_I2SCFGR_I2SSTD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga0142a3667f59bce9bae80d31e88a124a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a29efc32a31f903e89b7ddcd20857b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b">SPI_I2SCFGR_PCMSYNC</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga66a29efc32a31f903e89b7ddcd20857b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf09fd11f6f97000266b30b015bf2cb68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68">SPI_I2SCFGR_I2SCFG</a>&#160;&#160;&#160;((uint32_t)0x00000300U)</td></tr>
<tr class="separator:gaf09fd11f6f97000266b30b015bf2cb68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421c94680ee8a2583419e2b0c89e995e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e">SPI_I2SCFGR_I2SCFG_0</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga421c94680ee8a2583419e2b0c89e995e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c398b9e79fcc61a497f9d7dd910352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352">SPI_I2SCFGR_I2SCFG_1</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga80c398b9e79fcc61a497f9d7dd910352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d76c7552c91bbd5cbac70d9c56ebb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">SPI_I2SCFGR_I2SE</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga30d76c7552c91bbd5cbac70d9c56ebb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99763414b3c2f11fcfecb1f93eb6701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gae99763414b3c2f11fcfecb1f93eb6701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga406ce88b2580a421f5b28bdbeb303543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543">SPI_I2SPR_I2SDIV</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:ga406ce88b2580a421f5b28bdbeb303543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d6d4136a5ae12f9bd5940324282355a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a">SPI_I2SPR_ODD</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga3d6d4136a5ae12f9bd5940324282355a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25669c3686c0c577d2d371ac09200ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0">SPI_I2SPR_MCKOE</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga25669c3686c0c577d2d371ac09200ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae844133af99402c342767b0406cb874d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae844133af99402c342767b0406cb874d">SYSCFG_CFGR1_MEM_MODE</a>&#160;&#160;&#160;((uint32_t)0x00000003U)</td></tr>
<tr class="separator:gae844133af99402c342767b0406cb874d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc84f4abe53c4d2516ab017626477817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc84f4abe53c4d2516ab017626477817">SYSCFG_CFGR1_MEM_MODE_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gafc84f4abe53c4d2516ab017626477817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa51c3dbda77acf522defca9e8b8801a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa51c3dbda77acf522defca9e8b8801a3">SYSCFG_CFGR1_MEM_MODE_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaa51c3dbda77acf522defca9e8b8801a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1665274e5a19bf9ca114594e399133db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1665274e5a19bf9ca114594e399133db">SYSCFG_CFGR1_DMA_RMP</a>&#160;&#160;&#160;((uint32_t)0x7F007F00U)</td></tr>
<tr class="separator:ga1665274e5a19bf9ca114594e399133db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54abc7be3abb562bbd087897e3bc074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad54abc7be3abb562bbd087897e3bc074">SYSCFG_CFGR1_ADC_DMA_RMP</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gad54abc7be3abb562bbd087897e3bc074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7367a50bd43ea5a8af81884df48f254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7367a50bd43ea5a8af81884df48f254">SYSCFG_CFGR1_USART1TX_DMA_RMP</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gae7367a50bd43ea5a8af81884df48f254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada73e24f0db4c17bb3ff19c42799fdaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada73e24f0db4c17bb3ff19c42799fdaf">SYSCFG_CFGR1_USART1RX_DMA_RMP</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gada73e24f0db4c17bb3ff19c42799fdaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7fa1213ab68bcce2a480325814366ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7fa1213ab68bcce2a480325814366ff">SYSCFG_CFGR1_TIM16_DMA_RMP</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gaf7fa1213ab68bcce2a480325814366ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93eb83f8ea3091f030fdfad3fdae926b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93eb83f8ea3091f030fdfad3fdae926b">SYSCFG_CFGR1_TIM17_DMA_RMP</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga93eb83f8ea3091f030fdfad3fdae926b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89ad19ead703cd4f9023161b63523d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89ad19ead703cd4f9023161b63523d0e">SYSCFG_CFGR1_TIM16_DMA_RMP2</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga89ad19ead703cd4f9023161b63523d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee734a75d349d9981dbde5ef754f6a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee734a75d349d9981dbde5ef754f6a61">SYSCFG_CFGR1_TIM17_DMA_RMP2</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gaee734a75d349d9981dbde5ef754f6a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaa6288d460ca9bafd380b4df018f655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafaa6288d460ca9bafd380b4df018f655">SYSCFG_CFGR1_SPI2_DMA_RMP</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:gafaa6288d460ca9bafd380b4df018f655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac987fa700711fa79145236698bacda9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac987fa700711fa79145236698bacda9a">SYSCFG_CFGR1_USART2_DMA_RMP</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:gac987fa700711fa79145236698bacda9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e894849c75cc67a8147f18af4ddbf41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e894849c75cc67a8147f18af4ddbf41">SYSCFG_CFGR1_USART3_DMA_RMP</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga1e894849c75cc67a8147f18af4ddbf41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae384ead9107fc3fa119616b5bbce8f38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae384ead9107fc3fa119616b5bbce8f38">SYSCFG_CFGR1_I2C1_DMA_RMP</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:gae384ead9107fc3fa119616b5bbce8f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae562faf0557bbbe01279c7c205e752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadae562faf0557bbbe01279c7c205e752">SYSCFG_CFGR1_TIM1_DMA_RMP</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:gadae562faf0557bbbe01279c7c205e752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b781ab7ab166baf9a05129e421aab7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b781ab7ab166baf9a05129e421aab7d">SYSCFG_CFGR1_TIM2_DMA_RMP</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga3b781ab7ab166baf9a05129e421aab7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga522278f6dafed3625edbf6cf3efecbc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga522278f6dafed3625edbf6cf3efecbc4">SYSCFG_CFGR1_TIM3_DMA_RMP</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga522278f6dafed3625edbf6cf3efecbc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60cd7909ee96ba91280daff7fac4f76a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60cd7909ee96ba91280daff7fac4f76a">SYSCFG_CFGR1_I2C_FMP_PB6</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga60cd7909ee96ba91280daff7fac4f76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a2cd1a2a0ef7012e87fa06c5e8cb05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65a2cd1a2a0ef7012e87fa06c5e8cb05">SYSCFG_CFGR1_I2C_FMP_PB7</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga65a2cd1a2a0ef7012e87fa06c5e8cb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df0fd48121dfd545c2e005da130d867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8df0fd48121dfd545c2e005da130d867">SYSCFG_CFGR1_I2C_FMP_PB8</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga8df0fd48121dfd545c2e005da130d867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2ff2bb9e8f061cdc2de4b585f08747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee2ff2bb9e8f061cdc2de4b585f08747">SYSCFG_CFGR1_I2C_FMP_PB9</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:gaee2ff2bb9e8f061cdc2de4b585f08747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a8583f272d6806752311933f61f7dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67a8583f272d6806752311933f61f7dc">SYSCFG_CFGR1_I2C_FMP_I2C1</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga67a8583f272d6806752311933f61f7dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b6a8e364a2f5a51d213cceebe5d2521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b6a8e364a2f5a51d213cceebe5d2521">SYSCFG_CFGR1_I2C_FMP_I2C2</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga9b6a8e364a2f5a51d213cceebe5d2521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b70d07448c3037234bc2abb8e3d884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884">SYSCFG_EXTICR1_EXTI0</a>&#160;&#160;&#160;((uint32_t)0x0000000FU)</td></tr>
<tr class="separator:ga75b70d07448c3037234bc2abb8e3d884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc84838c77f799cb7e57d6e97c6c16d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d">SYSCFG_EXTICR1_EXTI1</a>&#160;&#160;&#160;((uint32_t)0x000000F0U)</td></tr>
<tr class="separator:ga7fc84838c77f799cb7e57d6e97c6c16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0a0a6b8223777937d8c9012658d6cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd">SYSCFG_EXTICR1_EXTI2</a>&#160;&#160;&#160;((uint32_t)0x00000F00U)</td></tr>
<tr class="separator:ga6d0a0a6b8223777937d8c9012658d6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3bf2306f79ebb709da5ecf83e59ded4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4">SYSCFG_EXTICR1_EXTI3</a>&#160;&#160;&#160;((uint32_t)0x0000F000U)</td></tr>
<tr class="separator:gac3bf2306f79ebb709da5ecf83e59ded4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6de6aa8e32ae5cd07fd69e42e7226bd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1">SYSCFG_EXTICR1_EXTI0_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="memdesc:ga6de6aa8e32ae5cd07fd69e42e7226bd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI0 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1">More...</a><br /></td></tr>
<tr class="separator:ga6de6aa8e32ae5cd07fd69e42e7226bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf43c9ef6b61e39655cbe969967c79a69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69">SYSCFG_EXTICR1_EXTI0_PB</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaf43c9ef6b61e39655cbe969967c79a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga861a4d7b48ffd93997267baaad12fd51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51">SYSCFG_EXTICR1_EXTI0_PC</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga861a4d7b48ffd93997267baaad12fd51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6439042c8cd14f99fe3813cff47c0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6439042c8cd14f99fe3813cff47c0ee">SYSCFG_EXTICR1_EXTI0_PD</a>&#160;&#160;&#160;((uint32_t)0x00000003U)</td></tr>
<tr class="separator:gaf6439042c8cd14f99fe3813cff47c0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb087e2ded8ac927ee9e1fc0234bfdef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb087e2ded8ac927ee9e1fc0234bfdef">SYSCFG_EXTICR1_EXTI0_PE</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gacb087e2ded8ac927ee9e1fc0234bfdef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa897f1ac8311e57339eaf7813239eaf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa897f1ac8311e57339eaf7813239eaf4">SYSCFG_EXTICR1_EXTI0_PF</a>&#160;&#160;&#160;((uint32_t)0x00000005U)</td></tr>
<tr class="separator:gaa897f1ac8311e57339eaf7813239eaf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b78c30e4ef4fa441582eb3c102865d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d">SYSCFG_EXTICR1_EXTI1_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="memdesc:gaf4b78c30e4ef4fa441582eb3c102865d"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI1 configuration.  <a href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d">More...</a><br /></td></tr>
<tr class="separator:gaf4b78c30e4ef4fa441582eb3c102865d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a11fce288d19546c76257483e0dcb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6">SYSCFG_EXTICR1_EXTI1_PB</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga19a11fce288d19546c76257483e0dcb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45a8c814b13fa19f157364dc715c08a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a">SYSCFG_EXTICR1_EXTI1_PC</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gae45a8c814b13fa19f157364dc715c08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93cb136eaf357affc4a28a8d423cabbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93cb136eaf357affc4a28a8d423cabbb">SYSCFG_EXTICR1_EXTI1_PD</a>&#160;&#160;&#160;((uint32_t)0x00000030U)</td></tr>
<tr class="separator:ga93cb136eaf357affc4a28a8d423cabbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5c3d1e914af78112179a13e9c736d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5c3d1e914af78112179a13e9c736d6">SYSCFG_EXTICR1_EXTI1_PE</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga8f5c3d1e914af78112179a13e9c736d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ea410456aa31dfe6ec4889de62428b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43ea410456aa31dfe6ec4889de62428b">SYSCFG_EXTICR1_EXTI1_PF</a>&#160;&#160;&#160;((uint32_t)0x00000050U)</td></tr>
<tr class="separator:ga43ea410456aa31dfe6ec4889de62428b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4096f472e87e021f4d4c94457ddaf5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1">SYSCFG_EXTICR1_EXTI2_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="memdesc:ga4096f472e87e021f4d4c94457ddaf5f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI2 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1">More...</a><br /></td></tr>
<tr class="separator:ga4096f472e87e021f4d4c94457ddaf5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd240d61fd8a9666621f0dee07a08e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5">SYSCFG_EXTICR1_EXTI2_PB</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga8cd240d61fd8a9666621f0dee07a08e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03ce7faaf56aa9efcc74af65619e275e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e">SYSCFG_EXTICR1_EXTI2_PC</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga03ce7faaf56aa9efcc74af65619e275e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc35fcdcc89b487fab2901e1f5a7f41b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b">SYSCFG_EXTICR1_EXTI2_PD</a>&#160;&#160;&#160;((uint32_t)0x00000300U)</td></tr>
<tr class="separator:gafc35fcdcc89b487fab2901e1f5a7f41b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3f2b7465d81745f7a772e7689a29618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3f2b7465d81745f7a772e7689a29618">SYSCFG_EXTICR1_EXTI2_PE</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gac3f2b7465d81745f7a772e7689a29618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab538769f1da056b3f57fb984adeef252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab538769f1da056b3f57fb984adeef252">SYSCFG_EXTICR1_EXTI2_PF</a>&#160;&#160;&#160;((uint32_t)0x00000500U)</td></tr>
<tr class="separator:gab538769f1da056b3f57fb984adeef252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ed24773c389f4477944c2c43d106c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0">SYSCFG_EXTICR1_EXTI3_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="memdesc:ga45ed24773c389f4477944c2c43d106c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI3 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0">More...</a><br /></td></tr>
<tr class="separator:ga45ed24773c389f4477944c2c43d106c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652183838bb096717551bf8a1917c257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257">SYSCFG_EXTICR1_EXTI3_PB</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga652183838bb096717551bf8a1917c257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb1809e5b8a9ebc4b1cbc8967d985929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929">SYSCFG_EXTICR1_EXTI3_PC</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gacb1809e5b8a9ebc4b1cbc8967d985929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga205440ffa174509d57c2b6a1814f8202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga205440ffa174509d57c2b6a1814f8202">SYSCFG_EXTICR1_EXTI3_PD</a>&#160;&#160;&#160;((uint32_t)0x00003000U)</td></tr>
<tr class="separator:ga205440ffa174509d57c2b6a1814f8202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2b33beb6294fd7a257f0f3a36e0dcda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2b33beb6294fd7a257f0f3a36e0dcda">SYSCFG_EXTICR1_EXTI3_PE</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gab2b33beb6294fd7a257f0f3a36e0dcda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40240ee616b6e06ecd8dabe9d8e56e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40240ee616b6e06ecd8dabe9d8e56e71">SYSCFG_EXTICR1_EXTI3_PF</a>&#160;&#160;&#160;((uint32_t)0x00005000U)</td></tr>
<tr class="separator:ga40240ee616b6e06ecd8dabe9d8e56e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2a57b4872977812e60d521268190e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e">SYSCFG_EXTICR2_EXTI4</a>&#160;&#160;&#160;((uint32_t)0x0000000FU)</td></tr>
<tr class="separator:gad2a57b4872977812e60d521268190e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6682a1b97b04c5c33085ffd2827ccd17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17">SYSCFG_EXTICR2_EXTI5</a>&#160;&#160;&#160;((uint32_t)0x000000F0U)</td></tr>
<tr class="separator:ga6682a1b97b04c5c33085ffd2827ccd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c50caf6019fd7d5038d77e61f57ad7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b">SYSCFG_EXTICR2_EXTI6</a>&#160;&#160;&#160;((uint32_t)0x00000F00U)</td></tr>
<tr class="separator:ga6c50caf6019fd7d5038d77e61f57ad7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga638ea3bb014752813d064d37b3388950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950">SYSCFG_EXTICR2_EXTI7</a>&#160;&#160;&#160;((uint32_t)0x0000F000U)</td></tr>
<tr class="separator:ga638ea3bb014752813d064d37b3388950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51147f1747daf48dbcfad03285ae8889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889">SYSCFG_EXTICR2_EXTI4_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="memdesc:ga51147f1747daf48dbcfad03285ae8889"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI4 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889">More...</a><br /></td></tr>
<tr class="separator:ga51147f1747daf48dbcfad03285ae8889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga917aeb0df688d6b34785085fc85d9e47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47">SYSCFG_EXTICR2_EXTI4_PB</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga917aeb0df688d6b34785085fc85d9e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ac312beeb19d3bb34a552546477613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613">SYSCFG_EXTICR2_EXTI4_PC</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga14ac312beeb19d3bb34a552546477613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec62164e18d1b525e8272169b1efe642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec62164e18d1b525e8272169b1efe642">SYSCFG_EXTICR2_EXTI4_PD</a>&#160;&#160;&#160;((uint32_t)0x00000003U)</td></tr>
<tr class="separator:gaec62164e18d1b525e8272169b1efe642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d2292b6a856a8a71d82f595b580b9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1d2292b6a856a8a71d82f595b580b9b">SYSCFG_EXTICR2_EXTI4_PE</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gac1d2292b6a856a8a71d82f595b580b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0adc3c72bddc65977e3ef56df74ed40e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0adc3c72bddc65977e3ef56df74ed40e">SYSCFG_EXTICR2_EXTI4_PF</a>&#160;&#160;&#160;((uint32_t)0x00000005U)</td></tr>
<tr class="separator:ga0adc3c72bddc65977e3ef56df74ed40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb9581c515a4bdf1ed88fe96d8c24794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794">SYSCFG_EXTICR2_EXTI5_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="memdesc:gafb9581c515a4bdf1ed88fe96d8c24794"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI5 configuration.  <a href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794">More...</a><br /></td></tr>
<tr class="separator:gafb9581c515a4bdf1ed88fe96d8c24794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a3f610234dfa13f56e72c76a12be74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74">SYSCFG_EXTICR2_EXTI5_PB</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga90a3f610234dfa13f56e72c76a12be74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b6bdc1b4bfeda0d4034dc67f1a6046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046">SYSCFG_EXTICR2_EXTI5_PC</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga33b6bdc1b4bfeda0d4034dc67f1a6046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eea392f1530c7cb794a63d04e268a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea392f1530c7cb794a63d04e268a70">SYSCFG_EXTICR2_EXTI5_PD</a>&#160;&#160;&#160;((uint32_t)0x00000030U)</td></tr>
<tr class="separator:ga0eea392f1530c7cb794a63d04e268a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a4e6644d0144bfb0f913cf20eaf2f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e6644d0144bfb0f913cf20eaf2f8e">SYSCFG_EXTICR2_EXTI5_PE</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga8a4e6644d0144bfb0f913cf20eaf2f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga740e27c5bead2c914a134ac4ed4d05b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga740e27c5bead2c914a134ac4ed4d05b3">SYSCFG_EXTICR2_EXTI5_PF</a>&#160;&#160;&#160;((uint32_t)0x00000050U)</td></tr>
<tr class="separator:ga740e27c5bead2c914a134ac4ed4d05b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e87c78fb6dfde7c8b7f81fe3b65aae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">SYSCFG_EXTICR2_EXTI6_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="memdesc:ga3e87c78fb6dfde7c8b7f81fe3b65aae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI6 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">More...</a><br /></td></tr>
<tr class="separator:ga3e87c78fb6dfde7c8b7f81fe3b65aae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6528de8e4ca8741e86ae254e1d6b2a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70">SYSCFG_EXTICR2_EXTI6_PB</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga6528de8e4ca8741e86ae254e1d6b2a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d8745705d5eb84c70a8554f61d59ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac">SYSCFG_EXTICR2_EXTI6_PC</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga53d8745705d5eb84c70a8554f61d59ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26c97cdece451441e49120e754020cdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26c97cdece451441e49120e754020cdc">SYSCFG_EXTICR2_EXTI6_PD</a>&#160;&#160;&#160;((uint32_t)0x00000300U)</td></tr>
<tr class="separator:ga26c97cdece451441e49120e754020cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga804218f2dd83c72e672143ec4f283ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga804218f2dd83c72e672143ec4f283ad3">SYSCFG_EXTICR2_EXTI6_PE</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga804218f2dd83c72e672143ec4f283ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d36de53e52c8a4c7991513fec326df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d36de53e52c8a4c7991513fec326df6">SYSCFG_EXTICR2_EXTI6_PF</a>&#160;&#160;&#160;((uint32_t)0x00000500U)</td></tr>
<tr class="separator:ga0d36de53e52c8a4c7991513fec326df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1bfd3af524288b6ce54d7f9aef410a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a">SYSCFG_EXTICR2_EXTI7_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="memdesc:ga2f1bfd3af524288b6ce54d7f9aef410a"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI7 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a">More...</a><br /></td></tr>
<tr class="separator:ga2f1bfd3af524288b6ce54d7f9aef410a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab18d324986b18858f901febbcc2a57b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7">SYSCFG_EXTICR2_EXTI7_PB</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gab18d324986b18858f901febbcc2a57b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9f53618d9cf13af2b2ecf191da8595a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a">SYSCFG_EXTICR2_EXTI7_PC</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gae9f53618d9cf13af2b2ecf191da8595a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38aa3b76227bb8e9d8cedc31c023f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae38aa3b76227bb8e9d8cedc31c023f63">SYSCFG_EXTICR2_EXTI7_PD</a>&#160;&#160;&#160;((uint32_t)0x00003000U)</td></tr>
<tr class="separator:gae38aa3b76227bb8e9d8cedc31c023f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d097c1b5cbb62dc86327604907dcd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90d097c1b5cbb62dc86327604907dcd4">SYSCFG_EXTICR2_EXTI7_PE</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga90d097c1b5cbb62dc86327604907dcd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2c3a661be3569fffe11515e37de1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2c3a661be3569fffe11515e37de1e4">SYSCFG_EXTICR2_EXTI7_PF</a>&#160;&#160;&#160;((uint32_t)0x00005000U)</td></tr>
<tr class="separator:gaaf2c3a661be3569fffe11515e37de1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a656b18cc728e38acb72cf8d7e7935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935">SYSCFG_EXTICR3_EXTI8</a>&#160;&#160;&#160;((uint32_t)0x0000000FU)</td></tr>
<tr class="separator:gaf2a656b18cc728e38acb72cf8d7e7935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga002462e4c233adc6dd502de726994575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575">SYSCFG_EXTICR3_EXTI9</a>&#160;&#160;&#160;((uint32_t)0x000000F0U)</td></tr>
<tr class="separator:ga002462e4c233adc6dd502de726994575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc06b17c3b3d393b749bf9924a43a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80">SYSCFG_EXTICR3_EXTI10</a>&#160;&#160;&#160;((uint32_t)0x00000F00U)</td></tr>
<tr class="separator:ga8fc06b17c3b3d393b749bf9924a43a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa66cc9a579696c8f5c41f5f138ee1e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67">SYSCFG_EXTICR3_EXTI11</a>&#160;&#160;&#160;((uint32_t)0x0000F000U)</td></tr>
<tr class="separator:gaa66cc9a579696c8f5c41f5f138ee1e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c6843a871f1a06ca25c0de50048b10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10">SYSCFG_EXTICR3_EXTI8_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="memdesc:gae1c6843a871f1a06ca25c0de50048b10"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI8 configuration.  <a href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10">More...</a><br /></td></tr>
<tr class="separator:gae1c6843a871f1a06ca25c0de50048b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4818dc7bffc8dfc2acc48995a62e66c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5">SYSCFG_EXTICR3_EXTI8_PB</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga4818dc7bffc8dfc2acc48995a62e66c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba0d34ff57632d7753981404cef548e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2">SYSCFG_EXTICR3_EXTI8_PC</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaba0d34ff57632d7753981404cef548e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa15260ba354dee354f0a71e7913009c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa15260ba354dee354f0a71e7913009c3">SYSCFG_EXTICR3_EXTI8_PD</a>&#160;&#160;&#160;((uint32_t)0x00000003U)</td></tr>
<tr class="separator:gaa15260ba354dee354f0a71e7913009c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga185287204b8cead31d3760f65c5ca19d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga185287204b8cead31d3760f65c5ca19d">SYSCFG_EXTICR3_EXTI8_PE</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga185287204b8cead31d3760f65c5ca19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93e284e59c4ff887b2e79851ac0a81c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4">SYSCFG_EXTICR3_EXTI9_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="memdesc:ga93e284e59c4ff887b2e79851ac0a81c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI9 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4">More...</a><br /></td></tr>
<tr class="separator:ga93e284e59c4ff887b2e79851ac0a81c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9271cbc1ed09774a5fef4b379cab260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260">SYSCFG_EXTICR3_EXTI9_PB</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gaa9271cbc1ed09774a5fef4b379cab260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc355176941881870c620c0837cab48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48">SYSCFG_EXTICR3_EXTI9_PC</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga1cc355176941881870c620c0837cab48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75af3c7a94cfc78361c94b054f9fe064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75af3c7a94cfc78361c94b054f9fe064">SYSCFG_EXTICR3_EXTI9_PD</a>&#160;&#160;&#160;((uint32_t)0x00000030U)</td></tr>
<tr class="separator:ga75af3c7a94cfc78361c94b054f9fe064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce176ef4b389251dadb98d9f59f8fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafce176ef4b389251dadb98d9f59f8fe6">SYSCFG_EXTICR3_EXTI9_PE</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gafce176ef4b389251dadb98d9f59f8fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76ef2422b4d021d0cc038cb6325ed311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76ef2422b4d021d0cc038cb6325ed311">SYSCFG_EXTICR3_EXTI9_PF</a>&#160;&#160;&#160;((uint32_t)0x00000050U)</td></tr>
<tr class="separator:ga76ef2422b4d021d0cc038cb6325ed311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25acdbb9e916c440c41a060d861130ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee">SYSCFG_EXTICR3_EXTI10_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="memdesc:ga25acdbb9e916c440c41a060d861130ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI10 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee">More...</a><br /></td></tr>
<tr class="separator:ga25acdbb9e916c440c41a060d861130ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d9aec4349bf38a4a9753b267b7de7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e">SYSCFG_EXTICR3_EXTI10_PB</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gab8d9aec4349bf38a4a9753b267b7de7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62d2b81d49e30ab4fe96572be5da8484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484">SYSCFG_EXTICR3_EXTI10_PC</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga62d2b81d49e30ab4fe96572be5da8484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3553c540cd836d465824939c2e3b79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab3553c540cd836d465824939c2e3b79">SYSCFG_EXTICR3_EXTI10_PD</a>&#160;&#160;&#160;((uint32_t)0x00000300U)</td></tr>
<tr class="separator:gaab3553c540cd836d465824939c2e3b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde568ef1c8f4bfaf18954e8ee0716a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabde568ef1c8f4bfaf18954e8ee0716a9">SYSCFG_EXTICR3_EXTI10_PE</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gabde568ef1c8f4bfaf18954e8ee0716a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09ed841a11367cda67c7a416ed6d9b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09ed841a11367cda67c7a416ed6d9b99">SYSCFG_EXTICR3_EXTI10_PF</a>&#160;&#160;&#160;((uint32_t)0x00000500U)</td></tr>
<tr class="separator:ga09ed841a11367cda67c7a416ed6d9b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca8a85d4512677eff6ed2aac897a366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366">SYSCFG_EXTICR3_EXTI11_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="memdesc:ga0ca8a85d4512677eff6ed2aac897a366"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI11 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366">More...</a><br /></td></tr>
<tr class="separator:ga0ca8a85d4512677eff6ed2aac897a366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb3a8cc6b1763e303986553c0e4e7f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8">SYSCFG_EXTICR3_EXTI11_PB</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gaedb3a8cc6b1763e303986553c0e4e7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b01c8ba6cb27899a4f5fa494bf2b3f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5">SYSCFG_EXTICR3_EXTI11_PC</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga0b01c8ba6cb27899a4f5fa494bf2b3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a69d636cda0352da0982c54f582787d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a69d636cda0352da0982c54f582787d">SYSCFG_EXTICR3_EXTI11_PD</a>&#160;&#160;&#160;((uint32_t)0x00003000U)</td></tr>
<tr class="separator:ga6a69d636cda0352da0982c54f582787d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44affe06868a0490f8d0cbbba51ff412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44affe06868a0490f8d0cbbba51ff412">SYSCFG_EXTICR3_EXTI11_PE</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga44affe06868a0490f8d0cbbba51ff412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d4b31f4a75d935b6a52afe6a16463d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1">SYSCFG_EXTICR4_EXTI12</a>&#160;&#160;&#160;((uint32_t)0x0000000FU)</td></tr>
<tr class="separator:ga9d4b31f4a75d935b6a52afe6a16463d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f04cda5bfe876431d5ad864302d7fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1">SYSCFG_EXTICR4_EXTI13</a>&#160;&#160;&#160;((uint32_t)0x000000F0U)</td></tr>
<tr class="separator:ga7f04cda5bfe876431d5ad864302d7fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde06df3ec6e357374820a5a615991aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa">SYSCFG_EXTICR4_EXTI14</a>&#160;&#160;&#160;((uint32_t)0x00000F00U)</td></tr>
<tr class="separator:gabde06df3ec6e357374820a5a615991aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd325c27cff1ae3de773d5e205a33f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e">SYSCFG_EXTICR4_EXTI15</a>&#160;&#160;&#160;((uint32_t)0x0000F000U)</td></tr>
<tr class="separator:gabd325c27cff1ae3de773d5e205a33f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ceaa63866465faa8145ce0c5d9a44d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0">SYSCFG_EXTICR4_EXTI12_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="memdesc:ga3ceaa63866465faa8145ce0c5d9a44d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI12 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0">More...</a><br /></td></tr>
<tr class="separator:ga3ceaa63866465faa8145ce0c5d9a44d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8b00a462533a83c75c588340a2fa710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710">SYSCFG_EXTICR4_EXTI12_PB</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gad8b00a462533a83c75c588340a2fa710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d27668b1fa6b1accde06aa144faa970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970">SYSCFG_EXTICR4_EXTI12_PC</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga4d27668b1fa6b1accde06aa144faa970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa46ddd43a361d82abcb3cb7779ac74ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff">SYSCFG_EXTICR4_EXTI12_PD</a>&#160;&#160;&#160;((uint32_t)0x00000003U)</td></tr>
<tr class="separator:gaa46ddd43a361d82abcb3cb7779ac74ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102ee111e27fd67228c169836dd0849e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga102ee111e27fd67228c169836dd0849e">SYSCFG_EXTICR4_EXTI12_PE</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga102ee111e27fd67228c169836dd0849e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0514aaa894c9be44ba47c1346756f90b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b">SYSCFG_EXTICR4_EXTI13_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="memdesc:ga0514aaa894c9be44ba47c1346756f90b"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI13 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b">More...</a><br /></td></tr>
<tr class="separator:ga0514aaa894c9be44ba47c1346756f90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e6776e3ebfecc9e78c5aec77c48eff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff">SYSCFG_EXTICR4_EXTI13_PB</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga34e6776e3ebfecc9e78c5aec77c48eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c7833d4e3c6b7f3878f62a200a6ab14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14">SYSCFG_EXTICR4_EXTI13_PC</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga1c7833d4e3c6b7f3878f62a200a6ab14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed530f628b3c37281f7a583af1cdb3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabed530f628b3c37281f7a583af1cdb3c">SYSCFG_EXTICR4_EXTI13_PD</a>&#160;&#160;&#160;((uint32_t)0x00000030U)</td></tr>
<tr class="separator:gabed530f628b3c37281f7a583af1cdb3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dc5424bf39509a989464a81ec0714da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dc5424bf39509a989464a81ec0714da">SYSCFG_EXTICR4_EXTI13_PE</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga7dc5424bf39509a989464a81ec0714da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad140a68e3e4e0406a182a504679ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9">SYSCFG_EXTICR4_EXTI14_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="memdesc:ga7ad140a68e3e4e0406a182a504679ea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI14 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9">More...</a><br /></td></tr>
<tr class="separator:ga7ad140a68e3e4e0406a182a504679ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5c1b8a0f2b4f79bd868bbb2b4eff617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617">SYSCFG_EXTICR4_EXTI14_PB</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gae5c1b8a0f2b4f79bd868bbb2b4eff617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca668cdd447acb1740566f46de5eb19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19">SYSCFG_EXTICR4_EXTI14_PC</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga8ca668cdd447acb1740566f46de5eb19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f20b2bfa9dc8b57a987c127c6dfa6fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe">SYSCFG_EXTICR4_EXTI14_PD</a>&#160;&#160;&#160;((uint32_t)0x00000300U)</td></tr>
<tr class="separator:ga2f20b2bfa9dc8b57a987c127c6dfa6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c13c49f6d93865ba05361cd86fddabf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c13c49f6d93865ba05361cd86fddabf">SYSCFG_EXTICR4_EXTI14_PE</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga4c13c49f6d93865ba05361cd86fddabf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f28920677dd99f9132ed28f7b1d5e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2">SYSCFG_EXTICR4_EXTI15_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="memdesc:gae2f28920677dd99f9132ed28f7b1d5e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI15 configuration.  <a href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2">More...</a><br /></td></tr>
<tr class="separator:gae2f28920677dd99f9132ed28f7b1d5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412f44d6a8f8f60420d7e7f8b5635e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09">SYSCFG_EXTICR4_EXTI15_PB</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga412f44d6a8f8f60420d7e7f8b5635e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49778592caef3a176ee82c9b83e25148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148">SYSCFG_EXTICR4_EXTI15_PC</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga49778592caef3a176ee82c9b83e25148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23e07d92a68cf7f8c3e58b479638885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac23e07d92a68cf7f8c3e58b479638885">SYSCFG_EXTICR4_EXTI15_PD</a>&#160;&#160;&#160;((uint32_t)0x00003000U)</td></tr>
<tr class="separator:gac23e07d92a68cf7f8c3e58b479638885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefd64bc0ea005d03068f2e9b8f425944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefd64bc0ea005d03068f2e9b8f425944">SYSCFG_EXTICR4_EXTI15_PE</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gaefd64bc0ea005d03068f2e9b8f425944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac939ecc4db525e0d0e1297df2e910aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac939ecc4db525e0d0e1297df2e910aa">SYSCFG_CFGR2_LOCKUP_LOCK</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaac939ecc4db525e0d0e1297df2e910aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd7c8b11dd3e92a25e50df694b51c8cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd7c8b11dd3e92a25e50df694b51c8cb">SYSCFG_CFGR2_SRAM_PARITY_LOCK</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gadd7c8b11dd3e92a25e50df694b51c8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f8c73dd43123c5d1802b8f1d1684546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f8c73dd43123c5d1802b8f1d1684546">SYSCFG_CFGR2_PVD_LOCK</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga1f8c73dd43123c5d1802b8f1d1684546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb9734fedc677110823d55ce2118d2be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb9734fedc677110823d55ce2118d2be">SYSCFG_CFGR2_SRAM_PEF</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gabb9734fedc677110823d55ce2118d2be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76e1419250d7f87bdae8b2a6d91b5e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76e1419250d7f87bdae8b2a6d91b5e98">SYSCFG_CFGR2_SRAM_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb9734fedc677110823d55ce2118d2be">SYSCFG_CFGR2_SRAM_PEF</a></td></tr>
<tr class="separator:ga76e1419250d7f87bdae8b2a6d91b5e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d86355e5e3b399ed45e1ca83abed2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga93d86355e5e3b399ed45e1ca83abed2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f2a9f0cf7b60e3c623af451f141f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaa4f2a9f0cf7b60e3c623af451f141f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06c997c2c23e8bef7ca07579762c113b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga06c997c2c23e8bef7ca07579762c113b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3d1488296350af6d36fbbf71905d29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga6d3d1488296350af6d36fbbf71905d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea10770904af189f3aaeb97b45722aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gacea10770904af189f3aaeb97b45722aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352b3c389bde13dd6049de0afdd874f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>&#160;&#160;&#160;((uint32_t)0x00000060U)</td></tr>
<tr class="separator:ga352b3c389bde13dd6049de0afdd874f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83ca6f7810aba73dc8c12f22092d97a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">TIM_CR1_CMS_0</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga83ca6f7810aba73dc8c12f22092d97a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ee4adcde3c001d3b97d2eae1730ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">TIM_CR1_CMS_1</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gab3ee4adcde3c001d3b97d2eae1730ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a3ad409f6b147cdcbafbfe29102f3fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga4a3ad409f6b147cdcbafbfe29102f3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacacc4ff7e5b75fd2e4e6b672ccd33a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>&#160;&#160;&#160;((uint32_t)0x00000300U)</td></tr>
<tr class="separator:gacacc4ff7e5b75fd2e4e6b672ccd33a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458d536d82aa3db7d227b0f00b36808f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f">TIM_CR1_CKD_0</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga458d536d82aa3db7d227b0f00b36808f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">TIM_CR1_CKD_1</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae22c9c1197107d6fa629f419a29541e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaae22c9c1197107d6fa629f419a29541e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0328c1339b2b1633ef7a8db4c02d0d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gaf0328c1339b2b1633ef7a8db4c02d0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade656832d3ec303a2a7a422638dd560e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gade656832d3ec303a2a7a422638dd560e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6987d980e5c4c71c7d0faa1eb97a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>&#160;&#160;&#160;((uint32_t)0x00000070U)</td></tr>
<tr class="separator:gaaa6987d980e5c4c71c7d0faa1eb97a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e55308e84106d6501201e66bd46ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gaf3e55308e84106d6501201e66bd46ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1036929b0a4ba5bd5cced9b8e0f4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga4b1036929b0a4ba5bd5cced9b8e0f4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb74a815afdd856d51cfcf1ddf3fce6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gacb74a815afdd856d51cfcf1ddf3fce6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07504497b70af628fa1aee8fe7ef63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gad07504497b70af628fa1aee8fe7ef63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b26bf058f88d771c33aff85ec89358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga31b26bf058f88d771c33aff85ec89358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61f8d54923999fffb6db381e81f2b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gae61f8d54923999fffb6db381e81f2b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61467648a433bd887683b9a4760021fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga61467648a433bd887683b9a4760021fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769146db660b832f3ef26f892b567bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga769146db660b832f3ef26f892b567bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad974d7c91edf6f1bd47e892b3b6f7565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gad974d7c91edf6f1bd47e892b3b6f7565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20fb9b62a7e8d114fbd180abd9f8ceae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga20fb9b62a7e8d114fbd180abd9f8ceae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad644f2f4b26e46587abedc8d3164e56e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gad644f2f4b26e46587abedc8d3164e56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae92349731a6107e0f3a251b44a67c7ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>&#160;&#160;&#160;((uint32_t)0x00000007U)</td></tr>
<tr class="separator:gae92349731a6107e0f3a251b44a67c7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d1ebece401aeb12abd466d2eafa78b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga7d1ebece401aeb12abd466d2eafa78b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa980a3121ab6cda5a4a42b959da8421e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaa980a3121ab6cda5a4a42b959da8421e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63847fc3c71f582403e6301b1229c3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga63847fc3c71f582403e6301b1229c3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga985edf03adbe9e706c4d8cf3b311c5e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9">TIM_SMCR_OCCS</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga985edf03adbe9e706c4d8cf3b311c5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8680e719bca2b672d850504220ae51fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>&#160;&#160;&#160;((uint32_t)0x00000070U)</td></tr>
<tr class="separator:ga8680e719bca2b672d850504220ae51fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1f040f9259acb3c2fba7b0c7eb3d96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga8d1f040f9259acb3c2fba7b0c7eb3d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb82212fcc89166a43ff97542da9182d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gacb82212fcc89166a43ff97542da9182d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf0dbaf4a2ec8759f283f82a958ef6a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gacf0dbaf4a2ec8759f283f82a958ef6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52101db4ca2c7b3003f1b16a49b2032c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga52101db4ca2c7b3003f1b16a49b2032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ed8b32d9eb8eea251bd1dac4f34668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a>&#160;&#160;&#160;((uint32_t)0x00000F00U)</td></tr>
<tr class="separator:gae2ed8b32d9eb8eea251bd1dac4f34668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43745c2894cfc1e5ee619ac85d8d5a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga43745c2894cfc1e5ee619ac85d8d5a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661e6cce23553cf0ad3a60d8573b9a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga661e6cce23553cf0ad3a60d8573b9a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5528381fb64ffbcc719de478391ae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gafb5528381fb64ffbcc719de478391ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6082700946fc61a6f9d6209e258fcc14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga6082700946fc61a6f9d6209e258fcc14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebb9e631876435e276211d88e797386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a>&#160;&#160;&#160;((uint32_t)0x00003000U)</td></tr>
<tr class="separator:ga0ebb9e631876435e276211d88e797386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b43cd09557a69ed10471ed76b228d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8">TIM_SMCR_ETPS_0</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga00b43cd09557a69ed10471ed76b228d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf12f04862dbc92ca238d1518b27b16b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b">TIM_SMCR_ETPS_1</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gabf12f04862dbc92ca238d1518b27b16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331a1d5f39d5f47b5409054e693fc651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga331a1d5f39d5f47b5409054e693fc651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5f335c3d7a4f82d1e91dc1511e3322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga2a5f335c3d7a4f82d1e91dc1511e3322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c6d3e0495e6c06da4bdd0ad8995a32b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga5c6d3e0495e6c06da4bdd0ad8995a32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757c59b690770adebf33e20d3d9dec15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga757c59b690770adebf33e20d3d9dec15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4edf003f04bcf250bddf5ed284201c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga4edf003f04bcf250bddf5ed284201c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad0f562a014572793b49fe87184338b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga6ad0f562a014572793b49fe87184338b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8a374e04740aac1ece248b868522fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gade8a374e04740aac1ece248b868522fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa755fef2c4e96c63f2ea1cd9a32f956a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gaa755fef2c4e96c63f2ea1cd9a32f956a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fcb0d6d9fb7486a5901032fd81aef6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga1fcb0d6d9fb7486a5901032fd81aef6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f47792b1c2f123464a2955f445c811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gab9f47792b1c2f123464a2955f445c811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae181bb16ec916aba8ba86f58f745fdfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gae181bb16ec916aba8ba86f58f745fdfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f97064991095b28c91028ca3cca28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga58f97064991095b28c91028ca3cca28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1567bff5dc0564b26a8b3cff1f0fe0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga1567bff5dc0564b26a8b3cff1f0fe0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba034412c54fa07024e516492748614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gaaba034412c54fa07024e516492748614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79c3fab9d33de953a0a7f7d6516c73bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga79c3fab9d33de953a0a7f7d6516c73bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a752d4295f100708df9b8be5a7f439d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga5a752d4295f100708df9b8be5a7f439d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c03fabc10654d2a3f76ea40fcdbde6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gac8c03fabc10654d2a3f76ea40fcdbde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449a61344a97608d85384c29f003c0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga449a61344a97608d85384c29f003c0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a48bf099467169aa50464fbf462bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga25a48bf099467169aa50464fbf462bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3cf234a1059c0a04799e88382cdc0f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gad3cf234a1059c0a04799e88382cdc0f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacade8a06303bf216bfb03140c7e16cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gacade8a06303bf216bfb03140c7e16cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91775c029171c4585e9cca6ebf1cd57a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga91775c029171c4585e9cca6ebf1cd57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8b16f3ced6ec03e9001276b134846e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga7c8b16f3ced6ec03e9001276b134846e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d52cd5a57c9a26b0d993c93d9875097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga6d52cd5a57c9a26b0d993c93d9875097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819c4b27f8fa99b537c4407521f9780c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga819c4b27f8fa99b537c4407521f9780c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7798da5863d559ea9a642af6658050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga3b7798da5863d559ea9a642af6658050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a2d4c831eb641ba082156e41d03358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gaf7a2d4c831eb641ba082156e41d03358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81ba979e8309b66808e06e4de34bc740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga81ba979e8309b66808e06e4de34bc740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f52a8e9aad153223405b965566ae91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga16f52a8e9aad153223405b965566ae91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1318609761df5de5213e9e75b5aa6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga0a1318609761df5de5213e9e75b5aa6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5423de00e86aeb8a4657a509af485055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga5423de00e86aeb8a4657a509af485055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064d2030abccc099ded418fd81d6aa07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga064d2030abccc099ded418fd81d6aa07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4e5555dd3be8ab1e631d1053f4a305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga1c4e5555dd3be8ab1e631d1053f4a305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb06f8bb364307695c7d6a028391de7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gadb06f8bb364307695c7d6a028391de7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eabface433d6adaa2dee3df49852585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga2eabface433d6adaa2dee3df49852585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c5635a0ac0ce5618485319a4fa0f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga08c5635a0ac0ce5618485319a4fa0f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95291df1eaf532c5c996d176648938eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>&#160;&#160;&#160;((uint32_t)0x00000003U)</td></tr>
<tr class="separator:ga95291df1eaf532c5c996d176648938eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4968b5500d58d1aebce888da31eb5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga1e4968b5500d58d1aebce888da31eb5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299207b757f31c9c02471ab5f4f59dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe">TIM_CCMR1_CC1S_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga299207b757f31c9c02471ab5f4f59dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c5878e85ce02c22d8a374deebd1b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gab9c5878e85ce02c22d8a374deebd1b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa54ddf87a4b339881a8d5368ec80eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga1aa54ddf87a4b339881a8d5368ec80eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ddb3dc889733e71d812baa3873cb13b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>&#160;&#160;&#160;((uint32_t)0x00000070U)</td></tr>
<tr class="separator:ga6ddb3dc889733e71d812baa3873cb13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410a4752a98081bad8ab3f72b28e7c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga410a4752a98081bad8ab3f72b28e7c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b5f6ec25063483641d6dc065d96d2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga8b5f6ec25063483641d6dc065d96d2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac024f6b9972b940925ab5786ee38701b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gac024f6b9972b940925ab5786ee38701b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f44c50cf9928d2afab014e2ca29baba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga8f44c50cf9928d2afab014e2ca29baba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb0986b78bea5b53ea61e4ddd667cbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>&#160;&#160;&#160;((uint32_t)0x00000300U)</td></tr>
<tr class="separator:gacdb0986b78bea5b53ea61e4ddd667cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52bb0e50c11c35dcf42aeff7f1c22874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga52bb0e50c11c35dcf42aeff7f1c22874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78303c37fdbe0be80f5fc7d21e9eba45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">TIM_CCMR1_CC2S_1</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga78303c37fdbe0be80f5fc7d21e9eba45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf610cf77c3c6c936ce7c4f85992e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga3bf610cf77c3c6c936ce7c4f85992e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabddbf508732039730125ab3e87e9d370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gabddbf508732039730125ab3e87e9d370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2326bafe64ba2ebdde908d66219eaa6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>&#160;&#160;&#160;((uint32_t)0x00007000U)</td></tr>
<tr class="separator:ga2326bafe64ba2ebdde908d66219eaa6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb68b91da16ffd509a6c7a2a397083c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c">TIM_CCMR1_OC2M_0</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gadbb68b91da16ffd509a6c7a2a397083c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb673b7e2c016191579de704eb842e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4">TIM_CCMR1_OC2M_1</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gaedb673b7e2c016191579de704eb842e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad039a41e5fe97ddf904a0f9f95eb539e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">TIM_CCMR1_OC2M_2</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gad039a41e5fe97ddf904a0f9f95eb539e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a8dd4ea04d262ec4e97b5c7a8677a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga19a8dd4ea04d262ec4e97b5c7a8677a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46b7186665f5308cd2ca52acfb63e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>&#160;&#160;&#160;((uint32_t)0x0000000CU)</td></tr>
<tr class="separator:gab46b7186665f5308cd2ca52acfb63e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05673358a44aeaa56daefca67341b29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d">TIM_CCMR1_IC1PSC_0</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga05673358a44aeaa56daefca67341b29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42b75da9b2f127dca98b6ca616f7add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add">TIM_CCMR1_IC1PSC_1</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gaf42b75da9b2f127dca98b6ca616f7add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ee123675d8b8f98b5a6eeeccf37912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>&#160;&#160;&#160;((uint32_t)0x000000F0U)</td></tr>
<tr class="separator:gab0ee123675d8b8f98b5a6eeeccf37912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dde4afee556d2d8d22885f191da65a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga7dde4afee556d2d8d22885f191da65a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga201491465e6864088210bccb8491be84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga201491465e6864088210bccb8491be84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa55ab1e0109b055cabef579c32d67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gabaa55ab1e0109b055cabef579c32d67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23da95530eb6d6451c7c9e451a580f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga23da95530eb6d6451c7c9e451a580f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e8e704f9ce5742f45e15e3b3126aa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a>&#160;&#160;&#160;((uint32_t)0x00000C00U)</td></tr>
<tr class="separator:ga5e8e704f9ce5742f45e15e3b3126aa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39206b27b5b1c5941b2a14ee8e2f1223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">TIM_CCMR1_IC2PSC_0</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga39206b27b5b1c5941b2a14ee8e2f1223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae861d74943f3c045421f9fdc8b966841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841">TIM_CCMR1_IC2PSC_1</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gae861d74943f3c045421f9fdc8b966841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b942752d686c23323880ff576e7dffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a>&#160;&#160;&#160;((uint32_t)0x0000F000U)</td></tr>
<tr class="separator:ga2b942752d686c23323880ff576e7dffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d75acd7072f28844074702683d8493f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f">TIM_CCMR1_IC2F_0</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga5d75acd7072f28844074702683d8493f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e49318b54b16bda6fd7feea7c9a7dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">TIM_CCMR1_IC2F_1</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga40e49318b54b16bda6fd7feea7c9a7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932148c784f5cbee4dfcafcbadaf0107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107">TIM_CCMR1_IC2F_2</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga932148c784f5cbee4dfcafcbadaf0107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafece48b6f595ef9717d523fa23cea1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8">TIM_CCMR1_IC2F_3</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gafece48b6f595ef9717d523fa23cea1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eabcc7e322b02c9c406b3ff70308260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a>&#160;&#160;&#160;((uint32_t)0x00000003U)</td></tr>
<tr class="separator:ga2eabcc7e322b02c9c406b3ff70308260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c04aea2e89f1e89bd323d6d6e5e6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">TIM_CCMR2_CC3S_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga68c04aea2e89f1e89bd323d6d6e5e6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bed6648aad6e8d16196246b355452dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc">TIM_CCMR2_CC3S_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga4bed6648aad6e8d16196246b355452dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d8d2847058747ce23a648668ce4dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gae6d8d2847058747ce23a648668ce4dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276fd2250d2b085b73ef51cb4c099d24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga276fd2250d2b085b73ef51cb4c099d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52095cae524adb237339bfee92e8168a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>&#160;&#160;&#160;((uint32_t)0x00000070U)</td></tr>
<tr class="separator:ga52095cae524adb237339bfee92e8168a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga899b26ffa9c5f30f143306b8598a537f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f">TIM_CCMR2_OC3M_0</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga899b26ffa9c5f30f143306b8598a537f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91476ae2cc3449facafcad82569e14f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8">TIM_CCMR2_OC3M_1</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga91476ae2cc3449facafcad82569e14f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20394da7afcada6c3fc455b05004cff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5">TIM_CCMR2_OC3M_2</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga20394da7afcada6c3fc455b05004cff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4209d414df704ce96c54abb2ea2df66a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga4209d414df704ce96c54abb2ea2df66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga294e216b50edd1c2f891143e1f971048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a>&#160;&#160;&#160;((uint32_t)0x00000300U)</td></tr>
<tr class="separator:ga294e216b50edd1c2f891143e1f971048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabebaa6bffd90b32563bd0fc1ff4a9499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">TIM_CCMR2_CC4S_0</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gabebaa6bffd90b32563bd0fc1ff4a9499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6386ec77a3a451954325a1512d44f893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893">TIM_CCMR2_CC4S_1</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga6386ec77a3a451954325a1512d44f893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70dc197250c2699d470aea1a7a42ad57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga70dc197250c2699d470aea1a7a42ad57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e951cd3f6593e321cf79b662a1deaaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga3e951cd3f6593e321cf79b662a1deaaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbed61ff3ba57c7fe6d3386ce3b7af2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>&#160;&#160;&#160;((uint32_t)0x00007000U)</td></tr>
<tr class="separator:gacbed61ff3ba57c7fe6d3386ce3b7af2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad866f52cce9ce32e3c0d181007b82de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5">TIM_CCMR2_OC4M_0</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gad866f52cce9ce32e3c0d181007b82de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd97b1c86dd4953f3382fea317d165af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af">TIM_CCMR2_OC4M_1</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gafd97b1c86dd4953f3382fea317d165af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga431e5cdc0f3dc02fa5a54aa5193ddbab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">TIM_CCMR2_OC4M_2</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga431e5cdc0f3dc02fa5a54aa5193ddbab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1447dfe94bdd234382bb1f43307ea5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga1447dfe94bdd234382bb1f43307ea5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3d11f2e968752bc9ec7131c986c3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a>&#160;&#160;&#160;((uint32_t)0x0000000CU)</td></tr>
<tr class="separator:gafc3d11f2e968752bc9ec7131c986c3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588513395cbf8be6f4749c140fbf811c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c">TIM_CCMR2_IC3PSC_0</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga588513395cbf8be6f4749c140fbf811c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd27b9bdcc161c90dc1712074a66f29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d">TIM_CCMR2_IC3PSC_1</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gacd27b9bdcc161c90dc1712074a66f29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad218af6bd1de72891e1b85d582b766cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a>&#160;&#160;&#160;((uint32_t)0x000000F0U)</td></tr>
<tr class="separator:gad218af6bd1de72891e1b85d582b766cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d5450ebc9ac6ea833a2b341ceea061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">TIM_CCMR2_IC3F_0</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga31d5450ebc9ac6ea833a2b341ceea061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f92a3f831685d6df7ab69e68181849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849">TIM_CCMR2_IC3F_1</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga26f92a3f831685d6df7ab69e68181849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7d7a3c2686a6e31adc1adf2ce65df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">TIM_CCMR2_IC3F_2</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga5e7d7a3c2686a6e31adc1adf2ce65df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9696c3da027f2b292d077f1ab4cdd14b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">TIM_CCMR2_IC3F_3</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga9696c3da027f2b292d077f1ab4cdd14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd7591e2de10272f7fafb08cdd1b7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a>&#160;&#160;&#160;((uint32_t)0x00000C00U)</td></tr>
<tr class="separator:ga6fd7591e2de10272f7fafb08cdd1b7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f7d206409bc551eab06819e17451e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4">TIM_CCMR2_IC4PSC_0</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga80f7d206409bc551eab06819e17451e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6690f5e98e02addd5e75643767c6d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66">TIM_CCMR2_IC4PSC_1</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gaf6690f5e98e02addd5e75643767c6d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51653fd06a591294d432385e794a19e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</a>&#160;&#160;&#160;((uint32_t)0x0000F000U)</td></tr>
<tr class="separator:gad51653fd06a591294d432385e794a19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d5fc8b9a6ea27582cb6c25f9654888c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">TIM_CCMR2_IC4F_0</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga7d5fc8b9a6ea27582cb6c25f9654888c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4dcc1562c0c017493e4ee6b32354e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85">TIM_CCMR2_IC4F_1</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gac4dcc1562c0c017493e4ee6b32354e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b96de7db8b71ac7e414f247b871a53c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c">TIM_CCMR2_IC4F_2</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga2b96de7db8b71ac7e414f247b871a53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d0f55e5b751f2caed6a943f5682a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09">TIM_CCMR2_IC4F_3</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga25d0f55e5b751f2caed6a943f5682a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f494b9881e7b97bb2d79f7ad4e79937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga3f494b9881e7b97bb2d79f7ad4e79937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca0aedba14241caff739afb3c3ee291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga0ca0aedba14241caff739afb3c3ee291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813056b3f90a13c4432aeba55f28957e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga813056b3f90a13c4432aeba55f28957e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403fc501d4d8de6cabee6b07acb81a36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga403fc501d4d8de6cabee6b07acb81a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76392a4d63674cd0db0a55762458f16c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga76392a4d63674cd0db0a55762458f16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3136c6e776c6066509d298b6a9b34912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga3136c6e776c6066509d298b6a9b34912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a784649120eddec31998f34323d4156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga6a784649120eddec31998f34323d4156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387de559d8b16b16f3934fddd2aa969f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga387de559d8b16b16f3934fddd2aa969f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da114e666b61f09cf25f50cdaa7f81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga1da114e666b61f09cf25f50cdaa7f81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6220a5cd34c7a7a39e10c854aa00d2e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga6220a5cd34c7a7a39e10c854aa00d2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad46cce61d3bd83b64257ba75e54ee1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gad46cce61d3bd83b64257ba75e54ee1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4029686d3307111d3f9f4400e29e4521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga4029686d3307111d3f9f4400e29e4521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga940b041ab5975311f42f26d314a4b621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga940b041ab5975311f42f26d314a4b621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3faf23dc47e1b0877352d7f5a00f72e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga3faf23dc47e1b0877352d7f5a00f72e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b88bff3f38cec0617ce66fa5aef260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga41b88bff3f38cec0617ce66fa5aef260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc45c0315de82c1c3a38a243bcd00fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">TIM_CNT_CNT</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFFU)</td></tr>
<tr class="separator:ga8bc45c0315de82c1c3a38a243bcd00fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb85e4000ddab0ada67c5964810da35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35">TIM_PSC_PSC</a>&#160;&#160;&#160;((uint32_t)0x0000FFFFU)</td></tr>
<tr class="separator:gaefb85e4000ddab0ada67c5964810da35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace50256fdecc38f641050a4a3266e4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9">TIM_ARR_ARR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFFU)</td></tr>
<tr class="separator:gace50256fdecc38f641050a4a3266e4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcef8f28580e36cdfda3be1f7561afc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7">TIM_RCR_REP</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:gadcef8f28580e36cdfda3be1f7561afc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac927cc11eff415210dcf94657d8dfbe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0">TIM_CCR1_CCR1</a>&#160;&#160;&#160;((uint32_t)0x0000FFFFU)</td></tr>
<tr class="separator:gac927cc11eff415210dcf94657d8dfbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751e5efd90bdd1fd5f38609f3f5762ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">TIM_CCR2_CCR2</a>&#160;&#160;&#160;((uint32_t)0x0000FFFFU)</td></tr>
<tr class="separator:ga751e5efd90bdd1fd5f38609f3f5762ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e85064d37d387851e95c5c1f35315a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1">TIM_CCR3_CCR3</a>&#160;&#160;&#160;((uint32_t)0x0000FFFFU)</td></tr>
<tr class="separator:ga4e85064d37d387851e95c5c1f35315a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c9dd67a6701b5498926ae536773eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca">TIM_CCR4_CCR4</a>&#160;&#160;&#160;((uint32_t)0x0000FFFFU)</td></tr>
<tr class="separator:ga15c9dd67a6701b5498926ae536773eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf985e9c78f15e1e44b2bc4d2bafc67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:gabcf985e9c78f15e1e44b2bc4d2bafc67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b575cca31b0e22ef1d5b842aa162bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc">TIM_BDTR_DTG_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga4b575cca31b0e22ef1d5b842aa162bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f33ae1e9b7847a60032a60d0cc7f81d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d">TIM_BDTR_DTG_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga0f33ae1e9b7847a60032a60d0cc7f81d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f06a132eba960bd6cc972e3580d537c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c">TIM_BDTR_DTG_2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga2f06a132eba960bd6cc972e3580d537c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7868643a65285fc7132f040c8950f43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43">TIM_BDTR_DTG_3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gae7868643a65285fc7132f040c8950f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga503b44e30a5fb77c34630d1faca70213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213">TIM_BDTR_DTG_4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga503b44e30a5fb77c34630d1faca70213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a12ecb0a8dd21bc164d9a345ea564f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f">TIM_BDTR_DTG_5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga83a12ecb0a8dd21bc164d9a345ea564f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7d418cbd0db89991522cb6be34a017e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e">TIM_BDTR_DTG_6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gaf7d418cbd0db89991522cb6be34a017e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac945c8bcf5567912a88eb2acee53c45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b">TIM_BDTR_DTG_7</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gac945c8bcf5567912a88eb2acee53c45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4215d17f0548dfcf0b15fe4d0f4651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a>&#160;&#160;&#160;((uint32_t)0x00000300U)</td></tr>
<tr class="separator:ga7e4215d17f0548dfcf0b15fe4d0f4651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd1736c8172e7cd098bb591264b07bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf">TIM_BDTR_LOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gabbd1736c8172e7cd098bb591264b07bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756df80ff8c34399435f52dca18e6eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee">TIM_BDTR_LOCK_1</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga756df80ff8c34399435f52dca18e6eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1cf04e70ccf3d4aba5afcf2496a411a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gab1cf04e70ccf3d4aba5afcf2496a411a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9435f36d53c6be1107e57ab6a82c16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gaf9435f36d53c6be1107e57ab6a82c16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74250b040dd9fd9c09dcc54cdd6d86d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga74250b040dd9fd9c09dcc54cdd6d86d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3247abbbf0d00260be051d176d88020e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga3247abbbf0d00260be051d176d88020e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59f15008050f91fa3ecc9eaaa971a509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga59f15008050f91fa3ecc9eaaa971a509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga277a096614829feba2d0a4fbb7d3dffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga277a096614829feba2d0a4fbb7d3dffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9051ecac123cd89f9d2a835e4cde2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a>&#160;&#160;&#160;((uint32_t)0x0000001FU)</td></tr>
<tr class="separator:gabf9051ecac123cd89f9d2a835e4cde2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf610e5fe4bb4b10736242df3b62bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaaaf610e5fe4bb4b10736242df3b62bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0185643c163930e30f0a1cf5fe364e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga9a0185643c163930e30f0a1cf5fe364e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5a89b93b97b0968a7d5563a18ab9d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gaaa5a89b93b97b0968a7d5563a18ab9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105f44ff18cbbd4ff4d60368c9184430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga105f44ff18cbbd4ff4d60368c9184430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1bc4b6dd7265dee2857f23d835b2dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gabe1bc4b6dd7265dee2857f23d835b2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e197a78484567d4c6093c28265f3eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a>&#160;&#160;&#160;((uint32_t)0x00001F00U)</td></tr>
<tr class="separator:gab9e197a78484567d4c6093c28265f3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga677195c0b4892bb6717564c0528126a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga677195c0b4892bb6717564c0528126a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad427ba987877e491f7a2be60e320dbea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gad427ba987877e491f7a2be60e320dbea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga369926f2a8ca5cf635ded9bb4619189c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga369926f2a8ca5cf635ded9bb4619189c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f1ec849c41d1abd46c528a4ac378c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga7f1ec849c41d1abd46c528a4ac378c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga607d7b87b1b4bf167aabad36f922a8f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga607d7b87b1b4bf167aabad36f922a8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1afa2fc02bcd75c15122c4eb87d6cf83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">TIM_DMAR_DMAB</a>&#160;&#160;&#160;((uint32_t)0x0000FFFFU)</td></tr>
<tr class="separator:ga1afa2fc02bcd75c15122c4eb87d6cf83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c00ee5f19b05fe995bf742ee5f8cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51c00ee5f19b05fe995bf742ee5f8cad">TIM14_OR_TI1_RMP</a>&#160;&#160;&#160;((uint32_t)0x00000003U)</td></tr>
<tr class="separator:ga51c00ee5f19b05fe995bf742ee5f8cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d96e36ed461e986b7aa037581d9d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72d96e36ed461e986b7aa037581d9d38">TIM14_OR_TI1_RMP_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga72d96e36ed461e986b7aa037581d9d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4892ff651a1434afb1981b9d032d8672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4892ff651a1434afb1981b9d032d8672">TIM14_OR_TI1_RMP_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga4892ff651a1434afb1981b9d032d8672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4bed81b0f4bfd6fc705bfd0fcf1b97a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4bed81b0f4bfd6fc705bfd0fcf1b97a">TSC_CR_TSCE</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaa4bed81b0f4bfd6fc705bfd0fcf1b97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07da87c403a4cbafed1f4755a8fde2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac07da87c403a4cbafed1f4755a8fde2d">TSC_CR_START</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gac07da87c403a4cbafed1f4755a8fde2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade0929fc68617e66ccbfacd72dedcf06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade0929fc68617e66ccbfacd72dedcf06">TSC_CR_AM</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gade0929fc68617e66ccbfacd72dedcf06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66cc52adb88fc4b2ce69ad94c3a5c9ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66cc52adb88fc4b2ce69ad94c3a5c9ad">TSC_CR_SYNCPOL</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga66cc52adb88fc4b2ce69ad94c3a5c9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44583200695245ec9b9ae0ee6a09f3fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44583200695245ec9b9ae0ee6a09f3fb">TSC_CR_IODEF</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga44583200695245ec9b9ae0ee6a09f3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb47d1e1d755553b5c7eb90339a4aea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb47d1e1d755553b5c7eb90339a4aea0">TSC_CR_MCV</a>&#160;&#160;&#160;((uint32_t)0x000000E0U)</td></tr>
<tr class="separator:gacb47d1e1d755553b5c7eb90339a4aea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35e6d62c7af6a159fcc04a7a524eff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae35e6d62c7af6a159fcc04a7a524eff5">TSC_CR_MCV_0</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gae35e6d62c7af6a159fcc04a7a524eff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95311743cb5fe9d1037f57edc3666548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95311743cb5fe9d1037f57edc3666548">TSC_CR_MCV_1</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga95311743cb5fe9d1037f57edc3666548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb9a6d5a4a9e02bf3a0ec1af61249e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb9a6d5a4a9e02bf3a0ec1af61249e49">TSC_CR_MCV_2</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gaeb9a6d5a4a9e02bf3a0ec1af61249e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47718eaf04b8c134760ff95b3b1a2b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae47718eaf04b8c134760ff95b3b1a2b7">TSC_CR_PGPSC</a>&#160;&#160;&#160;((uint32_t)0x00007000U)</td></tr>
<tr class="separator:gae47718eaf04b8c134760ff95b3b1a2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce4a4a0c8479093ee5022b4b9b9956e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce4a4a0c8479093ee5022b4b9b9956e">TSC_CR_PGPSC_0</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga6ce4a4a0c8479093ee5022b4b9b9956e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e2bfd176fe1ca0ed654bf31abac178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55e2bfd176fe1ca0ed654bf31abac178">TSC_CR_PGPSC_1</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga55e2bfd176fe1ca0ed654bf31abac178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ef6afc810b582aee3a1c03afdf4e35c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef6afc810b582aee3a1c03afdf4e35c">TSC_CR_PGPSC_2</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga9ef6afc810b582aee3a1c03afdf4e35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa60ca84f13e44db29bcf1770e6973ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa60ca84f13e44db29bcf1770e6973ca">TSC_CR_SSPSC</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gaaa60ca84f13e44db29bcf1770e6973ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40821762cfb92e9fbfc34d327df79339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40821762cfb92e9fbfc34d327df79339">TSC_CR_SSE</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga40821762cfb92e9fbfc34d327df79339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga179977791be9b9b3678d4a018af6a2f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga179977791be9b9b3678d4a018af6a2f4">TSC_CR_SSD</a>&#160;&#160;&#160;((uint32_t)0x00FE0000U)</td></tr>
<tr class="separator:ga179977791be9b9b3678d4a018af6a2f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad25247bd394b2751fa11f7295ab83d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad25247bd394b2751fa11f7295ab83d10">TSC_CR_SSD_0</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gad25247bd394b2751fa11f7295ab83d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82bafb551613ef3b76c1bc6faa175115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82bafb551613ef3b76c1bc6faa175115">TSC_CR_SSD_1</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga82bafb551613ef3b76c1bc6faa175115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1017ff4525ec7572ca65a1a15e424990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1017ff4525ec7572ca65a1a15e424990">TSC_CR_SSD_2</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga1017ff4525ec7572ca65a1a15e424990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d0829fda8f696eb7a83436b0381b553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d0829fda8f696eb7a83436b0381b553">TSC_CR_SSD_3</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga2d0829fda8f696eb7a83436b0381b553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be757bc87141e2119bc288de6f3c5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4be757bc87141e2119bc288de6f3c5ad">TSC_CR_SSD_4</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga4be757bc87141e2119bc288de6f3c5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace3c89d8a1a5ce9cbf24077f0d3ea6d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace3c89d8a1a5ce9cbf24077f0d3ea6d6">TSC_CR_SSD_5</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gace3c89d8a1a5ce9cbf24077f0d3ea6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02e21a182ce6bf1dfb8b8518df57a70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02e21a182ce6bf1dfb8b8518df57a70f">TSC_CR_SSD_6</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga02e21a182ce6bf1dfb8b8518df57a70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae51200f6ae20bcbd7032e5b574c272e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae51200f6ae20bcbd7032e5b574c272e3">TSC_CR_CTPL</a>&#160;&#160;&#160;((uint32_t)0x0F000000U)</td></tr>
<tr class="separator:gae51200f6ae20bcbd7032e5b574c272e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6515fc3649f7e277293ef57a0cf05665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6515fc3649f7e277293ef57a0cf05665">TSC_CR_CTPL_0</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga6515fc3649f7e277293ef57a0cf05665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacca1c175c904cf2b969bf9d913028361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacca1c175c904cf2b969bf9d913028361">TSC_CR_CTPL_1</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:gacca1c175c904cf2b969bf9d913028361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c5fd1edf6e4e89ca7685ea17e12f4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c5fd1edf6e4e89ca7685ea17e12f4c8">TSC_CR_CTPL_2</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga0c5fd1edf6e4e89ca7685ea17e12f4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5fc9b3da235645afd2122f7aa6ca80c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5fc9b3da235645afd2122f7aa6ca80c">TSC_CR_CTPL_3</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:gab5fc9b3da235645afd2122f7aa6ca80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga205e829691df257eac92cfcbd52a9234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga205e829691df257eac92cfcbd52a9234">TSC_CR_CTPH</a>&#160;&#160;&#160;((uint32_t)0xF0000000U)</td></tr>
<tr class="separator:ga205e829691df257eac92cfcbd52a9234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd9e63fcd48bc9a5452938602b038d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd9e63fcd48bc9a5452938602b038d0">TSC_CR_CTPH_0</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga5dd9e63fcd48bc9a5452938602b038d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25fdddd3bc31aae8a89e5f368a90d2ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25fdddd3bc31aae8a89e5f368a90d2ab">TSC_CR_CTPH_1</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga25fdddd3bc31aae8a89e5f368a90d2ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c4a6e9a1e320d513b6f790748dda426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c4a6e9a1e320d513b6f790748dda426">TSC_CR_CTPH_2</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga7c4a6e9a1e320d513b6f790748dda426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5145023ed1e724732390a6019ee10f96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5145023ed1e724732390a6019ee10f96">TSC_CR_CTPH_3</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga5145023ed1e724732390a6019ee10f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18609c2bd9f0722e09b7c2a2feb36b98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18609c2bd9f0722e09b7c2a2feb36b98">TSC_IER_EOAIE</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga18609c2bd9f0722e09b7c2a2feb36b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41bcb05f4f38c3cc3ee256d70962b503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41bcb05f4f38c3cc3ee256d70962b503">TSC_IER_MCEIE</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga41bcb05f4f38c3cc3ee256d70962b503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga740bad54c77081c9a7bef94b59275dfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga740bad54c77081c9a7bef94b59275dfb">TSC_ICR_EOAIC</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga740bad54c77081c9a7bef94b59275dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68531ebddec02a9850d537e3b301a245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68531ebddec02a9850d537e3b301a245">TSC_ICR_MCEIC</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga68531ebddec02a9850d537e3b301a245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af41466f8ec826c6d53585d7e406c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9af41466f8ec826c6d53585d7e406c94">TSC_ISR_EOAF</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga9af41466f8ec826c6d53585d7e406c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08fce3de6964b2b9701254ceb90a0c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08fce3de6964b2b9701254ceb90a0c9f">TSC_ISR_MCEF</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga08fce3de6964b2b9701254ceb90a0c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25cc0d8b7f3e595bac13268e5e25fc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa25cc0d8b7f3e595bac13268e5e25fc8">TSC_IOHCR_G1_IO1</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaa25cc0d8b7f3e595bac13268e5e25fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4147c9618c6eead6c51b414e94ba7da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4147c9618c6eead6c51b414e94ba7da">TSC_IOHCR_G1_IO2</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gab4147c9618c6eead6c51b414e94ba7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8f0d29b3ef4e73ac8b2ea96f32d8cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea8f0d29b3ef4e73ac8b2ea96f32d8cd">TSC_IOHCR_G1_IO3</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gaea8f0d29b3ef4e73ac8b2ea96f32d8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48705b45ecd5fafb8ab7dc71f2da1d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48705b45ecd5fafb8ab7dc71f2da1d5d">TSC_IOHCR_G1_IO4</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga48705b45ecd5fafb8ab7dc71f2da1d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8681571606b6796f2cd981635559c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8681571606b6796f2cd981635559c56">TSC_IOHCR_G2_IO1</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gac8681571606b6796f2cd981635559c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga904f727450371d79dd8ac2fd60b56511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga904f727450371d79dd8ac2fd60b56511">TSC_IOHCR_G2_IO2</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga904f727450371d79dd8ac2fd60b56511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c5d1e914479c16db0ded6f6bce8459a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c5d1e914479c16db0ded6f6bce8459a">TSC_IOHCR_G2_IO3</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga1c5d1e914479c16db0ded6f6bce8459a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19d7880ae8eb9e743e428b6581fc30cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19d7880ae8eb9e743e428b6581fc30cf">TSC_IOHCR_G2_IO4</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga19d7880ae8eb9e743e428b6581fc30cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30e4c08dcf346ac63a2eb8c9116b0e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30e4c08dcf346ac63a2eb8c9116b0e75">TSC_IOHCR_G3_IO1</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga30e4c08dcf346ac63a2eb8c9116b0e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad88991f11f855f6ccfdb134f00dede16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad88991f11f855f6ccfdb134f00dede16">TSC_IOHCR_G3_IO2</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gad88991f11f855f6ccfdb134f00dede16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1551f1d9718e48deb700eb4e37f41302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1551f1d9718e48deb700eb4e37f41302">TSC_IOHCR_G3_IO3</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga1551f1d9718e48deb700eb4e37f41302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f2ba2e5bb73229545925d8be8e2ba16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f2ba2e5bb73229545925d8be8e2ba16">TSC_IOHCR_G3_IO4</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga5f2ba2e5bb73229545925d8be8e2ba16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5995a7a9bb38ddd5c2bd187b9f503c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5995a7a9bb38ddd5c2bd187b9f503c9f">TSC_IOHCR_G4_IO1</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga5995a7a9bb38ddd5c2bd187b9f503c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d7e1dbd9de1e8bdce07927851a7a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0d7e1dbd9de1e8bdce07927851a7a72">TSC_IOHCR_G4_IO2</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gaa0d7e1dbd9de1e8bdce07927851a7a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed99725c69d270e2d63070cffc882e33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed99725c69d270e2d63070cffc882e33">TSC_IOHCR_G4_IO3</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gaed99725c69d270e2d63070cffc882e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47234ba070241ad44d8220e88df6b3f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47234ba070241ad44d8220e88df6b3f8">TSC_IOHCR_G4_IO4</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga47234ba070241ad44d8220e88df6b3f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga590a418cdb27fd02a4cf121e42e569b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga590a418cdb27fd02a4cf121e42e569b2">TSC_IOHCR_G5_IO1</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga590a418cdb27fd02a4cf121e42e569b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade99d60646e3fa1517f799052a6cd5a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade99d60646e3fa1517f799052a6cd5a6">TSC_IOHCR_G5_IO2</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gade99d60646e3fa1517f799052a6cd5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da7c42861ebff9f1368ce0b891cc0aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1da7c42861ebff9f1368ce0b891cc0aa">TSC_IOHCR_G5_IO3</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga1da7c42861ebff9f1368ce0b891cc0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa38dc0c9e4de280da91030e4546e04bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa38dc0c9e4de280da91030e4546e04bb">TSC_IOHCR_G5_IO4</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:gaa38dc0c9e4de280da91030e4546e04bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b5e8601c2751fbfbcb9d09b4e4e3d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b5e8601c2751fbfbcb9d09b4e4e3d6f">TSC_IOHCR_G6_IO1</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga9b5e8601c2751fbfbcb9d09b4e4e3d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6994edd44c8466c73563ebcecd3c9ab9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6994edd44c8466c73563ebcecd3c9ab9">TSC_IOHCR_G6_IO2</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga6994edd44c8466c73563ebcecd3c9ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508bd77407f2294acef566ec79680f24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga508bd77407f2294acef566ec79680f24">TSC_IOHCR_G6_IO3</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga508bd77407f2294acef566ec79680f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f2dfee7d77600fda369e454119851b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f2dfee7d77600fda369e454119851b7">TSC_IOHCR_G6_IO4</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga9f2dfee7d77600fda369e454119851b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga084806ce2eeaea2e540a8f8eff7359e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga084806ce2eeaea2e540a8f8eff7359e8">TSC_IOHCR_G7_IO1</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga084806ce2eeaea2e540a8f8eff7359e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga904ec89e24c54b8899aa2578c38580ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga904ec89e24c54b8899aa2578c38580ce">TSC_IOHCR_G7_IO2</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga904ec89e24c54b8899aa2578c38580ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837cd46add4c630f7d1d335564ecd41c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga837cd46add4c630f7d1d335564ecd41c">TSC_IOHCR_G7_IO3</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga837cd46add4c630f7d1d335564ecd41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga482cd03a685f379cc1b748f7684ce395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga482cd03a685f379cc1b748f7684ce395">TSC_IOHCR_G7_IO4</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga482cd03a685f379cc1b748f7684ce395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf93a44c09f3355e4940679eb7c80a068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf93a44c09f3355e4940679eb7c80a068">TSC_IOHCR_G8_IO1</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:gaf93a44c09f3355e4940679eb7c80a068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172a21291f2b7b2de95004008721f646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga172a21291f2b7b2de95004008721f646">TSC_IOHCR_G8_IO2</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga172a21291f2b7b2de95004008721f646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaa845a5999eb2ede81a9d5c469a05c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadaa845a5999eb2ede81a9d5c469a05c1">TSC_IOHCR_G8_IO3</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:gadaa845a5999eb2ede81a9d5c469a05c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c4a0f449241d88969d59660bbbdac8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c4a0f449241d88969d59660bbbdac8c">TSC_IOHCR_G8_IO4</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga3c4a0f449241d88969d59660bbbdac8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd82b6899411d6e78512ed519d2c9a7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd82b6899411d6e78512ed519d2c9a7f">TSC_IOASCR_G1_IO1</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gacd82b6899411d6e78512ed519d2c9a7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fefef6a55f39aa48067a1c2524b4a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fefef6a55f39aa48067a1c2524b4a86">TSC_IOASCR_G1_IO2</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga5fefef6a55f39aa48067a1c2524b4a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d8ed0949d6947d14af3673b8df8bbed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d8ed0949d6947d14af3673b8df8bbed">TSC_IOASCR_G1_IO3</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga0d8ed0949d6947d14af3673b8df8bbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315b64a0b36129c0af07aac7d9a074a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga315b64a0b36129c0af07aac7d9a074a1">TSC_IOASCR_G1_IO4</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga315b64a0b36129c0af07aac7d9a074a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc19a5bdb29490db6f0eb58e38b7e4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddc19a5bdb29490db6f0eb58e38b7e4e">TSC_IOASCR_G2_IO1</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gaddc19a5bdb29490db6f0eb58e38b7e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e85f60dd56c94d292afe16e94f5c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79e85f60dd56c94d292afe16e94f5c1f">TSC_IOASCR_G2_IO2</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga79e85f60dd56c94d292afe16e94f5c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8228c36e743309c19108ec1acd6fa2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8228c36e743309c19108ec1acd6fa2b">TSC_IOASCR_G2_IO3</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gad8228c36e743309c19108ec1acd6fa2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a8d38ca46cc18da31ab4251d9600a56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a8d38ca46cc18da31ab4251d9600a56">TSC_IOASCR_G2_IO4</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga7a8d38ca46cc18da31ab4251d9600a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee85c71c1ab007caab03b89054d905e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee85c71c1ab007caab03b89054d905e7">TSC_IOASCR_G3_IO1</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gaee85c71c1ab007caab03b89054d905e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dabef88c6eefffbfe230d2af841ab1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dabef88c6eefffbfe230d2af841ab1a">TSC_IOASCR_G3_IO2</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga7dabef88c6eefffbfe230d2af841ab1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c9bcda9c707d944ae3bc69ff990e0c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c9bcda9c707d944ae3bc69ff990e0c1">TSC_IOASCR_G3_IO3</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga7c9bcda9c707d944ae3bc69ff990e0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b9496dae3ecdea0127cc48ca1f3b9bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b9496dae3ecdea0127cc48ca1f3b9bc">TSC_IOASCR_G3_IO4</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga5b9496dae3ecdea0127cc48ca1f3b9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf630bc82f376391d7846b34d280abc94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf630bc82f376391d7846b34d280abc94">TSC_IOASCR_G4_IO1</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gaf630bc82f376391d7846b34d280abc94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac784e0da3d24f283c2d466c1ac100ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac784e0da3d24f283c2d466c1ac100ac7">TSC_IOASCR_G4_IO2</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gac784e0da3d24f283c2d466c1ac100ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43060d8fa5382ba390da40a1386b93ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43060d8fa5382ba390da40a1386b93ff">TSC_IOASCR_G4_IO3</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga43060d8fa5382ba390da40a1386b93ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd55955f843445f11d1c7d75c024ddaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd55955f843445f11d1c7d75c024ddaf">TSC_IOASCR_G4_IO4</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gadd55955f843445f11d1c7d75c024ddaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea67e6299dd4afdd1fbddfb9e810400b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea67e6299dd4afdd1fbddfb9e810400b">TSC_IOASCR_G5_IO1</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gaea67e6299dd4afdd1fbddfb9e810400b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac473ea3827fd3b8be7f680e2312c2c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac473ea3827fd3b8be7f680e2312c2c7b">TSC_IOASCR_G5_IO2</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gac473ea3827fd3b8be7f680e2312c2c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ead086568ecc51e20d0b7b1854e1cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ead086568ecc51e20d0b7b1854e1cbe">TSC_IOASCR_G5_IO3</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga4ead086568ecc51e20d0b7b1854e1cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf712c84f43d1f00a89d3a351142588cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf712c84f43d1f00a89d3a351142588cb">TSC_IOASCR_G5_IO4</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:gaf712c84f43d1f00a89d3a351142588cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab57e0cb1a489a65adcece563c1b2b657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab57e0cb1a489a65adcece563c1b2b657">TSC_IOASCR_G6_IO1</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gab57e0cb1a489a65adcece563c1b2b657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga486fc83799f0b599a86535ac648f1966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga486fc83799f0b599a86535ac648f1966">TSC_IOASCR_G6_IO2</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga486fc83799f0b599a86535ac648f1966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13390ab79e7b1b53019e41476648a6cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13390ab79e7b1b53019e41476648a6cb">TSC_IOASCR_G6_IO3</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga13390ab79e7b1b53019e41476648a6cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc48485735d1d84555a9b0f9a2bbf63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc48485735d1d84555a9b0f9a2bbf63c">TSC_IOASCR_G6_IO4</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:gacc48485735d1d84555a9b0f9a2bbf63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafa6583c19f4cccd7408c0640d9a527b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafa6583c19f4cccd7408c0640d9a527b">TSC_IOASCR_G7_IO1</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:gaafa6583c19f4cccd7408c0640d9a527b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f18b8a1325536d2a6b6d4419201a88d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f18b8a1325536d2a6b6d4419201a88d">TSC_IOASCR_G7_IO2</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga8f18b8a1325536d2a6b6d4419201a88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b2a03cdd4a4e1c9698d6b8269c9b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81b2a03cdd4a4e1c9698d6b8269c9b0e">TSC_IOASCR_G7_IO3</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga81b2a03cdd4a4e1c9698d6b8269c9b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc37ecf4d213bfe1e6a7eadad1ef712e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc37ecf4d213bfe1e6a7eadad1ef712e">TSC_IOASCR_G7_IO4</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:gacc37ecf4d213bfe1e6a7eadad1ef712e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bcfcacd23e4066b94e96123dfe3550f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bcfcacd23e4066b94e96123dfe3550f">TSC_IOASCR_G8_IO1</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga0bcfcacd23e4066b94e96123dfe3550f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf488334e8d87ba645f797bcf0f52387b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf488334e8d87ba645f797bcf0f52387b">TSC_IOASCR_G8_IO2</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:gaf488334e8d87ba645f797bcf0f52387b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe93979868348844bde9664877060414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe93979868348844bde9664877060414">TSC_IOASCR_G8_IO3</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:gabe93979868348844bde9664877060414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab85fdad743c240d1d8d0baaaec875298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab85fdad743c240d1d8d0baaaec875298">TSC_IOASCR_G8_IO4</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:gab85fdad743c240d1d8d0baaaec875298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7c90514a2b21ef121eb157ee318ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee7c90514a2b21ef121eb157ee318ba9">TSC_IOSCR_G1_IO1</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaee7c90514a2b21ef121eb157ee318ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07a670311bcc0188d80a2836eb58a573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07a670311bcc0188d80a2836eb58a573">TSC_IOSCR_G1_IO2</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga07a670311bcc0188d80a2836eb58a573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ccc80420fa141c83253ec8d0d5d8c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ccc80420fa141c83253ec8d0d5d8c75">TSC_IOSCR_G1_IO3</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga1ccc80420fa141c83253ec8d0d5d8c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d7a5de5458401ef7f637ac791bd03e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d7a5de5458401ef7f637ac791bd03e">TSC_IOSCR_G1_IO4</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gae3d7a5de5458401ef7f637ac791bd03e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2642e94fd0535556cb1214b25ab54e82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2642e94fd0535556cb1214b25ab54e82">TSC_IOSCR_G2_IO1</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga2642e94fd0535556cb1214b25ab54e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a7fdcf0810e671eae57b7fa808bb1e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7fdcf0810e671eae57b7fa808bb1e1">TSC_IOSCR_G2_IO2</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga0a7fdcf0810e671eae57b7fa808bb1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d07ef55b7a38154430c79df3792ef85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d07ef55b7a38154430c79df3792ef85">TSC_IOSCR_G2_IO3</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga4d07ef55b7a38154430c79df3792ef85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c5701fea4de413a0446bb50299db78e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c5701fea4de413a0446bb50299db78e">TSC_IOSCR_G2_IO4</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga2c5701fea4de413a0446bb50299db78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd5b56543201db684a3c3cf840fe9b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbd5b56543201db684a3c3cf840fe9b4">TSC_IOSCR_G3_IO1</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gafbd5b56543201db684a3c3cf840fe9b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga521dd998ded4c56b5ae57a3bc7a73969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga521dd998ded4c56b5ae57a3bc7a73969">TSC_IOSCR_G3_IO2</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga521dd998ded4c56b5ae57a3bc7a73969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42558ab59e1d8fe5b95d9c9d608926e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42558ab59e1d8fe5b95d9c9d608926e8">TSC_IOSCR_G3_IO3</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga42558ab59e1d8fe5b95d9c9d608926e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fd6be0181629a724bcd0ff9927ef3d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fd6be0181629a724bcd0ff9927ef3d8">TSC_IOSCR_G3_IO4</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga1fd6be0181629a724bcd0ff9927ef3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8f14899ff5b049f17080ab4ad73a78e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8f14899ff5b049f17080ab4ad73a78e">TSC_IOSCR_G4_IO1</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gaa8f14899ff5b049f17080ab4ad73a78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0edd6df22a62893fd06d623eed97818f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0edd6df22a62893fd06d623eed97818f">TSC_IOSCR_G4_IO2</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga0edd6df22a62893fd06d623eed97818f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce6cc8fb0bbfe02e85987ddf5fa5621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce6cc8fb0bbfe02e85987ddf5fa5621">TSC_IOSCR_G4_IO3</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:ga6ce6cc8fb0bbfe02e85987ddf5fa5621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f71a21108c7bdf517abe879ef990cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56f71a21108c7bdf517abe879ef990cd">TSC_IOSCR_G4_IO4</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga56f71a21108c7bdf517abe879ef990cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33091ef62bc05b2f348482a75d545593"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33091ef62bc05b2f348482a75d545593">TSC_IOSCR_G5_IO1</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga33091ef62bc05b2f348482a75d545593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10aec0233213b68740bb80772a1930f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa10aec0233213b68740bb80772a1930f">TSC_IOSCR_G5_IO2</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gaa10aec0233213b68740bb80772a1930f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87ba5a303406fdf8c9fb1bf25e074c0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87ba5a303406fdf8c9fb1bf25e074c0f">TSC_IOSCR_G5_IO3</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga87ba5a303406fdf8c9fb1bf25e074c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7cf2c83b88ec100e948aaee0b1c7bb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7cf2c83b88ec100e948aaee0b1c7bb9">TSC_IOSCR_G5_IO4</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:gab7cf2c83b88ec100e948aaee0b1c7bb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ed2e2b03e262d35c994f14cfb5f172d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ed2e2b03e262d35c994f14cfb5f172d">TSC_IOSCR_G6_IO1</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga4ed2e2b03e262d35c994f14cfb5f172d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f210fae3d97341f2d94e753538a5ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f210fae3d97341f2d94e753538a5ef1">TSC_IOSCR_G6_IO2</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga5f210fae3d97341f2d94e753538a5ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd96d6ff53e6ab99a00904cc71117022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd96d6ff53e6ab99a00904cc71117022">TSC_IOSCR_G6_IO3</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gacd96d6ff53e6ab99a00904cc71117022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39c8dcda3f5d1c74ddedbaf709741d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab39c8dcda3f5d1c74ddedbaf709741d5">TSC_IOSCR_G6_IO4</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:gab39c8dcda3f5d1c74ddedbaf709741d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3385f46a99278be65b40c3586ee86c52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3385f46a99278be65b40c3586ee86c52">TSC_IOSCR_G7_IO1</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga3385f46a99278be65b40c3586ee86c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b39ba39a76106db42595b8db7c5e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50b39ba39a76106db42595b8db7c5e4b">TSC_IOSCR_G7_IO2</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga50b39ba39a76106db42595b8db7c5e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3de8ce4041a5aab4e1de11ba4bc1aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3de8ce4041a5aab4e1de11ba4bc1aec">TSC_IOSCR_G7_IO3</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:gae3de8ce4041a5aab4e1de11ba4bc1aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8a494df48044ec17a5963f05dc22757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8a494df48044ec17a5963f05dc22757">TSC_IOSCR_G7_IO4</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:gab8a494df48044ec17a5963f05dc22757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69d54f4e80ce860f644918a08577125f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69d54f4e80ce860f644918a08577125f">TSC_IOSCR_G8_IO1</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga69d54f4e80ce860f644918a08577125f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0f96e7bbe62fb765286e5af061bd5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c0f96e7bbe62fb765286e5af061bd5c">TSC_IOSCR_G8_IO2</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga0c0f96e7bbe62fb765286e5af061bd5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf54d34d7bb01be0253b7a38f9a00de76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf54d34d7bb01be0253b7a38f9a00de76">TSC_IOSCR_G8_IO3</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:gaf54d34d7bb01be0253b7a38f9a00de76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga978a6c0ce3c2748fdd73a015512b33ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga978a6c0ce3c2748fdd73a015512b33ff">TSC_IOSCR_G8_IO4</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:ga978a6c0ce3c2748fdd73a015512b33ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72b81eebb75e5eb63d86e79e0a230db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab72b81eebb75e5eb63d86e79e0a230db">TSC_IOCCR_G1_IO1</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gab72b81eebb75e5eb63d86e79e0a230db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed313819c3f07d83f966a707e71006a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed313819c3f07d83f966a707e71006a3">TSC_IOCCR_G1_IO2</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaed313819c3f07d83f966a707e71006a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd978624dad34d428b0588fa6eda6940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd978624dad34d428b0588fa6eda6940">TSC_IOCCR_G1_IO3</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gadd978624dad34d428b0588fa6eda6940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41c929d5e60d13b71ff1d6745e281c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41c929d5e60d13b71ff1d6745e281c4f">TSC_IOCCR_G1_IO4</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga41c929d5e60d13b71ff1d6745e281c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5754aa934264634361e0dda64c67f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5754aa934264634361e0dda64c67f72">TSC_IOCCR_G2_IO1</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gaa5754aa934264634361e0dda64c67f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6bd0a2c23d06434ce49b8271df3c6a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6bd0a2c23d06434ce49b8271df3c6a5">TSC_IOCCR_G2_IO2</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gad6bd0a2c23d06434ce49b8271df3c6a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66346940b2e277bb02afb360614a0e8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66346940b2e277bb02afb360614a0e8a">TSC_IOCCR_G2_IO3</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga66346940b2e277bb02afb360614a0e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4078647a88048212fa079fb24dddbbd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4078647a88048212fa079fb24dddbbd4">TSC_IOCCR_G2_IO4</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga4078647a88048212fa079fb24dddbbd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga753ebf022dcbf06c303d3bf21eb3518f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga753ebf022dcbf06c303d3bf21eb3518f">TSC_IOCCR_G3_IO1</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga753ebf022dcbf06c303d3bf21eb3518f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8c5c738f9eda3f412821c588fc7ca7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8c5c738f9eda3f412821c588fc7ca7d">TSC_IOCCR_G3_IO2</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gab8c5c738f9eda3f412821c588fc7ca7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff45a42f7cb42606c71a6e31117e87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff45a42f7cb42606c71a6e31117e87c">TSC_IOCCR_G3_IO3</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga0ff45a42f7cb42606c71a6e31117e87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f69b350a1c5606bcdbfa92bb5065c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f69b350a1c5606bcdbfa92bb5065c29">TSC_IOCCR_G3_IO4</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga3f69b350a1c5606bcdbfa92bb5065c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625564916e51f7c314c9697fb846407d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga625564916e51f7c314c9697fb846407d">TSC_IOCCR_G4_IO1</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga625564916e51f7c314c9697fb846407d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3079a52ff10b641604f4a0f6e9feb39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3079a52ff10b641604f4a0f6e9feb39">TSC_IOCCR_G4_IO2</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gae3079a52ff10b641604f4a0f6e9feb39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc53df7e1044fb53600ae195f2ca2d4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc53df7e1044fb53600ae195f2ca2d4b">TSC_IOCCR_G4_IO3</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gafc53df7e1044fb53600ae195f2ca2d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261d0ef6bfce853e8b015cb02968365b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261d0ef6bfce853e8b015cb02968365b">TSC_IOCCR_G4_IO4</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga261d0ef6bfce853e8b015cb02968365b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7282fe34b896af2a10d956b296d6721e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7282fe34b896af2a10d956b296d6721e">TSC_IOCCR_G5_IO1</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga7282fe34b896af2a10d956b296d6721e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdff67a963895adb140a7097a33d9eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdff67a963895adb140a7097a33d9eb7">TSC_IOCCR_G5_IO2</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gafdff67a963895adb140a7097a33d9eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b69671302430ce7d25ea62c9db1eb7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b69671302430ce7d25ea62c9db1eb7e">TSC_IOCCR_G5_IO3</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga1b69671302430ce7d25ea62c9db1eb7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga246a8e90cd92cdcadbbe9cd6229de582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga246a8e90cd92cdcadbbe9cd6229de582">TSC_IOCCR_G5_IO4</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga246a8e90cd92cdcadbbe9cd6229de582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eadf59ed3695683921fe7de6bf95d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eadf59ed3695683921fe7de6bf95d12">TSC_IOCCR_G6_IO1</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga1eadf59ed3695683921fe7de6bf95d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ca002c2c5c77326e9f4ede0e6e2ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ca002c2c5c77326e9f4ede0e6e2ff0">TSC_IOCCR_G6_IO2</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gaf6ca002c2c5c77326e9f4ede0e6e2ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeead1322b93830f3d62e940d7240e2f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeead1322b93830f3d62e940d7240e2f3">TSC_IOCCR_G6_IO3</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gaeead1322b93830f3d62e940d7240e2f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd5115b9bdeb46a1cf8d3d69ab064d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd5115b9bdeb46a1cf8d3d69ab064d4c">TSC_IOCCR_G6_IO4</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:gadd5115b9bdeb46a1cf8d3d69ab064d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadf1cc88082b9e690efa07ebf84f86a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadf1cc88082b9e690efa07ebf84f86a6">TSC_IOCCR_G7_IO1</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:gaadf1cc88082b9e690efa07ebf84f86a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c9394233e52ad08b5a331878d5f0b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7c9394233e52ad08b5a331878d5f0b8">TSC_IOCCR_G7_IO2</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:gad7c9394233e52ad08b5a331878d5f0b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab55ddd0d3ee2fdfca995f82982396ba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab55ddd0d3ee2fdfca995f82982396ba7">TSC_IOCCR_G7_IO3</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:gab55ddd0d3ee2fdfca995f82982396ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a35ca0ae1a952d2058adc0cbed163f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a35ca0ae1a952d2058adc0cbed163f4">TSC_IOCCR_G7_IO4</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga9a35ca0ae1a952d2058adc0cbed163f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga505d18ed8927c2ef746006682f671344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga505d18ed8927c2ef746006682f671344">TSC_IOCCR_G8_IO1</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:ga505d18ed8927c2ef746006682f671344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03064c73fd25c29ead1dd1c361a6b911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03064c73fd25c29ead1dd1c361a6b911">TSC_IOCCR_G8_IO2</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga03064c73fd25c29ead1dd1c361a6b911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6a8c3cead6d177c759df7f09f2a4152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6a8c3cead6d177c759df7f09f2a4152">TSC_IOCCR_G8_IO3</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:gab6a8c3cead6d177c759df7f09f2a4152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad69b9268364a0c32da12dccc2f33ffac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad69b9268364a0c32da12dccc2f33ffac">TSC_IOCCR_G8_IO4</a>&#160;&#160;&#160;((uint32_t)0x80000000U)</td></tr>
<tr class="separator:gad69b9268364a0c32da12dccc2f33ffac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18c3723e70c9f2fd76ee3b077cd6b491"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18c3723e70c9f2fd76ee3b077cd6b491">TSC_IOGCSR_G1E</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga18c3723e70c9f2fd76ee3b077cd6b491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f40198e18f4fda5b1aa9a8c77e67f10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f40198e18f4fda5b1aa9a8c77e67f10">TSC_IOGCSR_G2E</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga5f40198e18f4fda5b1aa9a8c77e67f10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa19847b92a1cf45e004f0567fe867f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fa19847b92a1cf45e004f0567fe867f">TSC_IOGCSR_G3E</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga2fa19847b92a1cf45e004f0567fe867f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga486b5c9d1448b68e82321c2a06679157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga486b5c9d1448b68e82321c2a06679157">TSC_IOGCSR_G4E</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga486b5c9d1448b68e82321c2a06679157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c0350f2951a8932f68644cc46e0768b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c0350f2951a8932f68644cc46e0768b">TSC_IOGCSR_G5E</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga6c0350f2951a8932f68644cc46e0768b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31fa42d25ae9646ec8a0d6a53023ffff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31fa42d25ae9646ec8a0d6a53023ffff">TSC_IOGCSR_G6E</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga31fa42d25ae9646ec8a0d6a53023ffff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15d928b53c999dd82c372e340e369402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15d928b53c999dd82c372e340e369402">TSC_IOGCSR_G7E</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga15d928b53c999dd82c372e340e369402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9736702559c92cf102b195cb85737431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9736702559c92cf102b195cb85737431">TSC_IOGCSR_G8E</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga9736702559c92cf102b195cb85737431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86fdc03c565bec02f1f5e32c5df65459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86fdc03c565bec02f1f5e32c5df65459">TSC_IOGCSR_G1S</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga86fdc03c565bec02f1f5e32c5df65459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaabb77752f29df4122ed3e7d146ecfbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaabb77752f29df4122ed3e7d146ecfbd">TSC_IOGCSR_G2S</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gaaabb77752f29df4122ed3e7d146ecfbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0efba4a5e486fb9085528cebfa27d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0efba4a5e486fb9085528cebfa27d93">TSC_IOGCSR_G3S</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:gaa0efba4a5e486fb9085528cebfa27d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2430ab8b88a76cf62aced0c8bb1efd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2430ab8b88a76cf62aced0c8bb1efd9a">TSC_IOGCSR_G4S</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga2430ab8b88a76cf62aced0c8bb1efd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86780b4dc1a9d63b9bafb358ee0e87ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86780b4dc1a9d63b9bafb358ee0e87ed">TSC_IOGCSR_G5S</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga86780b4dc1a9d63b9bafb358ee0e87ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf71d10228aa7a2440394403cf31f5519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf71d10228aa7a2440394403cf31f5519">TSC_IOGCSR_G6S</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gaf71d10228aa7a2440394403cf31f5519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a59bde1aa432fbae77923c67cd9eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03a59bde1aa432fbae77923c67cd9eb2">TSC_IOGCSR_G7S</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga03a59bde1aa432fbae77923c67cd9eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2291afe0635f467c88e0b364304f159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2291afe0635f467c88e0b364304f159">TSC_IOGCSR_G8S</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:gad2291afe0635f467c88e0b364304f159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38399b5dcfbab2a1766fd39be2f35b8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38399b5dcfbab2a1766fd39be2f35b8d">TSC_IOGXCR_CNT</a>&#160;&#160;&#160;((uint32_t)0x00003FFFU)</td></tr>
<tr class="separator:ga38399b5dcfbab2a1766fd39be2f35b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb650676aaae4a5203f372d497d5947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga2bb650676aaae4a5203f372d497d5947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf035f3a6674183945975fdda9e5d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bf035f3a6674183945975fdda9e5d3a">USART_CR1_UESM</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga1bf035f3a6674183945975fdda9e5d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0d5d407a22264de847bc1b40a17aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gada0d5d407a22264de847bc1b40a17aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7f090b04fd78b755b43357ecaa9622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gade7f090b04fd78b755b43357ecaa9622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5221d09eebd12445a20f221bf98066f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga5221d09eebd12445a20f221bf98066f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91118f867adfdb2e805beea86666de04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga91118f867adfdb2e805beea86666de04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17130690a1ca95b972429eb64d4254e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gaa17130690a1ca95b972429eb64d4254e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70422871d15f974b464365e7fe1877e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga70422871d15f974b464365e7fe1877e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27405d413b6d355ccdb076d52fef6875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga27405d413b6d355ccdb076d52fef6875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60f8fcf084f9a8514efafb617c70b074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga60f8fcf084f9a8514efafb617c70b074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad831dfc169fcf14b7284984dbecf322d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:gad831dfc169fcf14b7284984dbecf322d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf15ab248c1ff14e344bf95a494c3ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf15ab248c1ff14e344bf95a494c3ad8">USART_CR1_M0</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gaaf15ab248c1ff14e344bf95a494c3ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ae32b0c22f90fa8295d2ed96c2fd54d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d">USART_CR1_MME</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga4ae32b0c22f90fa8295d2ed96c2fd54d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6e25c121fc78142f8866809bc98aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac6e25c121fc78142f8866809bc98aaa">USART_CR1_CMIE</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gaac6e25c121fc78142f8866809bc98aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d95af966e08146e1172c4b828bda38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2d95af966e08146e1172c4b828bda38">USART_CR1_DEDT</a>&#160;&#160;&#160;((uint32_t)0x001F0000U)</td></tr>
<tr class="separator:gab2d95af966e08146e1172c4b828bda38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b664114104da4e943d96b59ba37142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01b664114104da4e943d96b59ba37142">USART_CR1_DEDT_0</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga01b664114104da4e943d96b59ba37142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9691b8bc3d8dcc892379bf7d920b6396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9691b8bc3d8dcc892379bf7d920b6396">USART_CR1_DEDT_1</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga9691b8bc3d8dcc892379bf7d920b6396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeafaf7f6ddcceffd20558f162dd9c8e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeafaf7f6ddcceffd20558f162dd9c8e1">USART_CR1_DEDT_2</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:gaeafaf7f6ddcceffd20558f162dd9c8e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe2670a86aa9a616ff375b6930ffa70b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe2670a86aa9a616ff375b6930ffa70b">USART_CR1_DEDT_3</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:gafe2670a86aa9a616ff375b6930ffa70b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa005f970098bde194883b57529b0d306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa005f970098bde194883b57529b0d306">USART_CR1_DEDT_4</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gaa005f970098bde194883b57529b0d306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bdc2e80e4545996ecb5901915d13e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bdc2e80e4545996ecb5901915d13e28">USART_CR1_DEAT</a>&#160;&#160;&#160;((uint32_t)0x03E00000U)</td></tr>
<tr class="separator:ga6bdc2e80e4545996ecb5901915d13e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c5a5427a9d6f31a4dff944079379c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3c5a5427a9d6f31a4dff944079379c3">USART_CR1_DEAT_0</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gab3c5a5427a9d6f31a4dff944079379c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915c67729309721386a3211e7ef9c097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga915c67729309721386a3211e7ef9c097">USART_CR1_DEAT_1</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga915c67729309721386a3211e7ef9c097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37334305484b5177eb2b0c0fbd38f333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37334305484b5177eb2b0c0fbd38f333">USART_CR1_DEAT_2</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga37334305484b5177eb2b0c0fbd38f333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad9044f6093b026dae8651416935dd2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad9044f6093b026dae8651416935dd2a">USART_CR1_DEAT_3</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:gaad9044f6093b026dae8651416935dd2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21679d47bc5412b3ff3821da03d3695e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21679d47bc5412b3ff3821da03d3695e">USART_CR1_DEAT_4</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga21679d47bc5412b3ff3821da03d3695e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfe55005a97f8ea7ca8e630e6c08912d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfe55005a97f8ea7ca8e630e6c08912d">USART_CR1_RTOIE</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:gabfe55005a97f8ea7ca8e630e6c08912d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae527749fded038f642974711b1d53ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae527749fded038f642974711b1d53ba3">USART_CR1_EOBIE</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:gae527749fded038f642974711b1d53ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae19a4c9577dfb1569cf6f564fe6c4949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae19a4c9577dfb1569cf6f564fe6c4949">USART_CR1_M1</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:gae19a4c9577dfb1569cf6f564fe6c4949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</a>&#160;&#160;&#160;((uint32_t)0x10001000U)</td></tr>
<tr class="separator:ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d8588feb26d8b36054a060d6b691823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d8588feb26d8b36054a060d6b691823">USART_CR2_ADDM7</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga2d8588feb26d8b36054a060d6b691823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9bc41700717fd93548e0e95b6072ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga7f9bc41700717fd93548e0e95b6072ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02ef5d22553f028ea48e5d9f08192b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gaa02ef5d22553f028ea48e5d9f08192b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a62e93ae7864e89622bdd92508b615e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga4a62e93ae7864e89622bdd92508b615e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga362976ce813e58310399d113d2cf09cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga362976ce813e58310399d113d2cf09cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a396cde02ffa0c4d3fd9817b6af853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga42a396cde02ffa0c4d3fd9817b6af853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf993e483318ebcecffd18649de766dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a>&#160;&#160;&#160;((uint32_t)0x00003000U)</td></tr>
<tr class="separator:gaf993e483318ebcecffd18649de766dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6ee01c6e5325b378b2209ef20d0a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">USART_CR2_STOP_0</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gaee6ee01c6e5325b378b2209ef20d0a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b24d14f0e5d1c76c878b08aad44d02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">USART_CR2_STOP_1</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:ga2b24d14f0e5d1c76c878b08aad44d02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8931efa62c29d92f5c0ec5a05f907ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gac8931efa62c29d92f5c0ec5a05f907ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aecba5721df1c1adb6d0264625accad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aecba5721df1c1adb6d0264625accad">USART_CR2_SWAP</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga4aecba5721df1c1adb6d0264625accad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafff10115e1adb07c00f42627cedf01e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafff10115e1adb07c00f42627cedf01e5">USART_CR2_RXINV</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gafff10115e1adb07c00f42627cedf01e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc2ad93cdc6d8f138f455a2fb671a211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc2ad93cdc6d8f138f455a2fb671a211">USART_CR2_TXINV</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gadc2ad93cdc6d8f138f455a2fb671a211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f743bbd3df209bd1d434b17e08a78fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f743bbd3df209bd1d434b17e08a78fe">USART_CR2_DATAINV</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga8f743bbd3df209bd1d434b17e08a78fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7342ab16574cebf157aa885a79986812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7342ab16574cebf157aa885a79986812">USART_CR2_MSBFIRST</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga7342ab16574cebf157aa885a79986812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa290a89959d43fecf43f89d66123a0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa290a89959d43fecf43f89d66123a0a">USART_CR2_ABREN</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gaaa290a89959d43fecf43f89d66123a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0a61926b32b1bbe136944c4133d2be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b0a61926b32b1bbe136944c4133d2be">USART_CR2_ABRMODE</a>&#160;&#160;&#160;((uint32_t)0x00600000U)</td></tr>
<tr class="separator:ga7b0a61926b32b1bbe136944c4133d2be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a9e3740bd087f5170c58b85bc4e689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74a9e3740bd087f5170c58b85bc4e689">USART_CR2_ABRMODE_0</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga74a9e3740bd087f5170c58b85bc4e689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac439d0281ee2e6f20261076a50314cff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac439d0281ee2e6f20261076a50314cff">USART_CR2_ABRMODE_1</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gac439d0281ee2e6f20261076a50314cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab89524eda63950f55bc47208a66b7dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab89524eda63950f55bc47208a66b7dca">USART_CR2_RTOEN</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:gab89524eda63950f55bc47208a66b7dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee77fac25142271ad56d49685e518b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</a>&#160;&#160;&#160;((uint32_t)0xFF000000U)</td></tr>
<tr class="separator:ga3ee77fac25142271ad56d49685e518b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaed1a39c551b1641128f81893ff558d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaaed1a39c551b1641128f81893ff558d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c66373bfbae7724c836ac63b8411dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga31c66373bfbae7724c836ac63b8411dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22af8d399f1adda62e31186f0309af80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">USART_CR3_IRLP</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga22af8d399f1adda62e31186f0309af80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71129810fab0b46d91161a39e3f8d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gac71129810fab0b46d91161a39e3f8d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9180b9249a26988f71d4bb2b0c3eec27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga9180b9249a26988f71d4bb2b0c3eec27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff130f15493c765353ec2fd605667c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gaff130f15493c765353ec2fd605667c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb515d3814d448f84e2c98bf44f3993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga5bb515d3814d448f84e2c98bf44f3993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5d6fcd84a4728cda578a0339b4cac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga7c5d6fcd84a4728cda578a0339b4cac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa125f026b1ca2d76eab48b191baed265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gaa125f026b1ca2d76eab48b191baed265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636d5ec2e9556949fc68d13ad45a1e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga636d5ec2e9556949fc68d13ad45a1e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a96fb1a7beab602cbc8cb0393593826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga9a96fb1a7beab602cbc8cb0393593826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33d63c7953788124179cd18a8890a91a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33d63c7953788124179cd18a8890a91a">USART_CR3_OVRDIS</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga33d63c7953788124179cd18a8890a91a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f1b53b09336e82958755747853a753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1f1b53b09336e82958755747853a753">USART_CR3_DDRE</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gae1f1b53b09336e82958755747853a753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd65f9fd10ee8e99db1118828deb0441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd65f9fd10ee8e99db1118828deb0441">USART_CR3_DEM</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gacd65f9fd10ee8e99db1118828deb0441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2000c42015289291da1c58fe27800d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2000c42015289291da1c58fe27800d64">USART_CR3_DEP</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:ga2000c42015289291da1c58fe27800d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac63401e737dd8c4ac061a67e092fbece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac63401e737dd8c4ac061a67e092fbece">USART_CR3_SCARCNT</a>&#160;&#160;&#160;((uint32_t)0x000E0000U)</td></tr>
<tr class="separator:gac63401e737dd8c4ac061a67e092fbece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab41fee0ce74f648c1da1bdf5afb0f88e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab41fee0ce74f648c1da1bdf5afb0f88e">USART_CR3_SCARCNT_0</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:gab41fee0ce74f648c1da1bdf5afb0f88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga236904fec78373f4fa02948bbf1db56a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga236904fec78373f4fa02948bbf1db56a">USART_CR3_SCARCNT_1</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga236904fec78373f4fa02948bbf1db56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81fd59d184128d73b8b82d249614cb27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81fd59d184128d73b8b82d249614cb27">USART_CR3_SCARCNT_2</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga81fd59d184128d73b8b82d249614cb27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d102b464f15cbe18b0d83b61150293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76d102b464f15cbe18b0d83b61150293">USART_CR3_WUS</a>&#160;&#160;&#160;((uint32_t)0x00300000U)</td></tr>
<tr class="separator:ga76d102b464f15cbe18b0d83b61150293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37cfcb3873910e786d2ead7e7d4fb6bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37cfcb3873910e786d2ead7e7d4fb6bf">USART_CR3_WUS_0</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga37cfcb3873910e786d2ead7e7d4fb6bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3187bcba3c2e213f8a0523aa02837b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3187bcba3c2e213f8a0523aa02837b32">USART_CR3_WUS_1</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:ga3187bcba3c2e213f8a0523aa02837b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8006ca5d160f9805977f2c77f146a75c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8006ca5d160f9805977f2c77f146a75c">USART_CR3_WUFIE</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:ga8006ca5d160f9805977f2c77f146a75c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7dd57632bcc0f7f3b635da39b4be3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d7dd57632bcc0f7f3b635da39b4be3e">USART_BRR_DIV_FRACTION</a>&#160;&#160;&#160;((uint32_t)0x0000000FU)</td></tr>
<tr class="separator:ga2d7dd57632bcc0f7f3b635da39b4be3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2">USART_BRR_DIV_MANTISSA</a>&#160;&#160;&#160;((uint32_t)0x0000FFF0U)</td></tr>
<tr class="separator:gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b423f0f4baf7d510ea70477e5c9203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</a>&#160;&#160;&#160;((uint32_t)0x000000FFU)</td></tr>
<tr class="separator:gaa0b423f0f4baf7d510ea70477e5c9203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e927fad0bfa430f54007e158e01f43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">USART_GTPR_GT</a>&#160;&#160;&#160;((uint32_t)0x0000FF00U)</td></tr>
<tr class="separator:ga8e927fad0bfa430f54007e158e01f43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f6cdc5aefbbb5959a978588c1a6047e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f6cdc5aefbbb5959a978588c1a6047e">USART_RTOR_RTO</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFFU)</td></tr>
<tr class="separator:ga5f6cdc5aefbbb5959a978588c1a6047e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f65309076ce671d0efac5265eb276d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14f65309076ce671d0efac5265eb276d">USART_RTOR_BLEN</a>&#160;&#160;&#160;((uint32_t)0xFF000000U)</td></tr>
<tr class="separator:ga14f65309076ce671d0efac5265eb276d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad261e1474dfb5329b5520e22790b026b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad261e1474dfb5329b5520e22790b026b">USART_RQR_ABRRQ</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gad261e1474dfb5329b5520e22790b026b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d1a36c6b492c425b4e5cc94d983ecf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d1a36c6b492c425b4e5cc94d983ecf1">USART_RQR_SBKRQ</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga2d1a36c6b492c425b4e5cc94d983ecf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aae0f4fb0a74822ce212ea7d9b8463a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2aae0f4fb0a74822ce212ea7d9b8463a">USART_RQR_MMRQ</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga2aae0f4fb0a74822ce212ea7d9b8463a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b148ee7c697bbcf836648063613612a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b148ee7c697bbcf836648063613612a">USART_RQR_RXFRQ</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga7b148ee7c697bbcf836648063613612a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa40d2e52b5955b30c9399eb3dec769e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa40d2e52b5955b30c9399eb3dec769e8">USART_RQR_TXFRQ</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gaa40d2e52b5955b30c9399eb3dec769e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10e69d231b67d698ab59db3d338baa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa10e69d231b67d698ab59db3d338baa6">USART_ISR_PE</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:gaa10e69d231b67d698ab59db3d338baa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27cc4dfb6d5e817a69c80471b87deb4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27cc4dfb6d5e817a69c80471b87deb4b">USART_ISR_FE</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga27cc4dfb6d5e817a69c80471b87deb4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c7d19477a091689f50bd0ef5b6a3d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09c7d19477a091689f50bd0ef5b6a3d8">USART_ISR_NE</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga09c7d19477a091689f50bd0ef5b6a3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e5b4a08e3655bed8ec3022947cfc542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e5b4a08e3655bed8ec3022947cfc542">USART_ISR_ORE</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga9e5b4a08e3655bed8ec3022947cfc542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee745b19e0a6073280d234fdc96e627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacee745b19e0a6073280d234fdc96e627">USART_ISR_IDLE</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gacee745b19e0a6073280d234fdc96e627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39da7549976e5a5c91deff40e6044f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39da7549976e5a5c91deff40e6044f03">USART_ISR_RXNE</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga39da7549976e5a5c91deff40e6044f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa41e8667b30453a6b966aded9f5e8cbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa41e8667b30453a6b966aded9f5e8cbb">USART_ISR_TC</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gaa41e8667b30453a6b966aded9f5e8cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab59be9f02a6e304a82da3e298c6a72ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab59be9f02a6e304a82da3e298c6a72ab">USART_ISR_TXE</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gab59be9f02a6e304a82da3e298c6a72ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf00a820cca1d3bb31f9f4f602f070c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf00a820cca1d3bb31f9f4f602f070c44">USART_ISR_LBDF</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gaf00a820cca1d3bb31f9f4f602f070c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fb259765d41183dc3c5fd36831358d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fb259765d41183dc3c5fd36831358d1">USART_ISR_CTSIF</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga9fb259765d41183dc3c5fd36831358d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89131b07184422c83fda07ca20d4ce4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89131b07184422c83fda07ca20d4ce4c">USART_ISR_CTS</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga89131b07184422c83fda07ca20d4ce4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f8a368294fb6a5c47de1193484f3b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09f8a368294fb6a5c47de1193484f3b8">USART_ISR_RTOF</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga09f8a368294fb6a5c47de1193484f3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ba49f7fad9ab499c6f2a1a1780c904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32ba49f7fad9ab499c6f2a1a1780c904">USART_ISR_EOBF</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga32ba49f7fad9ab499c6f2a1a1780c904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae762a0bed3b7ecde26377eccd40d1e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae762a0bed3b7ecde26377eccd40d1e10">USART_ISR_ABRE</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gae762a0bed3b7ecde26377eccd40d1e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbbfac6c1ba908d265572184b02daed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbbfac6c1ba908d265572184b02daed2">USART_ISR_ABRF</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gafbbfac6c1ba908d265572184b02daed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb7fb858e7f0dec99740570ecfb922cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb7fb858e7f0dec99740570ecfb922cc">USART_ISR_BUSY</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gafb7fb858e7f0dec99740570ecfb922cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8199e4dab14311318c87b77ef758c2f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8199e4dab14311318c87b77ef758c2f9">USART_ISR_CMF</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga8199e4dab14311318c87b77ef758c2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74aecf8406973a8fd5c02615d8a7b2d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74aecf8406973a8fd5c02615d8a7b2d1">USART_ISR_SBKF</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga74aecf8406973a8fd5c02615d8a7b2d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df19201dd47f3bd43954621c88ef4a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0df19201dd47f3bd43954621c88ef4a3">USART_ISR_RWU</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga0df19201dd47f3bd43954621c88ef4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ea420fd72b3f22e3ae5c22242c6b72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8ea420fd72b3f22e3ae5c22242c6b72">USART_ISR_WUF</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:gad8ea420fd72b3f22e3ae5c22242c6b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1433ae77d20ec6da645117cde536f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1433ae77d20ec6da645117cde536f81">USART_ISR_TEACK</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gaf1433ae77d20ec6da645117cde536f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa513c61dd111de0945d8dd0778e70ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa513c61dd111de0945d8dd0778e70ad5">USART_ISR_REACK</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gaa513c61dd111de0945d8dd0778e70ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404185136eb68f679e82e0187d66e411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga404185136eb68f679e82e0187d66e411">USART_ICR_PECF</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga404185136eb68f679e82e0187d66e411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8400b4500c41800e5f18fc7291a64c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8400b4500c41800e5f18fc7291a64c9f">USART_ICR_FECF</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga8400b4500c41800e5f18fc7291a64c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad50b0d2460df1cbddd9576c2f4637312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad50b0d2460df1cbddd9576c2f4637312">USART_ICR_NCF</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gad50b0d2460df1cbddd9576c2f4637312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga375f76b0670ffeb5d2691592d9e7c422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga375f76b0670ffeb5d2691592d9e7c422">USART_ICR_ORECF</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga375f76b0670ffeb5d2691592d9e7c422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d4d7675c0d36ce4347c3509d27c0760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d4d7675c0d36ce4347c3509d27c0760">USART_ICR_IDLECF</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga9d4d7675c0d36ce4347c3509d27c0760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf92ea54425a962dde662b10b61d0250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf92ea54425a962dde662b10b61d0250">USART_ICR_TCCF</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:gacf92ea54425a962dde662b10b61d0250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7d1bc407d9e4168d7059043fe8e50f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae7d1bc407d9e4168d7059043fe8e50f">USART_ICR_LBDCF</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gaae7d1bc407d9e4168d7059043fe8e50f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a630d4a5e4ce10ad6fdb9da47126f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a630d4a5e4ce10ad6fdb9da47126f4f">USART_ICR_CTSCF</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga8a630d4a5e4ce10ad6fdb9da47126f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d2a589246fecc7a05607c22ea7e7ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d2a589246fecc7a05607c22ea7e7ee3">USART_ICR_RTOCF</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga3d2a589246fecc7a05607c22ea7e7ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42bb71b7141c9fe56a06377a0071b616"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42bb71b7141c9fe56a06377a0071b616">USART_ICR_EOBCF</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:ga42bb71b7141c9fe56a06377a0071b616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5478360c2639166c4d645b64cbf371be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5478360c2639166c4d645b64cbf371be">USART_ICR_CMCF</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga5478360c2639166c4d645b64cbf371be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0526db5696016ae784e46b80027044fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0526db5696016ae784e46b80027044fa">USART_ICR_WUCF</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga0526db5696016ae784e46b80027044fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec1e63e26cd15479d01a5f13991e1184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec1e63e26cd15479d01a5f13991e1184">USART_RDR_RDR</a>&#160;&#160;&#160;((uint16_t)0x01FFU)</td></tr>
<tr class="separator:gaec1e63e26cd15479d01a5f13991e1184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab55732f51dc738c19c3d5b6d6d9d081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab55732f51dc738c19c3d5b6d6d9d081">USART_TDR_TDR</a>&#160;&#160;&#160;((uint16_t)0x01FFU)</td></tr>
<tr class="separator:gaab55732f51dc738c19c3d5b6d6d9d081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cc349ce7f05e6b3f5b145f6028a94c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cc349ce7f05e6b3f5b145f6028a94c2">USB_CNTR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x40)</td></tr>
<tr class="separator:ga7cc349ce7f05e6b3f5b145f6028a94c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769561ae9ae56710f5162bd0b3a9dae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769561ae9ae56710f5162bd0b3a9dae2">USB_ISTR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x44)</td></tr>
<tr class="separator:ga769561ae9ae56710f5162bd0b3a9dae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga623fdc71ce1b8664ad4aaab3c39da1b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga623fdc71ce1b8664ad4aaab3c39da1b1">USB_FNR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x48)</td></tr>
<tr class="separator:ga623fdc71ce1b8664ad4aaab3c39da1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6448f82d8b7f71fd9b43943cb3795a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6448f82d8b7f71fd9b43943cb3795a62">USB_DADDR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x4C)</td></tr>
<tr class="separator:ga6448f82d8b7f71fd9b43943cb3795a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45443e042bfc52776584a88f504331be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45443e042bfc52776584a88f504331be">USB_BTABLE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x50)</td></tr>
<tr class="separator:ga45443e042bfc52776584a88f504331be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4610894bb79650baf51b9d6928290966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4610894bb79650baf51b9d6928290966">USB_LPMCSR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x54)</td></tr>
<tr class="separator:ga4610894bb79650baf51b9d6928290966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace8b73896cbe7fa316562c88e4b91384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace8b73896cbe7fa316562c88e4b91384">USB_BCDR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x58)</td></tr>
<tr class="separator:gace8b73896cbe7fa316562c88e4b91384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f60ffd5846c9e50d93ae095290c575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575">USB_ISTR_CTR</a>&#160;&#160;&#160;((uint16_t)0x8000U)</td></tr>
<tr class="separator:gaf7f60ffd5846c9e50d93ae095290c575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4581fce2e7008ea4be136cdfc3936e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0">USB_ISTR_PMAOVR</a>&#160;&#160;&#160;((uint16_t)0x4000U)</td></tr>
<tr class="separator:gaa4581fce2e7008ea4be136cdfc3936e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50875e0075a050305a676eadcf6a5c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50875e0075a050305a676eadcf6a5c3a">USB_ISTR_ERR</a>&#160;&#160;&#160;((uint16_t)0x2000U)</td></tr>
<tr class="separator:ga50875e0075a050305a676eadcf6a5c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e13c7c106d028a20a8af0244f66532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532">USB_ISTR_WKUP</a>&#160;&#160;&#160;((uint16_t)0x1000U)</td></tr>
<tr class="separator:ga84e13c7c106d028a20a8af0244f66532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4853d529d9326e3d24ef5fd2861b7d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1">USB_ISTR_SUSP</a>&#160;&#160;&#160;((uint16_t)0x0800U)</td></tr>
<tr class="separator:gaa4853d529d9326e3d24ef5fd2861b7d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga937fa6afcc3a8fa3b3597ac81b39216b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b">USB_ISTR_RESET</a>&#160;&#160;&#160;((uint16_t)0x0400U)</td></tr>
<tr class="separator:ga937fa6afcc3a8fa3b3597ac81b39216b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91395f98d9e70d3addcfa2aaca531529"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529">USB_ISTR_SOF</a>&#160;&#160;&#160;((uint16_t)0x0200U)</td></tr>
<tr class="separator:ga91395f98d9e70d3addcfa2aaca531529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b163b7bdc25b4f0671ec2c79cf10c88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88">USB_ISTR_ESOF</a>&#160;&#160;&#160;((uint16_t)0x0100U)</td></tr>
<tr class="separator:ga7b163b7bdc25b4f0671ec2c79cf10c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d55976b79b67bfec9a3872a038e3fb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d55976b79b67bfec9a3872a038e3fb8">USB_ISTR_L1REQ</a>&#160;&#160;&#160;((uint16_t)0x0080U)</td></tr>
<tr class="separator:ga1d55976b79b67bfec9a3872a038e3fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c3cbe7072f6821b808037365962a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81c3cbe7072f6821b808037365962a93">USB_ISTR_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010U)</td></tr>
<tr class="separator:ga81c3cbe7072f6821b808037365962a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aaa1c2bc97b02f8eac69a9a565ad73f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7aaa1c2bc97b02f8eac69a9a565ad73f">USB_ISTR_EP_ID</a>&#160;&#160;&#160;((uint16_t)0x000FU)</td></tr>
<tr class="separator:ga7aaa1c2bc97b02f8eac69a9a565ad73f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga483446b1b8554ab6f52952e9675bafd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga483446b1b8554ab6f52952e9675bafd5">USB_CLR_CTR</a>&#160;&#160;&#160;(~<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575">USB_ISTR_CTR</a>)</td></tr>
<tr class="separator:ga483446b1b8554ab6f52952e9675bafd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee52820a57ed10514256fffc8ee43a0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee52820a57ed10514256fffc8ee43a0b">USB_CLR_PMAOVR</a>&#160;&#160;&#160;(~<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0">USB_ISTR_PMAOVR</a>)</td></tr>
<tr class="separator:gaee52820a57ed10514256fffc8ee43a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102c85c08687565b646120709c4aba00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga102c85c08687565b646120709c4aba00">USB_CLR_ERR</a>&#160;&#160;&#160;(~<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga50875e0075a050305a676eadcf6a5c3a">USB_ISTR_ERR</a>)</td></tr>
<tr class="separator:ga102c85c08687565b646120709c4aba00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97df00f9f0b994a4f4c93c2c125c37cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97df00f9f0b994a4f4c93c2c125c37cd">USB_CLR_WKUP</a>&#160;&#160;&#160;(~<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532">USB_ISTR_WKUP</a>)</td></tr>
<tr class="separator:ga97df00f9f0b994a4f4c93c2c125c37cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7985dec6c1f9cca1d033e2e17cafa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f7985dec6c1f9cca1d033e2e17cafa1">USB_CLR_SUSP</a>&#160;&#160;&#160;(~<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1">USB_ISTR_SUSP</a>)</td></tr>
<tr class="separator:ga3f7985dec6c1f9cca1d033e2e17cafa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2770b092707b0ca34af9a7e13f966d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2770b092707b0ca34af9a7e13f966d90">USB_CLR_RESET</a>&#160;&#160;&#160;(~<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b">USB_ISTR_RESET</a>)</td></tr>
<tr class="separator:ga2770b092707b0ca34af9a7e13f966d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga916c28ed7a77bb3916b6f1ae6a7f464d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga916c28ed7a77bb3916b6f1ae6a7f464d">USB_CLR_SOF</a>&#160;&#160;&#160;(~<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529">USB_ISTR_SOF</a>)</td></tr>
<tr class="separator:ga916c28ed7a77bb3916b6f1ae6a7f464d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4190548352ae71b0f50cd63545d7b79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4190548352ae71b0f50cd63545d7b79">USB_CLR_ESOF</a>&#160;&#160;&#160;(~<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88">USB_ISTR_ESOF</a>)</td></tr>
<tr class="separator:gad4190548352ae71b0f50cd63545d7b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa64ccd364ae61a6d770366dc7ba4e11a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa64ccd364ae61a6d770366dc7ba4e11a">USB_CLR_L1REQ</a>&#160;&#160;&#160;(~<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d55976b79b67bfec9a3872a038e3fb8">USB_ISTR_L1REQ</a>)</td></tr>
<tr class="separator:gaa64ccd364ae61a6d770366dc7ba4e11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf00ba2990a5f24fb0e05802d82f24abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf00ba2990a5f24fb0e05802d82f24abc">USB_CNTR_CTRM</a>&#160;&#160;&#160;((uint16_t)0x8000U)</td></tr>
<tr class="separator:gaf00ba2990a5f24fb0e05802d82f24abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2a125a2e5bc4362faa7be62f6dafc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2a125a2e5bc4362faa7be62f6dafc6">USB_CNTR_PMAOVRM</a>&#160;&#160;&#160;((uint16_t)0x4000U)</td></tr>
<tr class="separator:gaaf2a125a2e5bc4362faa7be62f6dafc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5f7187f084256a9445a3cac84b11cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f7187f084256a9445a3cac84b11cb5">USB_CNTR_ERRM</a>&#160;&#160;&#160;((uint16_t)0x2000U)</td></tr>
<tr class="separator:gaa5f7187f084256a9445a3cac84b11cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa88ca8d955846272e2541b8e13f29343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa88ca8d955846272e2541b8e13f29343">USB_CNTR_WKUPM</a>&#160;&#160;&#160;((uint16_t)0x1000U)</td></tr>
<tr class="separator:gaa88ca8d955846272e2541b8e13f29343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ae46eb0e83618bc7267543b7e6beaea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae46eb0e83618bc7267543b7e6beaea">USB_CNTR_SUSPM</a>&#160;&#160;&#160;((uint16_t)0x0800U)</td></tr>
<tr class="separator:ga0ae46eb0e83618bc7267543b7e6beaea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4542414ab68ac0a722f9f3853b5c7a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4542414ab68ac0a722f9f3853b5c7a84">USB_CNTR_RESETM</a>&#160;&#160;&#160;((uint16_t)0x0400U)</td></tr>
<tr class="separator:ga4542414ab68ac0a722f9f3853b5c7a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae21d26a7822bae0b6cc512782a75d44e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae21d26a7822bae0b6cc512782a75d44e">USB_CNTR_SOFM</a>&#160;&#160;&#160;((uint16_t)0x0200U)</td></tr>
<tr class="separator:gae21d26a7822bae0b6cc512782a75d44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71fe7bddc1d39bf24e1bca420210f31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71fe7bddc1d39bf24e1bca420210f31c">USB_CNTR_ESOFM</a>&#160;&#160;&#160;((uint16_t)0x0100U)</td></tr>
<tr class="separator:ga71fe7bddc1d39bf24e1bca420210f31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32604e5f0d7fbce212bd68b368ac9bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32604e5f0d7fbce212bd68b368ac9bbd">USB_CNTR_L1REQM</a>&#160;&#160;&#160;((uint16_t)0x0080U)</td></tr>
<tr class="separator:ga32604e5f0d7fbce212bd68b368ac9bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3f6dad421c9c8ba00826ae26f8f67c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3f6dad421c9c8ba00826ae26f8f67c9">USB_CNTR_L1RESUME</a>&#160;&#160;&#160;((uint16_t)0x0020U)</td></tr>
<tr class="separator:gac3f6dad421c9c8ba00826ae26f8f67c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dfc6611f4a04fd70dbe993d81d421e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dfc6611f4a04fd70dbe993d81d421e3">USB_CNTR_RESUME</a>&#160;&#160;&#160;((uint16_t)0x0010U)</td></tr>
<tr class="separator:ga4dfc6611f4a04fd70dbe993d81d421e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec679add6d4151c3b39e43a33e05466a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec679add6d4151c3b39e43a33e05466a">USB_CNTR_FSUSP</a>&#160;&#160;&#160;((uint16_t)0x0008U)</td></tr>
<tr class="separator:gaec679add6d4151c3b39e43a33e05466a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25da382cac21d0c8e552bf2eb8b6777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa25da382cac21d0c8e552bf2eb8b6777">USB_CNTR_LPMODE</a>&#160;&#160;&#160;((uint16_t)0x0004U)</td></tr>
<tr class="separator:gaa25da382cac21d0c8e552bf2eb8b6777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2829af32a785e947b469b2bb0702ac8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2829af32a785e947b469b2bb0702ac8d">USB_CNTR_PDWN</a>&#160;&#160;&#160;((uint16_t)0x0002U)</td></tr>
<tr class="separator:ga2829af32a785e947b469b2bb0702ac8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36c68275445560edf0ccb7aa76bc769f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36c68275445560edf0ccb7aa76bc769f">USB_CNTR_FRES</a>&#160;&#160;&#160;((uint16_t)0x0001U)</td></tr>
<tr class="separator:ga36c68275445560edf0ccb7aa76bc769f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ae5b8e24e1bcdcd1b4a5101c556d170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ae5b8e24e1bcdcd1b4a5101c556d170">USB_BCDR_DPPU</a>&#160;&#160;&#160;((uint16_t)0x8000U)</td></tr>
<tr class="separator:ga9ae5b8e24e1bcdcd1b4a5101c556d170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga408587c27d5beadd2793c418768f845e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga408587c27d5beadd2793c418768f845e">USB_BCDR_PS2DET</a>&#160;&#160;&#160;((uint16_t)0x0080U)</td></tr>
<tr class="separator:ga408587c27d5beadd2793c418768f845e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5624b3e0be2076f4141ac78e92c68f1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5624b3e0be2076f4141ac78e92c68f1c">USB_BCDR_SDET</a>&#160;&#160;&#160;((uint16_t)0x0040U)</td></tr>
<tr class="separator:ga5624b3e0be2076f4141ac78e92c68f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d3282088559cb25f46e7962ecbdcf2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d3282088559cb25f46e7962ecbdcf2c">USB_BCDR_PDET</a>&#160;&#160;&#160;((uint16_t)0x0020U)</td></tr>
<tr class="separator:ga5d3282088559cb25f46e7962ecbdcf2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf6b72056e5b9c320de00a089aa3ecce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf6b72056e5b9c320de00a089aa3ecce">USB_BCDR_DCDET</a>&#160;&#160;&#160;((uint16_t)0x0010U)</td></tr>
<tr class="separator:gabf6b72056e5b9c320de00a089aa3ecce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27c9a544ddb1b0c2aa8a769cdb95cc24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27c9a544ddb1b0c2aa8a769cdb95cc24">USB_BCDR_SDEN</a>&#160;&#160;&#160;((uint16_t)0x0008U)</td></tr>
<tr class="separator:ga27c9a544ddb1b0c2aa8a769cdb95cc24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab043599cc0ebabfa9840522f04cf6092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab043599cc0ebabfa9840522f04cf6092">USB_BCDR_PDEN</a>&#160;&#160;&#160;((uint16_t)0x0004U)</td></tr>
<tr class="separator:gab043599cc0ebabfa9840522f04cf6092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0fb11e62c9ee1f4e020a250c2a63469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0fb11e62c9ee1f4e020a250c2a63469">USB_BCDR_DCDEN</a>&#160;&#160;&#160;((uint16_t)0x0002U)</td></tr>
<tr class="separator:gae0fb11e62c9ee1f4e020a250c2a63469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed8c13f3970a0cdee124029721012ea3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed8c13f3970a0cdee124029721012ea3">USB_BCDR_BCDEN</a>&#160;&#160;&#160;((uint16_t)0x0001U)</td></tr>
<tr class="separator:gaed8c13f3970a0cdee124029721012ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898ef87a3f72b4a8809754f0d5180022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga898ef87a3f72b4a8809754f0d5180022">USB_LPMCSR_BESL</a>&#160;&#160;&#160;((uint16_t)0x00F0U)</td></tr>
<tr class="separator:ga898ef87a3f72b4a8809754f0d5180022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbc1c8014130ce3b116f0955df4d7839"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbc1c8014130ce3b116f0955df4d7839">USB_LPMCSR_REMWAKE</a>&#160;&#160;&#160;((uint16_t)0x0008U)</td></tr>
<tr class="separator:gafbc1c8014130ce3b116f0955df4d7839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58202ab6174c4440d47ec3fc9bbfcd32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58202ab6174c4440d47ec3fc9bbfcd32">USB_LPMCSR_LPMACK</a>&#160;&#160;&#160;((uint16_t)0x0002U)</td></tr>
<tr class="separator:ga58202ab6174c4440d47ec3fc9bbfcd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0189ae280500d7781445c619ea8cf80c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0189ae280500d7781445c619ea8cf80c">USB_LPMCSR_LMPEN</a>&#160;&#160;&#160;((uint16_t)0x0001U)</td></tr>
<tr class="separator:ga0189ae280500d7781445c619ea8cf80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5d46bbb39223fc1b5fda13cfa8f933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5d46bbb39223fc1b5fda13cfa8f933">USB_FNR_RXDP</a>&#160;&#160;&#160;((uint16_t)0x8000U)</td></tr>
<tr class="separator:gaac5d46bbb39223fc1b5fda13cfa8f933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga111fda8e4479562f1de1891f33e795e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga111fda8e4479562f1de1891f33e795e2">USB_FNR_RXDM</a>&#160;&#160;&#160;((uint16_t)0x4000U)</td></tr>
<tr class="separator:ga111fda8e4479562f1de1891f33e795e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1a3b491dc96066d1123013fad4d2212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1a3b491dc96066d1123013fad4d2212">USB_FNR_LCK</a>&#160;&#160;&#160;((uint16_t)0x2000U)</td></tr>
<tr class="separator:gaa1a3b491dc96066d1123013fad4d2212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea5d4b642e7fb5143bbc4e87c1bcf77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea5d4b642e7fb5143bbc4e87c1bcf77">USB_FNR_LSOF</a>&#160;&#160;&#160;((uint16_t)0x1800U)</td></tr>
<tr class="separator:ga2ea5d4b642e7fb5143bbc4e87c1bcf77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d3be7ef58e1f59a72987d64aa5659b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d3be7ef58e1f59a72987d64aa5659b7">USB_FNR_FN</a>&#160;&#160;&#160;((uint16_t)0x07FFU)</td></tr>
<tr class="separator:ga5d3be7ef58e1f59a72987d64aa5659b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6ef86b3dba82f6bd83c6ae7d02645a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6ef86b3dba82f6bd83c6ae7d02645a">USB_DADDR_EF</a>&#160;&#160;&#160;((uint8_t)0x80U)</td></tr>
<tr class="separator:gadf6ef86b3dba82f6bd83c6ae7d02645a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcd696a8caca19577208704a7e42052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabcd696a8caca19577208704a7e42052">USB_DADDR_ADD</a>&#160;&#160;&#160;((uint8_t)0x7FU)</td></tr>
<tr class="separator:gaabcd696a8caca19577208704a7e42052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad434eeb02a8823100fa7ba8580cfd952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad434eeb02a8823100fa7ba8580cfd952">USB_EP0R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a></td></tr>
<tr class="separator:gad434eeb02a8823100fa7ba8580cfd952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a96c0e9412e89039136a0b10fa59307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a96c0e9412e89039136a0b10fa59307">USB_EP1R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x04)</td></tr>
<tr class="separator:ga1a96c0e9412e89039136a0b10fa59307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbcc8339607f939322e1300c1e0c0ae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbcc8339607f939322e1300c1e0c0ae4">USB_EP2R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x08)</td></tr>
<tr class="separator:gacbcc8339607f939322e1300c1e0c0ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b32a4853877d93b18882db7af3820e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b32a4853877d93b18882db7af3820e2">USB_EP3R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x0C)</td></tr>
<tr class="separator:ga4b32a4853877d93b18882db7af3820e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d67b84647007953ea2a74c988198e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68d67b84647007953ea2a74c988198e2">USB_EP4R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x10)</td></tr>
<tr class="separator:ga68d67b84647007953ea2a74c988198e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fcf8722242954ad6a66bb2c7f80c21b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fcf8722242954ad6a66bb2c7f80c21b">USB_EP5R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x14)</td></tr>
<tr class="separator:ga9fcf8722242954ad6a66bb2c7f80c21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12f1eb20865b02ec7ff86e63cdcd9592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12f1eb20865b02ec7ff86e63cdcd9592">USB_EP6R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x18)</td></tr>
<tr class="separator:ga12f1eb20865b02ec7ff86e63cdcd9592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga430f6d23a755b5db38f5d8634b7deada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga430f6d23a755b5db38f5d8634b7deada">USB_EP7R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x1C)</td></tr>
<tr class="separator:ga430f6d23a755b5db38f5d8634b7deada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6cc205ecfc51c2fbc530ee90fe2f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab6cc205ecfc51c2fbc530ee90fe2f0d">USB_EP_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000U)</td></tr>
<tr class="separator:gaab6cc205ecfc51c2fbc530ee90fe2f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d536830ca5bf3f9c1cdf462cce190a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d536830ca5bf3f9c1cdf462cce190a8">USB_EP_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000U)</td></tr>
<tr class="separator:ga9d536830ca5bf3f9c1cdf462cce190a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8adf3cd0b3eaca5eb9939769451707e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8adf3cd0b3eaca5eb9939769451707e2">USB_EPRX_STAT</a>&#160;&#160;&#160;((uint16_t)0x3000U)</td></tr>
<tr class="separator:ga8adf3cd0b3eaca5eb9939769451707e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aa529fb3ed5f1db7e47d2b38a592873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aa529fb3ed5f1db7e47d2b38a592873">USB_EP_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800U)</td></tr>
<tr class="separator:ga3aa529fb3ed5f1db7e47d2b38a592873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73dec65ff359fac0e385539a8d7beb66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73dec65ff359fac0e385539a8d7beb66">USB_EP_T_FIELD</a>&#160;&#160;&#160;((uint16_t)0x0600U)</td></tr>
<tr class="separator:ga73dec65ff359fac0e385539a8d7beb66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf841b5618e3e5f1fd02093e58dc91a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf841b5618e3e5f1fd02093e58dc91a7c">USB_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100U)</td></tr>
<tr class="separator:gaf841b5618e3e5f1fd02093e58dc91a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6975fe92ee5c652bc0665b04e2eff07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6975fe92ee5c652bc0665b04e2eff07e">USB_EP_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080U)</td></tr>
<tr class="separator:ga6975fe92ee5c652bc0665b04e2eff07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08898338fa030d2b0ba781ba718b9e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08898338fa030d2b0ba781ba718b9e6f">USB_EP_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040U)</td></tr>
<tr class="separator:ga08898338fa030d2b0ba781ba718b9e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga846f5dd6f595075c0fd9189331fc090e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga846f5dd6f595075c0fd9189331fc090e">USB_EPTX_STAT</a>&#160;&#160;&#160;((uint16_t)0x0030U)</td></tr>
<tr class="separator:ga846f5dd6f595075c0fd9189331fc090e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga881e0a0a9cb32eb3f9975fe0b5b577e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga881e0a0a9cb32eb3f9975fe0b5b577e1">USB_EPADDR_FIELD</a>&#160;&#160;&#160;((uint16_t)0x000FU)</td></tr>
<tr class="separator:ga881e0a0a9cb32eb3f9975fe0b5b577e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb58a6f5ba8710ef9f1b1970f9e81156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156">USB_EPREG_MASK</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaab6cc205ecfc51c2fbc530ee90fe2f0d">USB_EP_CTR_RX</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga3aa529fb3ed5f1db7e47d2b38a592873">USB_EP_SETUP</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga73dec65ff359fac0e385539a8d7beb66">USB_EP_T_FIELD</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf841b5618e3e5f1fd02093e58dc91a7c">USB_EP_KIND</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga6975fe92ee5c652bc0665b04e2eff07e">USB_EP_CTR_TX</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga881e0a0a9cb32eb3f9975fe0b5b577e1">USB_EPADDR_FIELD</a>)</td></tr>
<tr class="separator:gadb58a6f5ba8710ef9f1b1970f9e81156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0990fd5e1046bb06f9d84bfe81ffa49f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0990fd5e1046bb06f9d84bfe81ffa49f">USB_EP_TYPE_MASK</a>&#160;&#160;&#160;((uint16_t)0x0600U)</td></tr>
<tr class="separator:ga0990fd5e1046bb06f9d84bfe81ffa49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bb6534247e1a0ac44e2eeb5b3a6934f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bb6534247e1a0ac44e2eeb5b3a6934f">USB_EP_BULK</a>&#160;&#160;&#160;((uint16_t)0x0000U)</td></tr>
<tr class="separator:ga4bb6534247e1a0ac44e2eeb5b3a6934f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c33c0c20c57a68596e55b00a6302b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0c33c0c20c57a68596e55b00a6302b7">USB_EP_CONTROL</a>&#160;&#160;&#160;((uint16_t)0x0200U)</td></tr>
<tr class="separator:gac0c33c0c20c57a68596e55b00a6302b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2defbb9d8ba5374954dfcd55afdc45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2defbb9d8ba5374954dfcd55afdc45b">USB_EP_ISOCHRONOUS</a>&#160;&#160;&#160;((uint16_t)0x0400U)</td></tr>
<tr class="separator:gaa2defbb9d8ba5374954dfcd55afdc45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf51a3af3807dd55e340c1ddbc3f2d352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf51a3af3807dd55e340c1ddbc3f2d352">USB_EP_INTERRUPT</a>&#160;&#160;&#160;((uint16_t)0x0600U)</td></tr>
<tr class="separator:gaf51a3af3807dd55e340c1ddbc3f2d352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9ff2c3f4fa5acd6a659160054dd5cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9ff2c3f4fa5acd6a659160054dd5cde">USB_EP_T_MASK</a>&#160;&#160;&#160;(~<a class="el" href="group___peripheral___registers___bits___definition.html#ga73dec65ff359fac0e385539a8d7beb66">USB_EP_T_FIELD</a> &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156">USB_EPREG_MASK</a>)</td></tr>
<tr class="separator:gad9ff2c3f4fa5acd6a659160054dd5cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30320016064387ec4bbfb359009d528a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30320016064387ec4bbfb359009d528a">USB_EPKIND_MASK</a>&#160;&#160;&#160;(~<a class="el" href="group___peripheral___registers___bits___definition.html#gaf841b5618e3e5f1fd02093e58dc91a7c">USB_EP_KIND</a> &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156">USB_EPREG_MASK</a>)</td></tr>
<tr class="separator:ga30320016064387ec4bbfb359009d528a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d0f23898f2be6e6b63e855adbbbfcb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d0f23898f2be6e6b63e855adbbbfcb2">USB_EP_TX_DIS</a>&#160;&#160;&#160;((uint16_t)0x0000U)</td></tr>
<tr class="separator:ga8d0f23898f2be6e6b63e855adbbbfcb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab289fb344cf4105d80d942e2816206bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab289fb344cf4105d80d942e2816206bc">USB_EP_TX_STALL</a>&#160;&#160;&#160;((uint16_t)0x0010U)</td></tr>
<tr class="separator:gab289fb344cf4105d80d942e2816206bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2329b1b850bdfb41318ddd4bebd4950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2329b1b850bdfb41318ddd4bebd4950">USB_EP_TX_NAK</a>&#160;&#160;&#160;((uint16_t)0x0020U)</td></tr>
<tr class="separator:gad2329b1b850bdfb41318ddd4bebd4950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11a9ddeb7f81251b6f2d0925276c6a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11a9ddeb7f81251b6f2d0925276c6a70">USB_EP_TX_VALID</a>&#160;&#160;&#160;((uint16_t)0x0030U)</td></tr>
<tr class="separator:ga11a9ddeb7f81251b6f2d0925276c6a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad667dfa506d6f6378cbcd533ed021464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad667dfa506d6f6378cbcd533ed021464">USB_EPTX_DTOG1</a>&#160;&#160;&#160;((uint16_t)0x0010U)</td></tr>
<tr class="separator:gad667dfa506d6f6378cbcd533ed021464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f1aed9f3f2828fae6ac5ce05ea4037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38f1aed9f3f2828fae6ac5ce05ea4037">USB_EPTX_DTOG2</a>&#160;&#160;&#160;((uint16_t)0x0020U)</td></tr>
<tr class="separator:ga38f1aed9f3f2828fae6ac5ce05ea4037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf9f25a70dca84ec8fd665fc9477d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bf9f25a70dca84ec8fd665fc9477d76">USB_EPTX_DTOGMASK</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga846f5dd6f595075c0fd9189331fc090e">USB_EPTX_STAT</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156">USB_EPREG_MASK</a>)</td></tr>
<tr class="separator:ga8bf9f25a70dca84ec8fd665fc9477d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3c8c80d9b7e43cdc4cf73a689e469c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe3c8c80d9b7e43cdc4cf73a689e469c">USB_EP_RX_DIS</a>&#160;&#160;&#160;((uint16_t)0x0000U)</td></tr>
<tr class="separator:gafe3c8c80d9b7e43cdc4cf73a689e469c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cc6c48637bea26ef78fc17d30be5ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cc6c48637bea26ef78fc17d30be5ba6">USB_EP_RX_STALL</a>&#160;&#160;&#160;((uint16_t)0x1000U)</td></tr>
<tr class="separator:ga4cc6c48637bea26ef78fc17d30be5ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2c3fbf5e0967184721faa13308967d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2c3fbf5e0967184721faa13308967d9">USB_EP_RX_NAK</a>&#160;&#160;&#160;((uint16_t)0x2000U)</td></tr>
<tr class="separator:gab2c3fbf5e0967184721faa13308967d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad864bbce320889427dd9d96c0efcabf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad864bbce320889427dd9d96c0efcabf">USB_EP_RX_VALID</a>&#160;&#160;&#160;((uint16_t)0x3000U)</td></tr>
<tr class="separator:gaad864bbce320889427dd9d96c0efcabf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ae4d9c869227d23681be7248d6b30ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ae4d9c869227d23681be7248d6b30ce">USB_EPRX_DTOG1</a>&#160;&#160;&#160;((uint16_t)0x1000U)</td></tr>
<tr class="separator:ga2ae4d9c869227d23681be7248d6b30ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d21ead5b2a61b36b0346eee04c4cf86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d21ead5b2a61b36b0346eee04c4cf86">USB_EPRX_DTOG2</a>&#160;&#160;&#160;((uint16_t)0x2000U)</td></tr>
<tr class="separator:ga8d21ead5b2a61b36b0346eee04c4cf86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa939afb1c3ed0eda4001142cc60548f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa939afb1c3ed0eda4001142cc60548f0">USB_EPRX_DTOGMASK</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8adf3cd0b3eaca5eb9939769451707e2">USB_EPRX_STAT</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156">USB_EPREG_MASK</a>)</td></tr>
<tr class="separator:gaa939afb1c3ed0eda4001142cc60548f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga400774feb33ed7544d57d6a0a76e0f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70">WWDG_CR_T</a>&#160;&#160;&#160;((uint32_t)0x0000007FU)</td></tr>
<tr class="separator:ga400774feb33ed7544d57d6a0a76e0f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305c0da4633020b9696d64a1785fa29c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c">WWDG_CR_T_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga305c0da4633020b9696d64a1785fa29c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e5ea3baea1e37b0446e56e910c3409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409">WWDG_CR_T_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga44e5ea3baea1e37b0446e56e910c3409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67e7b9fa1867ecd6a9dd4b28381e4229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229">WWDG_CR_T_2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga67e7b9fa1867ecd6a9dd4b28381e4229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ede5bff80b5b979a44d073205f5930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930">WWDG_CR_T_3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga64ede5bff80b5b979a44d073205f5930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc9c4a71473ceb1fde58a1d6054a7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe">WWDG_CR_T_4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:gabbc9c4a71473ceb1fde58a1d6054a7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f41b8c9b91c0632521373203bcb5b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64">WWDG_CR_T_5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga9f41b8c9b91c0632521373203bcb5b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8abc0d44e390aabc2c7f787f2ed0b632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632">WWDG_CR_T_6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga8abc0d44e390aabc2c7f787f2ed0b632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d510237467b8e10ca1001574671ad8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d510237467b8e10ca1001574671ad8e">WWDG_CR_T0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c">WWDG_CR_T_0</a></td></tr>
<tr class="separator:ga4d510237467b8e10ca1001574671ad8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed4b5d3f4d2e0540058fd2253a8feb95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed4b5d3f4d2e0540058fd2253a8feb95">WWDG_CR_T1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409">WWDG_CR_T_1</a></td></tr>
<tr class="separator:gaed4b5d3f4d2e0540058fd2253a8feb95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e9559da387f10bac2dc8ab0d4f6e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c">WWDG_CR_T2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229">WWDG_CR_T_2</a></td></tr>
<tr class="separator:gaa4e9559da387f10bac2dc8ab0d4f6e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e344f4a12c60e57cb643511379b261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1e344f4a12c60e57cb643511379b261">WWDG_CR_T3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930">WWDG_CR_T_3</a></td></tr>
<tr class="separator:gab1e344f4a12c60e57cb643511379b261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1f89d17eb4b3bb1b67c2b0185061e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1f89d17eb4b3bb1b67c2b0185061e45">WWDG_CR_T4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe">WWDG_CR_T_4</a></td></tr>
<tr class="separator:gaf1f89d17eb4b3bb1b67c2b0185061e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc9870e0e3a5c171b9c1db817afcf0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc9870e0e3a5c171b9c1db817afcf0ee">WWDG_CR_T5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64">WWDG_CR_T_5</a></td></tr>
<tr class="separator:gadc9870e0e3a5c171b9c1db817afcf0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a493575c9a7c6006a3af9d13399268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3a493575c9a7c6006a3af9d13399268">WWDG_CR_T6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632">WWDG_CR_T_6</a></td></tr>
<tr class="separator:gab3a493575c9a7c6006a3af9d13399268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab647e9997b8b8e67de72af1aaea3f52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f">WWDG_CR_WDGA</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gab647e9997b8b8e67de72af1aaea3f52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfbb9991bd6a3699399ca569c71fe8c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9">WWDG_CFR_W</a>&#160;&#160;&#160;((uint32_t)0x0000007FU)</td></tr>
<tr class="separator:gabfbb9991bd6a3699399ca569c71fe8c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f4016f9990c2657acdf7521233d16d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d">WWDG_CFR_W_0</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga26f4016f9990c2657acdf7521233d16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546410b3ec62e976c0f590cf9f216bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3">WWDG_CFR_W_1</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga546410b3ec62e976c0f590cf9f216bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3de841283deaea061d977392805211d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d">WWDG_CFR_W_2</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gac3de841283deaea061d977392805211d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0394248f2a4e4b6ba6c28024fa961a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99">WWDG_CFR_W_3</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga0394248f2a4e4b6ba6c28024fa961a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25594b7ced3e1277b636caf02416a4e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7">WWDG_CFR_W_4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga25594b7ced3e1277b636caf02416a4e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e730800b000f6fe3be5ea43a6e29cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9">WWDG_CFR_W_5</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga7e730800b000f6fe3be5ea43a6e29cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fc25f8d5c23a76d364c1cb5d7518a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17">WWDG_CFR_W_6</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga9fc25f8d5c23a76d364c1cb5d7518a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37e08098d003f44eb8770a9d9bd40d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae37e08098d003f44eb8770a9d9bd40d0">WWDG_CFR_W0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d">WWDG_CFR_W_0</a></td></tr>
<tr class="separator:gae37e08098d003f44eb8770a9d9bd40d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698b68239773862647ef5f9d963b80c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga698b68239773862647ef5f9d963b80c4">WWDG_CFR_W1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3">WWDG_CFR_W_1</a></td></tr>
<tr class="separator:ga698b68239773862647ef5f9d963b80c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166845425e89d01552bac0baeec686d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166845425e89d01552bac0baeec686d9">WWDG_CFR_W2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d">WWDG_CFR_W_2</a></td></tr>
<tr class="separator:ga166845425e89d01552bac0baeec686d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga344253edc9710aa6db6047b76cce723b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga344253edc9710aa6db6047b76cce723b">WWDG_CFR_W3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99">WWDG_CFR_W_3</a></td></tr>
<tr class="separator:ga344253edc9710aa6db6047b76cce723b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec3a0817a2dcde78414d02c0cb5d201d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec3a0817a2dcde78414d02c0cb5d201d">WWDG_CFR_W4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7">WWDG_CFR_W_4</a></td></tr>
<tr class="separator:gaec3a0817a2dcde78414d02c0cb5d201d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8032c21626b10fcf5cd8ad36bc051663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8032c21626b10fcf5cd8ad36bc051663">WWDG_CFR_W5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9">WWDG_CFR_W_5</a></td></tr>
<tr class="separator:ga8032c21626b10fcf5cd8ad36bc051663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga106cdb96da03ce192628f54cefcbec2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga106cdb96da03ce192628f54cefcbec2f">WWDG_CFR_W6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17">WWDG_CFR_W_6</a></td></tr>
<tr class="separator:ga106cdb96da03ce192628f54cefcbec2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067b1d8238f1d5613481aba71a946638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638">WWDG_CFR_WDGTB</a>&#160;&#160;&#160;((uint32_t)0x00000180U)</td></tr>
<tr class="separator:ga067b1d8238f1d5613481aba71a946638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab94b761166186987f91d342a5f79695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695">WWDG_CFR_WDGTB_0</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gaab94b761166186987f91d342a5f79695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9120ceb094ab327ec766a06fc66ef401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401">WWDG_CFR_WDGTB_1</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga9120ceb094ab327ec766a06fc66ef401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4858525604534e493b8a09e0b04ace61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4858525604534e493b8a09e0b04ace61">WWDG_CFR_WDGTB0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695">WWDG_CFR_WDGTB_0</a></td></tr>
<tr class="separator:ga4858525604534e493b8a09e0b04ace61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d53e6fa74c43522ebacd6dd6f450d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d53e6fa74c43522ebacd6dd6f450d33">WWDG_CFR_WDGTB1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401">WWDG_CFR_WDGTB_1</a></td></tr>
<tr class="separator:ga9d53e6fa74c43522ebacd6dd6f450d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931941dc5d795502371ac5dd8fbac1e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9">WWDG_CFR_EWI</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga931941dc5d795502371ac5dd8fbac1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69">WWDG_SR_EWIF</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2204b62b378bcf08b3b9006c184c7c23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga2204b62b378bcf08b3b9006c184c7c23">IS_ADC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="separator:ga2204b62b378bcf08b3b9006c184c7c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8a5831c786b6b265531b890a194cbe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gad8a5831c786b6b265531b890a194cbe2">IS_ADC_COMMON_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a>)</td></tr>
<tr class="separator:gad8a5831c786b6b265531b890a194cbe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga974dd363bcb2a5f48ec032509fd4ece3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga974dd363bcb2a5f48ec032509fd4ece3">IS_CAN_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga427a40e102258055c72607bf7b604549">CAN</a>)</td></tr>
<tr class="separator:ga974dd363bcb2a5f48ec032509fd4ece3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa161742156617f25fb34aec6354427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaefa161742156617f25fb34aec6354427">IS_COMP_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaefa161742156617f25fb34aec6354427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dfdbf42c2237837dd015ac04cb2bfdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga0dfdbf42c2237837dd015ac04cb2bfdf">IS_COMP_COMMON_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga7c0dbc759386dc94597d1ab7b798e75f">COMP12_COMMON</a>)</td></tr>
<tr class="separator:ga0dfdbf42c2237837dd015ac04cb2bfdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2340c4592a47c171624fc99e43e4da5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaf2340c4592a47c171624fc99e43e4da5">IS_COMP_DAC1SWITCH_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a>)</td></tr>
<tr class="separator:gaf2340c4592a47c171624fc99e43e4da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7f78e841f84bf7ec834748ca685fbc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gab7f78e841f84bf7ec834748ca685fbc0">IS_COMP_WINDOWMODE_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga6985fa7e9bb3c2edf15b29b7af210a2b">COMP2</a>)</td></tr>
<tr class="separator:gab7f78e841f84bf7ec834748ca685fbc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10cad35fdea5ffcb9f17973ce98c7dee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga10cad35fdea5ffcb9f17973ce98c7dee">IS_CEC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga7d03f4d873d59ff8bc76b6c9b576f3e3">CEC</a>)</td></tr>
<tr class="separator:ga10cad35fdea5ffcb9f17973ce98c7dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa514941a7f02f65eb27450c05e4e8dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaa514941a7f02f65eb27450c05e4e8dd1">IS_CRC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a>)</td></tr>
<tr class="separator:gaa514941a7f02f65eb27450c05e4e8dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94426b97cc5f1644d67f291cbcdba6d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga94426b97cc5f1644d67f291cbcdba6d8">IS_DAC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#gaffb5ff8779fa698f3c7165a617d56e4f">DAC1</a>)</td></tr>
<tr class="separator:ga94426b97cc5f1644d67f291cbcdba6d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40beb02b397c5f47e22a83fc28034afe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga40beb02b397c5f47e22a83fc28034afe">IS_DMA_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga40beb02b397c5f47e22a83fc28034afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga783626dd2431afebea836a102e318957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga783626dd2431afebea836a102e318957">IS_GPIO_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga783626dd2431afebea836a102e318957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d2e0c4bb80b983730a3a5d98d56f535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga9d2e0c4bb80b983730a3a5d98d56f535">IS_GPIO_AF_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga9d2e0c4bb80b983730a3a5d98d56f535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84537785f7bf8425db6e392187ea2e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaa84537785f7bf8425db6e392187ea2e6">IS_GPIO_LOCK_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaa84537785f7bf8425db6e392187ea2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf0149a4e8c41a6814c13613c38a6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gacdf0149a4e8c41a6814c13613c38a6b2">IS_I2C_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gacdf0149a4e8c41a6814c13613c38a6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b35685911e3c7a38ee89e5cdc5a82fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga0b35685911e3c7a38ee89e5cdc5a82fa">IS_I2S_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga0b35685911e3c7a38ee89e5cdc5a82fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9ec4c52f0572ee67d043e006f1d5e39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gad9ec4c52f0572ee67d043e006f1d5e39">IS_IWDG_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group__cpu__specific___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7">IWDG</a>)</td></tr>
<tr class="separator:gad9ec4c52f0572ee67d043e006f1d5e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4230e8bd4d88adc4250f041d67375ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gab4230e8bd4d88adc4250f041d67375ce">IS_RTC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:gab4230e8bd4d88adc4250f041d67375ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf492fcfe71eab8d1dadf4d837b840af6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaf492fcfe71eab8d1dadf4d837b840af6">IS_SMBUS_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group__cpu__specific___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>)</td></tr>
<tr class="separator:gaf492fcfe71eab8d1dadf4d837b840af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c7619a86c03df3ebeb4bd8aaef982c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga59c7619a86c03df3ebeb4bd8aaef982c">IS_SPI_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga59c7619a86c03df3ebeb4bd8aaef982c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba506eb03409b21388d7c5a6401a4f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaba506eb03409b21388d7c5a6401a4f98">IS_TIM_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaba506eb03409b21388d7c5a6401a4f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c02efc77b1bfb640d7f6593f58ad464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga0c02efc77b1bfb640d7f6593f58ad464">IS_TIM_CC1_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga0c02efc77b1bfb640d7f6593f58ad464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ef84d278cf917c7e420b94687b39c7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga6ef84d278cf917c7e420b94687b39c7c">IS_TIM_CC2_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga6ef84d278cf917c7e420b94687b39c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c37cb8f925fd43622cce7a4c00fd95e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga0c37cb8f925fd43622cce7a4c00fd95e">IS_TIM_CC3_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga0c37cb8f925fd43622cce7a4c00fd95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae72b7182a73d81c33196265b31091c07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gae72b7182a73d81c33196265b31091c07">IS_TIM_CC4_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gae72b7182a73d81c33196265b31091c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca20886f56bf7611ad511433b9caade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga0ca20886f56bf7611ad511433b9caade">IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga0ca20886f56bf7611ad511433b9caade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7beb8f84094e6a1567d10177cc4fdae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga7beb8f84094e6a1567d10177cc4fdae9">IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga7beb8f84094e6a1567d10177cc4fdae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd23fd1f9f73dc249b16c89131a671c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gacbd23fd1f9f73dc249b16c89131a671c">IS_TIM_CLOCKSOURCE_TIX_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gacbd23fd1f9f73dc249b16c89131a671c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57882c3c75fddf0ccf0c6ecf99b3d3df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga57882c3c75fddf0ccf0c6ecf99b3d3df">IS_TIM_CLOCKSOURCE_ITRX_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga57882c3c75fddf0ccf0c6ecf99b3d3df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf2abf939c55a4c8284c184735accdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga7bf2abf939c55a4c8284c184735accdc">IS_TIM_OCXREF_CLEAR_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga7bf2abf939c55a4c8284c184735accdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb14170c4996e004849647d8cb626402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gacb14170c4996e004849647d8cb626402">IS_TIM_ENCODER_INTERFACE_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gacb14170c4996e004849647d8cb626402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdcc047699e2d83c9d2b3a3f8375dff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gacdcc047699e2d83c9d2b3a3f8375dff4">IS_TIM_HALL_INTERFACE_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;(((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>))</td></tr>
<tr class="separator:gacdcc047699e2d83c9d2b3a3f8375dff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e06388143bb7bb111c78a3686dd753a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga6e06388143bb7bb111c78a3686dd753a">IS_TIM_XOR_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga6e06388143bb7bb111c78a3686dd753a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98104b1522d066b0c20205ca179d0eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga98104b1522d066b0c20205ca179d0eba">IS_TIM_MASTER_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga98104b1522d066b0c20205ca179d0eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ba7d4187dba8dfb4ffd610312e8af14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga3ba7d4187dba8dfb4ffd610312e8af14">IS_TIM_SLAVE_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga3ba7d4187dba8dfb4ffd610312e8af14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41867bf288927ff8ff10a85e67a591b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gac41867bf288927ff8ff10a85e67a591b">IS_TIM_32B_COUNTER_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>)</td></tr>
<tr class="separator:gac41867bf288927ff8ff10a85e67a591b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed43d4e9823446a1b9d43afc452f42e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga1ed43d4e9823446a1b9d43afc452f42e">IS_TIM_DMABURST_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga1ed43d4e9823446a1b9d43afc452f42e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b8d9ca22720c9034753c604d83500d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga68b8d9ca22720c9034753c604d83500d">IS_TIM_BREAK_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga68b8d9ca22720c9034753c604d83500d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6517a51ea79512a42bc53c718a77f18e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga6517a51ea79512a42bc53c718a77f18e">IS_TIM_CCX_INSTANCE</a>(INSTANCE,  <a class="el" href="tests_2driver__servo_2main_8c.html#ace6a11e892466500d47d1f45f042bc53">CHANNEL</a>)</td></tr>
<tr class="separator:ga6517a51ea79512a42bc53c718a77f18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7181cfd1649c4e65e24b7c863e94a54f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga7181cfd1649c4e65e24b7c863e94a54f">IS_TIM_CCXN_INSTANCE</a>(INSTANCE,  <a class="el" href="tests_2driver__servo_2main_8c.html#ace6a11e892466500d47d1f45f042bc53">CHANNEL</a>)</td></tr>
<tr class="separator:ga7181cfd1649c4e65e24b7c863e94a54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0e3e7e7a18fd8eb81734b2baf9e3be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaac0e3e7e7a18fd8eb81734b2baf9e3be">IS_TIM_COUNTER_MODE_SELECT_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaac0e3e7e7a18fd8eb81734b2baf9e3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b470612fd4c4e29fb985247056b1e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga3b470612fd4c4e29fb985247056b1e07">IS_TIM_REPETITION_COUNTER_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga3b470612fd4c4e29fb985247056b1e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54b9f42e8ab07c41abe7d96d13d698a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gac54b9f42e8ab07c41abe7d96d13d698a">IS_TIM_CLOCK_DIVISION_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gac54b9f42e8ab07c41abe7d96d13d698a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51d77b3bcc12a3a5c308d727b561371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gad51d77b3bcc12a3a5c308d727b561371">IS_TIM_DMA_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gad51d77b3bcc12a3a5c308d727b561371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad80a186286ce3daa92249a8d52111aaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gad80a186286ce3daa92249a8d52111aaf">IS_TIM_DMA_CC_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gad80a186286ce3daa92249a8d52111aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f61206c3c8b20784f9d237dce300afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga5f61206c3c8b20784f9d237dce300afd">IS_TIM_COMMUTATION_EVENT_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga5f61206c3c8b20784f9d237dce300afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb03cf116b07bfe1bd527f8ab61a7f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga6bb03cf116b07bfe1bd527f8ab61a7f9">IS_TIM_REMAP_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga2dd30f46fad69dd73e1d8941a43daffe">TIM14</a>)</td></tr>
<tr class="separator:ga6bb03cf116b07bfe1bd527f8ab61a7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf29af2609f6b7748104a965262e95475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaf29af2609f6b7748104a965262e95475">IS_TSC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga42ba4ed22c45ffcf7f1c3ede1c761894">TSC</a>)</td></tr>
<tr class="separator:gaf29af2609f6b7748104a965262e95475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ae6698dc54d8441fce553a65bf5429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga98ae6698dc54d8441fce553a65bf5429">IS_IRDA_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga98ae6698dc54d8441fce553a65bf5429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2734c105403831749ccb34eeb058988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gab2734c105403831749ccb34eeb058988">IS_SMARTCARD_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gab2734c105403831749ccb34eeb058988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbce654f84a7c994817453695ac91cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gafbce654f84a7c994817453695ac91cbe">IS_USART_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gafbce654f84a7c994817453695ac91cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4130cef42f8cada5a91c38b85f76939e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga4130cef42f8cada5a91c38b85f76939e">IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga4130cef42f8cada5a91c38b85f76939e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd2efab4cd39d4867c4dbeacb87e84b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gacbd2efab4cd39d4867c4dbeacb87e84b">IS_UART_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gacbd2efab4cd39d4867c4dbeacb87e84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69c4aa0c561c4c39c621710fbbb0cb7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga69c4aa0c561c4c39c621710fbbb0cb7b">IS_UART_HALFDUPLEX_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga69c4aa0c561c4c39c621710fbbb0cb7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a11d0720f3efa780126414a4ac50ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaf9a11d0720f3efa780126414a4ac50ad">IS_UART_HWFLOW_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaf9a11d0720f3efa780126414a4ac50ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2763df993c77cfa6e249ec7bc80482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga7d2763df993c77cfa6e249ec7bc80482">IS_UART_LIN_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga7d2763df993c77cfa6e249ec7bc80482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b8e94db5589e2958aec4c6cffc9986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga68b8e94db5589e2958aec4c6cffc9986">IS_UART_WAKEUP_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga68b8e94db5589e2958aec4c6cffc9986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98f122ffe4d77f03a13f682301e2d596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga98f122ffe4d77f03a13f682301e2d596">IS_UART_DRIVER_ENABLE_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga98f122ffe4d77f03a13f682301e2d596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga763f287042e73e61b91e12bb065777cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga763f287042e73e61b91e12bb065777cd">IS_USB_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga779bf099075a999d1074357fccbd466b">USB</a>)</td></tr>
<tr class="separator:ga763f287042e73e61b91e12bb065777cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a8aaec233e19987232455643a04d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gac2a8aaec233e19987232455643a04d6f">IS_WWDG_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1">WWDG</a>)</td></tr>
<tr class="separator:gac2a8aaec233e19987232455643a04d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d642ec0ffe7089d01841fe5992321c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f072xb.html#gaa7d642ec0ffe7089d01841fe5992321c">ADC1_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f21d9fac09be01d78b835759e21d012">ADC1_COMP_IRQn</a></td></tr>
<tr class="separator:gaa7d642ec0ffe7089d01841fe5992321c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga009c2e7592dff25609cfe31c5075ebf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f072xb.html#ga009c2e7592dff25609cfe31c5075ebf0">DMA1_Ch1_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a></td></tr>
<tr class="separator:ga009c2e7592dff25609cfe31c5075ebf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91ae4b3ba6a353f5e69ec0f9be8e80a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f072xb.html#ga91ae4b3ba6a353f5e69ec0f9be8e80a7">DMA1_Ch2_3_DMA2_Ch1_2_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a></td></tr>
<tr class="separator:ga91ae4b3ba6a353f5e69ec0f9be8e80a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95fcd58bc2191300fc08c94311ac5ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f072xb.html#ga95fcd58bc2191300fc08c94311ac5ed8">DMA1_Ch4_7_DMA2_Ch3_5_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12dbc7b3a54d35610a3c7f73edb26aed">DMA1_Channel4_5_6_7_IRQn</a></td></tr>
<tr class="separator:ga95fcd58bc2191300fc08c94311ac5ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35a41592e06a61cdced6514b54e1ceb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f072xb.html#ga35a41592e06a61cdced6514b54e1ceb3">DMA1_Channel4_5_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12dbc7b3a54d35610a3c7f73edb26aed">DMA1_Channel4_5_6_7_IRQn</a></td></tr>
<tr class="separator:ga35a41592e06a61cdced6514b54e1ceb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf016a2890375aa890497fa1965dae1f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f072xb.html#gaf016a2890375aa890497fa1965dae1f0">PVD_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa909ccc6b6fba8e8ef1ff5e8989f5ffe">PVD_VDDIO2_IRQn</a></td></tr>
<tr class="separator:gaf016a2890375aa890497fa1965dae1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab750c5433c43339b438d26f821de6a7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f072xb.html#gab750c5433c43339b438d26f821de6a7a">VDDIO2_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa909ccc6b6fba8e8ef1ff5e8989f5ffe">PVD_VDDIO2_IRQn</a></td></tr>
<tr class="separator:gab750c5433c43339b438d26f821de6a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae92cbf893c67700dbc28d2ca87eac9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f072xb.html#gaae92cbf893c67700dbc28d2ca87eac9d">RCC_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608">RCC_CRS_IRQn</a></td></tr>
<tr class="separator:gaae92cbf893c67700dbc28d2ca87eac9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16b30b9f4d374c506d31c9d4c6cce8a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f072xb.html#ga16b30b9f4d374c506d31c9d4c6cce8a1">TIM6_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a></td></tr>
<tr class="separator:ga16b30b9f4d374c506d31c9d4c6cce8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade0cba0a5aa75d4a35b1a6d41f4b3283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f072xb.html#gade0cba0a5aa75d4a35b1a6d41f4b3283">USART3_6_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add6606f10b425acd45f5b193aaffefdf">USART3_4_IRQn</a></td></tr>
<tr class="separator:gade0cba0a5aa75d4a35b1a6d41f4b3283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8e0c20d4c7a475d383e6b992ec23332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f072xb.html#gad8e0c20d4c7a475d383e6b992ec23332">USART3_8_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add6606f10b425acd45f5b193aaffefdf">USART3_4_IRQn</a></td></tr>
<tr class="separator:gad8e0c20d4c7a475d383e6b992ec23332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfad9f182b248bceb2ebedd9ae366546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f072xb.html#gacfad9f182b248bceb2ebedd9ae366546">ADC1_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="group__stm32f070xb.html#gaeb3545df015f964b68346cda78f7cea5">ADC1_COMP_IRQHandler</a></td></tr>
<tr class="separator:gacfad9f182b248bceb2ebedd9ae366546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7debe9fc2548ab6640825967110101"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f072xb.html#ga3f7debe9fc2548ab6640825967110101">DMA1_Ch1_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="group__stm32f091xc.html#gae5bb73ee2d8d954cc9d44dd4cb86cc8d">DMA1_Channel1_IRQHandler</a></td></tr>
<tr class="separator:ga3f7debe9fc2548ab6640825967110101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3752ab0b9a6635ccd7bc87b99ee8fd9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f072xb.html#ga3752ab0b9a6635ccd7bc87b99ee8fd9b">DMA1_Ch2_3_DMA2_Ch1_2_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="group__stm32f091xc.html#ga0f84b0e43f521b06fbe4d4330047d552">DMA1_Channel2_3_IRQHandler</a></td></tr>
<tr class="separator:ga3752ab0b9a6635ccd7bc87b99ee8fd9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035f9aa47c046222541cca70e281b415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f072xb.html#ga035f9aa47c046222541cca70e281b415">DMA1_Ch4_7_DMA2_Ch3_5_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="group__stm32f091xc.html#gae3db46ad17e9f800e0f88b489eed522d">DMA1_Channel4_5_6_7_IRQHandler</a></td></tr>
<tr class="separator:ga035f9aa47c046222541cca70e281b415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0e40c40e17f156c06448e594bf54eaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f072xb.html#gac0e40c40e17f156c06448e594bf54eaf">DMA1_Channel4_5_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="group__stm32f091xc.html#gae3db46ad17e9f800e0f88b489eed522d">DMA1_Channel4_5_6_7_IRQHandler</a></td></tr>
<tr class="separator:gac0e40c40e17f156c06448e594bf54eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045476dfaec8c84f5e16b06b937c0c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f072xb.html#ga045476dfaec8c84f5e16b06b937c0c18">PVD_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="group__stm32f051x8.html#ga9a2577324b65f147fff0fc4f38dcf5e2">PVD_VDDIO2_IRQHandler</a></td></tr>
<tr class="separator:ga045476dfaec8c84f5e16b06b937c0c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1854dcfbcf2950cee25063d73a5edb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f072xb.html#gac1854dcfbcf2950cee25063d73a5edb0">VDDIO2_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="group__stm32f051x8.html#ga9a2577324b65f147fff0fc4f38dcf5e2">PVD_VDDIO2_IRQHandler</a></td></tr>
<tr class="separator:gac1854dcfbcf2950cee25063d73a5edb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6d083fa78461da86a717b28973e009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f072xb.html#ga5a6d083fa78461da86a717b28973e009">RCC_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="group__stm32f070xb.html#ga82a9eac30db2cc914975bc71ce5fcb92">RCC_CRS_IRQHandler</a></td></tr>
<tr class="separator:ga5a6d083fa78461da86a717b28973e009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae30e35a563a952a284f3f54d7f164ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f072xb.html#gae30e35a563a952a284f3f54d7f164ccd">TIM6_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__registers__structures.html#ga7d58a944f63161f2152026eedc430848">TIM6_DAC_IRQHandler</a></td></tr>
<tr class="separator:gae30e35a563a952a284f3f54d7f164ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04189172ff710986cd652a06e6f3f69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f072xb.html#gaf04189172ff710986cd652a06e6f3f69">USART3_6_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="group__stm32f091xc.html#gae05084e274a2e228d5ccf9423e5bce6e">USART3_4_IRQHandler</a></td></tr>
<tr class="separator:gaf04189172ff710986cd652a06e6f3f69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a6fa2533fdea503ca6341545d3148e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f072xb.html#ga36a6fa2533fdea503ca6341545d3148e">USART3_8_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="group__stm32f091xc.html#gae05084e274a2e228d5ccf9423e5bce6e">USART3_4_IRQHandler</a></td></tr>
<tr class="separator:ga36a6fa2533fdea503ca6341545d3148e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> { <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dd1c15235830bfbc01981a0250908fc">GPIOPortA_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9c22b8ede15fb2933f1f707caa006f2">GPIOPortB_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac8a8660721359dbd216aa3d8ecc57335">GPIOPortC_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90c8f7d9477ad1e481928bbdccd10341">GPIOPortD_IRQn</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aae73900a7c698147332d1cc7304a42c9">GPIOPortE_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9650ab92e46bc16f333d4c63ad0459b4">UART1_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a000550a0ffe3c6120a93a0746a8f8136">SSI0_IRQn</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aff3056bd4325608a5e192360a2603060">PWMFault_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae5923d9e23d871b1cd2e2bfc0cbf639c">PWM0_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0cd5b403aa037bacf964fd1a60c3f08f">PWM1_IRQn</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaccf0543097cad6141fe057a06eb6485">PWM2_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a627e37b95f8b60465259e21ecfebce3d">Quadrature0_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a> = 15, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90b4d6470f24e46e747fd3b47f39ee41">ADC2_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16">ADC3_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78573b84a4133ef5812b33ce10dcba12">WDT_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f09bc9893dda39096b37d0ae0aa8420">Timer0A_IRQn</a> = 19, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a686e43d87b1d5322b5d28b57dff62515">Timer0B_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afc421c02f1572bbc226c25cfe6fc7788">Timer1A_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a36c084b8319628c342ee55ac9bc39f5e">Timer1B_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5a6d83cf44915da39daf399a1ce6479b">Timer2A_IRQn</a> = 23, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12f22999b1f44c21b22bd3e67a6e0710">Timer2B_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa57fb0882b3e0e5c0fb2b5fa5668bcba">Comp0_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac0caf68ee0119688c35010df1e0aec54">Comp1_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a966d899df330f9ad39030dccd13e31e8">Comp2_IRQn</a> = 27, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adeeaa4cd88280d803e089523f20263c9">SysCtl_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac7e90668bfe2f0a64667a3592311ec4a">FlashCtl_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6965e0ae6e3997f963e0ef3743b234df">GPIOPortF_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad723069fc828a4c4f545a9540eb212ce">GPIOPortG_IRQn</a> = 31, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6ab4add1f5bfce9606d5fa919b5ea42d">GPIOPortH_IRQn</a> = 32, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab051fac6b15b88454713bb36d96e5dd5">UART2_IRQn</a> = 33, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae74ee5cf824df05c2ea89c03bc259a19">SSI1_IRQn</a> = 34, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b3ab69f826e82ac7d567022d25e9dba">Timer3A_IRQn</a> = 35, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a422aaf240d8e822af001965757e8055a">Timer3B_IRQn</a> = 36, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a> = 37, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a102b1cb824c7167fa9485f9643031ab0">Quadrature1_IRQn</a> = 38, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a22ce45d9b588ffece9df1f750f0faa37">CAN0_IRQn</a> = 39, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a802cacc548e38e940f87f8c3788bd2e0">CAN1_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac942dd92e038783310f28a1012c34b67">CAN2_IRQn</a> = 41, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a58692bf577b8a17ec79fc8472d56ff05">Ethernet_IRQn</a> = 42, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a10fa0f4bec9a090f9451577fd26b20ab">Hibernate_IRQn</a> = 43, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad85ea858fda8e15398b5aa74c019cb7a">USB0_IRQn</a> = 44, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4b368933132a5488a440c4dec255b1d5">PWM3_IRQn</a> = 45, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af751d985763bb190aeee956a10599e83">uDMA_IRQn</a> = 46, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a58f592a402a6633e4c3f184a23027748">uDMA_Error_IRQn</a> = 47, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50ad21f2fd0d54d04b390d5a9145889a">Reset_IRQn</a> = -15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a81b504edd5e165325591b8e5771ec68f">FLEX_INT0_IRQn</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3c10511ad7488781aa988d3f8d2c2dea">FLEX_INT1_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af484f845eec9f52f3856bf2a9df6d3a3">FLEX_INT2_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af3639be4f7869e4d3bda6c1a662d075b">FLEX_INT3_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a461ddd0d2866e7a29b592a765113af4e">FLEX_INT4_IRQn</a> = 4, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af57de54dfa0b0d49fd925ed95ee66579">FLEX_INT5_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9efc9ba64216c543cf6475ab59ddfcc7">FLEX_INT6_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6fa40da49f3026ccc8e20913a2e047a0">FLEX_INT7_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2b933af789374a01f2f5ad41e17d7eb5">GINT0_IRQn</a> = 8, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac19c1ef022589431663d3e53680410d6">GINT1_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2095f58b6c0de45b782b1196a0939e02">Reserved0_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add6253fd238cff7fa4b35e4ef81ffc07">Reserved1_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0fa696d4b9c15fc563c9fa01141e465e">Reserved2_IRQn</a> = 12, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aff930d0f4734a469931373907ae78b34">Reserved3_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0cfa46f0d13c2de0f3e826c10a789">SSP1_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adf8c31fe1c7ade2eb05f1414710dbce7">I2C_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6f5ed57785374cb1ba3a1256e0d991be">TIMER_16_0_IRQn</a> = 16, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9d13f0d0bbeb7bc1c75d512a94d66c9f">TIMER_16_1_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7e40673d4557974606b5d9670c0c50d0">TIMER_32_0_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac178a073454f598a32b7f95bcaba7679">TIMER_32_1_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6c8d6262fd7ecedc57b2fe9209be9765">SSP0_IRQn</a> = 20, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9d9be6e918c912367e393dae3480eabb">UART_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6c024f11db1cfcea781863a310a18a03">USB_FIQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a> = 24, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78573b84a4133ef5812b33ce10dcba12">WDT_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2ee5960aed41ff349aa7a86c37e9ab2">BOD_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b">FMC_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9880320a990d718ad2459749ee144884">Reserved4_IRQn</a> = 28, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8a821fe7adf1f38a119e41910796c56b">Reserved5_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a420097557204968bc0c2134c17f1423c">USBWakeup_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6b7f1d8c68bc7bd0a62f19fd0e708838">Reserved6_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50ad21f2fd0d54d04b390d5a9145889a">Reset_IRQn</a> = -15, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abccf63906c76c53638fd3d9d4bbc6726">POWER_CLOCK_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed5eadadb81115fb957e9e45ca1a8047">RADIO_IRQn</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adb550e6546eabae739b3c4fd75b007fd">SPI0_TWI0_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5d07489f867faac7e29cde036cb0fe">SPI1_TWI1_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac52c30d6e8c0d41e8f0f43329855e67b">GPIOTE_IRQn</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2336220ce1e39507eb592958064a2b87">TIMER0_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0b751a83bbf254701e0d5a1d863010d9">TIMER1_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97a34027a8b1017d42d1d6320381e48">TIMER2_IRQn</a> = 10, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae8f41637c6c07ef7b19337645fcd62de">RTC0_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4345e1c5fe4eb605897ce68a9033ad36">TEMP_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a237dc3e67d77eb34c8eff78e677716a0">ECB_IRQn</a> = 14, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a30b0f664b7d5926236c8bd75c2fb1f04">CCM_AAR_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78573b84a4133ef5812b33ce10dcba12">WDT_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a17a8b6fd704c515e9f5beee6795766f5">RTC1_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59082da14040ed6cf7410cc2d0909c42">QDEC_IRQn</a> = 18, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af7f33fa618072c354353e433d357124e">LPCOMP_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0885682fa5efb7ca655ac0b6ee0d3270">SWI0_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3c692d1e7d777e2b22cc4503bec2f118">SWI1_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac0f9fd91ceb111550590025b69348fe2">SWI2_IRQn</a> = 22, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af3a19daf825b83ebc7adbe4cb4b3d48b">SWI3_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad0060ce5f6a076331b53d60a985730d8">SWI4_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a982d8cc4b58ec339c80f4b0dd2a448e8">SWI5_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50ad21f2fd0d54d04b390d5a9145889a">Reset_IRQn</a> = -15, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abccf63906c76c53638fd3d9d4bbc6726">POWER_CLOCK_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed5eadadb81115fb957e9e45ca1a8047">RADIO_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2c65a979cbda7ae88972f15a85e5751e">UARTE0_UART0_IRQn</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33592ae8d366427d728fb2097fc782a5">SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aac03f0fa3cd56cf8322485216375c2e9">SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a40b09eeef045d77820a6e0a13a89b50f">NFCT_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac52c30d6e8c0d41e8f0f43329855e67b">GPIOTE_IRQn</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8a281121adee523caf301caa7e811ae7">SAADC_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2336220ce1e39507eb592958064a2b87">TIMER0_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0b751a83bbf254701e0d5a1d863010d9">TIMER1_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97a34027a8b1017d42d1d6320381e48">TIMER2_IRQn</a> = 10, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae8f41637c6c07ef7b19337645fcd62de">RTC0_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4345e1c5fe4eb605897ce68a9033ad36">TEMP_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a237dc3e67d77eb34c8eff78e677716a0">ECB_IRQn</a> = 14, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a30b0f664b7d5926236c8bd75c2fb1f04">CCM_AAR_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78573b84a4133ef5812b33ce10dcba12">WDT_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a17a8b6fd704c515e9f5beee6795766f5">RTC1_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59082da14040ed6cf7410cc2d0909c42">QDEC_IRQn</a> = 18, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a63bbb693f605ba944d4c256d87d2fcc6">COMP_LPCOMP_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af39619e539230139c7381a6b9570b56c">SWI0_EGU0_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aefb2f31dbc81713b023114769757050c">SWI1_EGU1_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa1dacd4b792b15150537ed9cbc8810c">SWI2_EGU2_IRQn</a> = 22, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adb0cd51690ed6719cb7119518cbc3db4">SWI3_EGU3_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2b21b3513875a956476acd1845c082a1">SWI4_EGU4_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3dfe73e96b5fc7f7c69a762616982475">SWI5_EGU5_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7d15b5c33e51350d11303db7d4bc3381">TIMER3_IRQn</a> = 26, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab99868447f16ffcee7e1a8ae44b190c5">TIMER4_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae5923d9e23d871b1cd2e2bfc0cbf639c">PWM0_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6090bdf953b8b4895fe0ee01d02e31f1">PDM_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8646afc5a14c34bfadefa70948559808">MWU_IRQn</a> = 32, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0cd5b403aa037bacf964fd1a60c3f08f">PWM1_IRQn</a> = 33, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaccf0543097cad6141fe057a06eb6485">PWM2_IRQn</a> = 34, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a04797a3342f57d1b61996165650d55b6">SPIM2_SPIS2_SPI2_IRQn</a> = 35, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f3f18b2c8919020ac8b81c7ac493f4">RTC2_IRQn</a> = 36, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a133fe4eabad3ed7b1959daddaace94b3">I2S_IRQn</a> = 37, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac482c79ad1cc214f715cb3fcbf0ba09c">DMA1_Channel4_5_IRQn</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5">TIM1_BRK_UP_TRG_COM_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 16, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a26432264ae205fe79a9f9255f961bc84">TIM15_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a> = 21, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 25, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa909ccc6b6fba8e8ef1ff5e8989f5ffe">PVD_VDDIO2_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608">RCC_CRS_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6">TSC_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac482c79ad1cc214f715cb3fcbf0ba09c">DMA1_Channel4_5_IRQn</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5">TIM1_BRK_UP_TRG_COM_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 15, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a> = 22, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 27, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78610c5d7048ef077aaf3341c7106f12">CEC_CAN_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6">TSC_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac482c79ad1cc214f715cb3fcbf0ba09c">DMA1_Channel4_5_IRQn</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f21d9fac09be01d78b835759e21d012">ADC1_COMP_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5">TIM1_BRK_UP_TRG_COM_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 15, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a26432264ae205fe79a9f9255f961bc84">TIM15_IRQn</a> = 20, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a> = 24, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 28, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78610c5d7048ef077aaf3341c7106f12">CEC_CAN_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac482c79ad1cc214f715cb3fcbf0ba09c">DMA1_Channel4_5_IRQn</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5">TIM1_BRK_UP_TRG_COM_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 16, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a26432264ae205fe79a9f9255f961bc84">TIM15_IRQn</a> = 20, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a> = 24, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 28, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add6606f10b425acd45f5b193aaffefdf">USART3_4_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa909ccc6b6fba8e8ef1ff5e8989f5ffe">PVD_VDDIO2_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608">RCC_CRS_IRQn</a> = 4, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6">TSC_IRQn</a> = 8, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12dbc7b3a54d35610a3c7f73edb26aed">DMA1_Channel4_5_6_7_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f21d9fac09be01d78b835759e21d012">ADC1_COMP_IRQn</a> = 12, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5">TIM1_BRK_UP_TRG_COM_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 16, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a26432264ae205fe79a9f9255f961bc84">TIM15_IRQn</a> = 20, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a> = 24, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 28, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add6606f10b425acd45f5b193aaffefdf">USART3_4_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78610c5d7048ef077aaf3341c7106f12">CEC_CAN_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa909ccc6b6fba8e8ef1ff5e8989f5ffe">PVD_VDDIO2_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608">RCC_CRS_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6">TSC_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4f148c67dcf6bd03e830335c97f42b9b">DMA1_Ch1_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae02e0acdda90324039b22c1a5e990990">DMA1_Ch2_3_DMA2_Ch1_2_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb8480db798ed2e4a88687e128eecb88">DMA1_Ch4_7_DMA2_Ch3_5_IRQn</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f21d9fac09be01d78b835759e21d012">ADC1_COMP_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5">TIM1_BRK_UP_TRG_COM_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 15, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a> = 19, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a26432264ae205fe79a9f9255f961bc84">TIM15_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a> = 23, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 27, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afaca257eedd7b14a7bbc77bc831f0c01">USART3_8_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78610c5d7048ef077aaf3341c7106f12">CEC_CAN_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f">USB_HP_CAN1_TX_IRQn</a> = 19, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86">USB_LP_CAN1_RX0_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f">TIM1_BRK_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9">TIM1_UP_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c">TIM1_TRG_COM_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">USBWakeUp_IRQn</a> = 42, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f">USB_HP_CAN1_TX_IRQn</a> = 19, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86">USB_LP_CAN1_RX0_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f">TIM1_BRK_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9">TIM1_UP_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c">TIM1_TRG_COM_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">USBWakeUp_IRQn</a> = 42, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2465727aec26e840077f8df9b7af33a">TIM8_BRK_IRQn</a> = 43, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af20a30306a1b6d4fc8a2da095a2ca7e9">TIM8_UP_IRQn</a> = 44, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a01458aa0285988970fb26ba382d62bcb">TIM8_TRG_COM_IRQn</a> = 45, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a> = 46, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16">ADC3_IRQn</a> = 47, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a> = 48, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a> = 49, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a> = 54, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a> = 56, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a> = 57, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a> = 58, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5">DMA2_Channel4_5_IRQn</a> = 59, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a> = 15, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a> = 19, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a> = 42, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a> = 43, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a> = 44, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a> = 45, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a> = 46, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a> = 47, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a> = 48, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a> = 49, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 54, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a> = 56, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a> = 57, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a> = 58, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a> = 59, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a> = 60, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a> = 63, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a> = 64, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a> = 65, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a> = 66, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a> = 67, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a> = 68, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a> = 69, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a> = 70, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a> = 71, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a> = 72, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a> = 73, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a> = 74, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a> = 75, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a> = 76, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a> = 77, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a86a161642b54055f9bbea3937e6352de">HASH_RNG_IRQn</a> = 80, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a> = 14, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a> = 18, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a> = 22, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a> = 26, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a> = 42, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a> = 43, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a> = 44, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a> = 45, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a> = 46, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a> = 47, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a> = 48, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a> = 49, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 54, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a> = 56, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a> = 57, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a> = 58, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a> = 59, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a> = 60, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad71328dd95461b7c55b568cf25966f6a">ETH_IRQn</a> = 61, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0485578005e12c2e2c0fb253a844ec6f">ETH_WKUP_IRQn</a> = 62, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a> = 63, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a> = 64, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a> = 65, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a> = 66, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a> = 67, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a> = 68, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a> = 69, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a> = 70, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a> = 71, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a> = 72, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a> = 73, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a> = 74, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a> = 75, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a> = 76, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a> = 77, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace3c0fc2c4d05a7c02e3c987da5bc8e8">DCMI_IRQn</a> = 78, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a86a161642b54055f9bbea3937e6352de">HASH_RNG_IRQn</a> = 80, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a> = 14, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a> = 18, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a> = 22, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a> = 26, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a> = 42, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a> = 43, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a> = 44, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a> = 45, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a> = 46, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a> = 47, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a> = 48, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a> = 49, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 54, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a> = 56, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a> = 57, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a> = 58, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a> = 59, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a> = 60, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a> = 63, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a> = 64, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a> = 65, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a> = 66, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a> = 67, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a> = 68, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a> = 69, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a> = 70, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a> = 71, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a> = 72, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a> = 73, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a> = 74, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a> = 75, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a> = 76, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a> = 77, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70c9645bf48ca539510cc8f7d974f017">CRYP_IRQn</a> = 79, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a86a161642b54055f9bbea3937e6352de">HASH_RNG_IRQn</a> = 80, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a> = 12, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a> = 16, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a> = 20, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a> = 24, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a> = 42, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a> = 43, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a> = 44, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a> = 45, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a> = 46, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a> = 47, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a> = 48, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a> = 49, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 54, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a> = 56, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a> = 57, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a> = 58, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a> = 59, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a> = 60, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad71328dd95461b7c55b568cf25966f6a">ETH_IRQn</a> = 61, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0485578005e12c2e2c0fb253a844ec6f">ETH_WKUP_IRQn</a> = 62, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a> = 63, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a> = 64, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a> = 65, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a> = 66, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a> = 67, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a> = 68, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a> = 69, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a> = 70, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a> = 71, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a> = 72, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a> = 73, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a> = 74, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a> = 75, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a> = 76, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a> = 77, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace3c0fc2c4d05a7c02e3c987da5bc8e8">DCMI_IRQn</a> = 78, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70c9645bf48ca539510cc8f7d974f017">CRYP_IRQn</a> = 79, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a86a161642b54055f9bbea3937e6352de">HASH_RNG_IRQn</a> = 80, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae64d8fb6f0a1b39a3d8ac8febc0d8b22">EXTI2_TSC_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a> = 18, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a83c774bf31025f1d73374029d6eb2176">CAN_TX_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a534671c2e3067c7b3912dbefda3e9e5c">CAN_RX0_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9aef9e4f6f534b79f7d94db2d9eb7554">CAN_RX1_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af8ae58e900d43046a6959e6d5b2f26fb">CAN_SCE_IRQn</a> = 22, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e">TIM1_BRK_TIM15_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646">TIM1_UP_TIM16_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c">TIM1_TRG_COM_TIM17_IRQn</a> = 26, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af22bf2f61dd8abc29340d0824e205f4e">TIM6_DAC1_IRQn</a> = 54, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab411cd655108f79a7648bf5067906ee2">TIM7_DAC2_IRQn</a> = 55, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a40c0519ba4c65202ea0daefff69ddb51">COMP2_IRQn</a> = 64, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3414343307c991802f031db26cc6ced7">COMP4_6_IRQn</a> = 65, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a> = 81, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae64d8fb6f0a1b39a3d8ac8febc0d8b22">EXTI2_TSC_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add384edef6c435256f7e329705db8aec">USB_HP_CAN_TX_IRQn</a> = 19, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3c4614af21cefcc96745c51674708fd6">USB_LP_CAN_RX0_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9aef9e4f6f534b79f7d94db2d9eb7554">CAN_RX1_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af8ae58e900d43046a6959e6d5b2f26fb">CAN_SCE_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e">TIM1_BRK_TIM15_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646">TIM1_UP_TIM16_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c">TIM1_TRG_COM_TIM17_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">USBWakeUp_IRQn</a> = 42, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2465727aec26e840077f8df9b7af33a">TIM8_BRK_IRQn</a> = 43, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af20a30306a1b6d4fc8a2da095a2ca7e9">TIM8_UP_IRQn</a> = 44, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a01458aa0285988970fb26ba382d62bcb">TIM8_TRG_COM_IRQn</a> = 45, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a> = 46, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16">ADC3_IRQn</a> = 47, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 54, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a> = 56, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a> = 57, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a> = 58, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0">DMA2_Channel4_IRQn</a> = 59, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a">DMA2_Channel5_IRQn</a> = 60, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a29a04dd95a3e2171d4617f62c483ac10">ADC4_IRQn</a> = 61, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c2b634ac34db4d43de6f33e35c6ee7">COMP1_2_3_IRQn</a> = 64, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af4526f84656f8c4ed6d47b8dc068a07b">COMP4_5_6_IRQn</a> = 65, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8accfc1158681f63122ae21428eed0b198">COMP7_IRQn</a> = 66, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76">USB_HP_IRQn</a> = 74, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec">USB_LP_IRQn</a> = 75, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0440e06117807856fd605c830cd4b8cf">USBWakeUp_RMP_IRQn</a> = 76, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a> = 81, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae64d8fb6f0a1b39a3d8ac8febc0d8b22">EXTI2_TSC_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add384edef6c435256f7e329705db8aec">USB_HP_CAN_TX_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3c4614af21cefcc96745c51674708fd6">USB_LP_CAN_RX0_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9aef9e4f6f534b79f7d94db2d9eb7554">CAN_RX1_IRQn</a> = 21, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af8ae58e900d43046a6959e6d5b2f26fb">CAN_SCE_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e">TIM1_BRK_TIM15_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646">TIM1_UP_TIM16_IRQn</a> = 25, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c">TIM1_TRG_COM_TIM17_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">USBWakeUp_IRQn</a> = 42, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2465727aec26e840077f8df9b7af33a">TIM8_BRK_IRQn</a> = 43, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af20a30306a1b6d4fc8a2da095a2ca7e9">TIM8_UP_IRQn</a> = 44, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a01458aa0285988970fb26ba382d62bcb">TIM8_TRG_COM_IRQn</a> = 45, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a> = 46, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16">ADC3_IRQn</a> = 47, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b">FMC_IRQn</a> = 48, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 54, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a> = 56, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a> = 57, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a> = 58, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0">DMA2_Channel4_IRQn</a> = 59, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a">DMA2_Channel5_IRQn</a> = 60, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a29a04dd95a3e2171d4617f62c483ac10">ADC4_IRQn</a> = 61, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c2b634ac34db4d43de6f33e35c6ee7">COMP1_2_3_IRQn</a> = 64, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af4526f84656f8c4ed6d47b8dc068a07b">COMP4_5_6_IRQn</a> = 65, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8accfc1158681f63122ae21428eed0b198">COMP7_IRQn</a> = 66, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a> = 72, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a> = 73, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76">USB_HP_IRQn</a> = 74, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec">USB_LP_IRQn</a> = 75, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0440e06117807856fd605c830cd4b8cf">USBWakeUp_RMP_IRQn</a> = 76, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a712f9f070e28fed6edf2960f6a190bc3">TIM20_BRK_IRQn</a> = 77, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee261b0c14a6c9d8a2d4fb18ee36fc46">TIM20_UP_IRQn</a> = 78, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae03fe038909b316f97b5f08b16820a27">TIM20_TRG_COM_IRQn</a> = 79, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa87b34bde53728c6769a4f531a2ff61d">TIM20_CC_IRQn</a> = 80, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a> = 81, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1">SPI4_IRQn</a> = 84, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae64d8fb6f0a1b39a3d8ac8febc0d8b22">EXTI2_TSC_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a83c774bf31025f1d73374029d6eb2176">CAN_TX_IRQn</a> = 19, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a534671c2e3067c7b3912dbefda3e9e5c">CAN_RX0_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9aef9e4f6f534b79f7d94db2d9eb7554">CAN_RX1_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af8ae58e900d43046a6959e6d5b2f26fb">CAN_SCE_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e">TIM1_BRK_TIM15_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646">TIM1_UP_TIM16_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c">TIM1_TRG_COM_TIM17_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af22bf2f61dd8abc29340d0824e205f4e">TIM6_DAC1_IRQn</a> = 54, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab411cd655108f79a7648bf5067906ee2">TIM7_DAC2_IRQn</a> = 55, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a40c0519ba4c65202ea0daefff69ddb51">COMP2_IRQn</a> = 64, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3414343307c991802f031db26cc6ced7">COMP4_6_IRQn</a> = 65, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b978110864579ba10f940b7df51cccc">HRTIM1_Master_IRQn</a> = 67, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a973dd47d56931829ab3a6df0cca6f5fd">HRTIM1_TIMA_IRQn</a> = 68, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12f4da1d5067b86e3133a6cf9d060817">HRTIM1_TIMB_IRQn</a> = 69, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abcbb84b9bea44c27220e07bd6bf77c1f">HRTIM1_TIMC_IRQn</a> = 70, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb075f2d3fd2249f11f598cfb06e34dd">HRTIM1_TIMD_IRQn</a> = 71, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee9cb26353d0038254be1d089df2be0e">HRTIM1_TIME_IRQn</a> = 72, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4aa636e8851d8aff81131064af5c3519">HRTIM1_FLT_IRQn</a> = 73, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a> = 81, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a> = 13, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a> = 17, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a> = 25, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a> = 42, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a> = 47, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a> = 49, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a> = 56, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a> = 57, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a> = 58, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a> = 59, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a> = 60, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a> = 67, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a> = 68, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a> = 69, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a> = 70, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a> = 71, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a> = 72, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a> = 73, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a> = 81, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1">SPI4_IRQn</a> = 84, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a> = 13, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a> = 17, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a> = 21, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a> = 25, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a> = 42, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a> = 43, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a> = 44, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a> = 45, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a> = 46, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a> = 47, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a> = 48, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a> = 49, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 54, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a> = 56, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a> = 57, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a> = 58, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a> = 59, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a> = 60, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad71328dd95461b7c55b568cf25966f6a">ETH_IRQn</a> = 61, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0485578005e12c2e2c0fb253a844ec6f">ETH_WKUP_IRQn</a> = 62, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a> = 63, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a> = 64, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a> = 65, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a> = 66, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a> = 67, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a> = 68, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a> = 69, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a> = 70, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a> = 71, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a> = 72, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a> = 73, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a> = 74, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a> = 75, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a> = 76, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a> = 77, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace3c0fc2c4d05a7c02e3c987da5bc8e8">DCMI_IRQn</a> = 78, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a86a161642b54055f9bbea3937e6352de">HASH_RNG_IRQn</a> = 80, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a> = 81, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a> = 12, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a> = 16, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a> = 20, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a> = 24, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a> = 42, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a> = 43, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a> = 44, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a> = 45, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a> = 46, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a> = 47, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a> = 48, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a> = 49, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 54, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a> = 56, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a> = 57, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a> = 58, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a> = 59, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a> = 60, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a> = 63, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a> = 64, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a> = 65, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a> = 66, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a> = 67, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a> = 68, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a> = 69, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a> = 70, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a> = 71, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a> = 72, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a> = 73, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a> = 74, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a> = 75, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a> = 76, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a> = 77, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70c9645bf48ca539510cc8f7d974f017">CRYP_IRQn</a> = 79, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a86a161642b54055f9bbea3937e6352de">HASH_RNG_IRQn</a> = 80, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a> = 81, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a> = 13, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a> = 17, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a> = 21, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a> = 25, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a> = 42, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a> = 43, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a> = 44, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a> = 45, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a> = 46, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a> = 47, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b">FMC_IRQn</a> = 48, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a> = 49, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 54, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a> = 56, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a> = 57, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a> = 58, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a> = 59, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a> = 60, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a> = 63, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a> = 64, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a> = 65, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a> = 66, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a> = 67, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a> = 68, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a> = 69, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a> = 70, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a> = 71, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a> = 72, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a> = 73, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a> = 74, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a> = 75, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a> = 76, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a> = 77, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace3c0fc2c4d05a7c02e3c987da5bc8e8">DCMI_IRQn</a> = 78, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a> = 81, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1">SPI4_IRQn</a> = 84, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da">SAI1_IRQn</a> = 87, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb6512c897a27e0eb1da361bce1597be">SAI2_IRQn</a> = 91, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a615a2f7413c59e89926c5e165b33262e">QUADSPI_IRQn</a> = 92, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a89f6adffcb926f8a420923833e3cbc7b">CEC_IRQn</a> = 93, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a196c40800f5aff0af71e5fc9d7ff11b9">SPDIF_RX_IRQn</a> = 94, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9ea903d536521f9b94e5d0d538ca501">FMPI2C1_EV_IRQn</a> = 95, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7864e18739e921e82f8b0e18cdafe2c0">FMPI2C1_ER_IRQn</a> = 96
<br />
 }<tr class="memdesc:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32F0xx Interrupt Number Definition, according to the selected device in Library_configuration_section.  <a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CMSIS Cortex-M0 Device Peripheral Access Layer Header File. This file contains all the peripheral register's definitions, bits definitions and memory mapping for STM32F0xx devices. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section version"><dt>Version</dt><dd>V2.2.3 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>29-January-2016 This file contains:<ul>
<li>Data structures and the address mapping for all peripherals</li>
<li>Peripheral's registers declarations and bits definition</li>
<li>Macros to access peripherals registers hardware</li>
</ul>
</dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>

<p class="definition">Definition in file <a class="el" href="stm32f072xb_8h_source.html">stm32f072xb.h</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:30 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
