<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MdePkg/Include/Register/Intel/Msr/SkylakeMsr.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_skylake_msr_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SkylakeMsr.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_TURBO_RATIO_LIMIT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_o_w_e_r___c_t_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_POWER_CTL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_s_e_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS_RESET_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___s_e_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS_SET_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_e_b_s___f_r_o_n_t_e_n_d___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PEBS_FRONTEND_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_l_a_t_f_o_r_m___e_n_e_r_g_y___c_o_u_n_t_e_r___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PLATFORM_ENERGY_COUNTER_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_k_g___h_d_c___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PKG_HDC_CONFIG_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_l_a_t_f_o_r_m___p_o_w_e_r___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PLATFORM_POWER_LIMIT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___g_r_a_p_h_i_c_s___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_GRAPHICS_PERF_LIMIT_REASONS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___r_i_n_g___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_RING_PERF_LIMIT_REASONS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___p_e_r_f___f_i_x_e_d___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNC_PERF_FIXED_CTRL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___p_e_r_f___f_i_x_e_d___c_t_r___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNC_PERF_FIXED_CTR_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___c_b_o___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNC_CBO_CONFIG_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___p_e_r_f___g_l_o_b_a_l___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNC_PERF_GLOBAL_CTRL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNC_PERF_GLOBAL_STATUS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___t_r_a_c_e___h_u_b___s_t_h___a_c_p_i_b_a_r___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_TRACE_HUB_STH_ACPIBAR_BASE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_r_m_r_r___p_h_y_s___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PRMRR_PHYS_BASE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_r_m_r_r___p_h_y_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PRMRR_PHYS_MASK_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_r_m_r_r___v_a_l_i_d___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PRMRR_VALID_CONFIG_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c_o_r_e___p_r_m_r_r___p_h_y_s___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNCORE_PRMRR_PHYS_BASE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c_o_r_e___p_r_m_r_r___p_h_y_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNCORE_PRMRR_PHYS_MASK_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___r_i_n_g___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_RING_RATIO_LIMIT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___b_r___d_e_t_e_c_t___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_BR_DETECT_CTRL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___b_r___d_e_t_e_c_t___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_BR_DETECT_STATUS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_p_i_n___c_t_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PPIN_CTL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PLATFORM_INFO_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PKG_CST_CONFIG_CONTROL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___m_c_g___c_a_p___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_MCG_CAP_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_SMM_MCA_CAP_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_TEMPERATURE_TARGET_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___c_o_r_e_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_TURBO_RATIO_LIMIT_CORES_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_RAPL_POWER_UNIT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___d_r_a_m___e_n_e_r_g_y___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_DRAM_ENERGY_STATUS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___m_s_r_u_n_c_o_r_e___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_MSRUNCORE_RATIO_LIMIT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___q_m___e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_QM_EVTSEL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___p_q_r___a_s_s_o_c___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_PQR_ASSOC_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_L3_QOS_MASK_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6b0e601f9797aad7e6864657dee61e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a6b0e601f9797aad7e6864657dee61e53">IS_SKYLAKE_PROCESSOR</a>(DisplayFamily, DisplayModel)</td></tr>
<tr class="separator:a6b0e601f9797aad7e6864657dee61e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73e20b4e08a4b8273de985acab9999c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a73e20b4e08a4b8273de985acab9999c1">MSR_SKYLAKE_TURBO_RATIO_LIMIT</a>&#160;&#160;&#160;0x000001AD</td></tr>
<tr class="separator:a73e20b4e08a4b8273de985acab9999c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada00ed7250d3baf00c717039f7567c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#ada00ed7250d3baf00c717039f7567c1d">MSR_SKYLAKE_LASTBRANCH_TOS</a>&#160;&#160;&#160;0x000001C9</td></tr>
<tr class="separator:ada00ed7250d3baf00c717039f7567c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91d965fa1cc6b90916dc662af237f349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a91d965fa1cc6b90916dc662af237f349">MSR_SKYLAKE_POWER_CTL</a>&#160;&#160;&#160;0x000001FC</td></tr>
<tr class="separator:a91d965fa1cc6b90916dc662af237f349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ca60df289a4f9766fdbdf33a008d8a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a1ca60df289a4f9766fdbdf33a008d8a9">MSR_SKYLAKE_SGXOWNEREPOCH0</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr class="separator:a1ca60df289a4f9766fdbdf33a008d8a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83da08b2d1e57a627a69e38c5d6007ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a83da08b2d1e57a627a69e38c5d6007ad">MSR_SKYLAKE_SGXOWNER0</a>&#160;&#160;&#160;<a class="el" href="_skylake_msr_8h.html#a1ca60df289a4f9766fdbdf33a008d8a9">MSR_SKYLAKE_SGXOWNEREPOCH0</a></td></tr>
<tr class="separator:a83da08b2d1e57a627a69e38c5d6007ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a372c532e2dce923477a73a450e80ac4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a372c532e2dce923477a73a450e80ac4e">MSR_SKYLAKE_SGXOWNEREPOCH1</a>&#160;&#160;&#160;0x00000301</td></tr>
<tr class="separator:a372c532e2dce923477a73a450e80ac4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef9f8d7b2de25ac87ab244af31e8a6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#aef9f8d7b2de25ac87ab244af31e8a6e8">MSR_SKYLAKE_SGXOWNER1</a>&#160;&#160;&#160;<a class="el" href="_skylake_msr_8h.html#a372c532e2dce923477a73a450e80ac4e">MSR_SKYLAKE_SGXOWNEREPOCH1</a></td></tr>
<tr class="separator:aef9f8d7b2de25ac87ab244af31e8a6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4972219e4d3b17f37e6a0fbb59dea53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#af4972219e4d3b17f37e6a0fbb59dea53">MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS</a>&#160;&#160;&#160;0x0000038E</td></tr>
<tr class="separator:af4972219e4d3b17f37e6a0fbb59dea53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc8e680b65ddaff4dac34850e0b8fb8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#acc8e680b65ddaff4dac34850e0b8fb8a">MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS_RESET</a>&#160;&#160;&#160;0x00000390</td></tr>
<tr class="separator:acc8e680b65ddaff4dac34850e0b8fb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00a7448bbded9002a26dfd79c8da9e2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a00a7448bbded9002a26dfd79c8da9e2a">MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS_SET</a>&#160;&#160;&#160;0x00000391</td></tr>
<tr class="separator:a00a7448bbded9002a26dfd79c8da9e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00bb34666e29015238d6c7510b1dfc5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a00bb34666e29015238d6c7510b1dfc5b">MSR_SKYLAKE_PEBS_FRONTEND</a>&#160;&#160;&#160;0x000003F7</td></tr>
<tr class="separator:a00bb34666e29015238d6c7510b1dfc5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2200aed25725f014d61e6c8e018a17c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a2200aed25725f014d61e6c8e018a17c6">MSR_SKYLAKE_PP0_ENERGY_STATUS</a>&#160;&#160;&#160;0x00000639</td></tr>
<tr class="separator:a2200aed25725f014d61e6c8e018a17c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa103728a9a0713391a355158aa4a26df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#aa103728a9a0713391a355158aa4a26df">MSR_SKYLAKE_PLATFORM_ENERGY_COUNTER</a>&#160;&#160;&#160;0x0000064D</td></tr>
<tr class="separator:aa103728a9a0713391a355158aa4a26df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa11a0348c1ed436da640b7300fab3280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#aa11a0348c1ed436da640b7300fab3280">MSR_SKYLAKE_PPERF</a>&#160;&#160;&#160;0x0000064E</td></tr>
<tr class="separator:aa11a0348c1ed436da640b7300fab3280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93025ac8c09f28cf235f03e63b83c603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a93025ac8c09f28cf235f03e63b83c603">MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS</a>&#160;&#160;&#160;0x0000064F</td></tr>
<tr class="separator:a93025ac8c09f28cf235f03e63b83c603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9aa06eeef464ed4204c00e4b04958c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#aa9aa06eeef464ed4204c00e4b04958c8">MSR_SKYLAKE_PKG_HDC_CONFIG</a>&#160;&#160;&#160;0x00000652</td></tr>
<tr class="separator:aa9aa06eeef464ed4204c00e4b04958c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b06704c1d2013857194930c836a75e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a9b06704c1d2013857194930c836a75e2">MSR_SKYLAKE_CORE_HDC_RESIDENCY</a>&#160;&#160;&#160;0x00000653</td></tr>
<tr class="separator:a9b06704c1d2013857194930c836a75e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa476fa536b01b715aa391a94670fc8a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#aa476fa536b01b715aa391a94670fc8a8">MSR_SKYLAKE_PKG_HDC_SHALLOW_RESIDENCY</a>&#160;&#160;&#160;0x00000655</td></tr>
<tr class="separator:aa476fa536b01b715aa391a94670fc8a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66bdb826cc4305396bcb8e84bdcf896f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a66bdb826cc4305396bcb8e84bdcf896f">MSR_SKYLAKE_PKG_HDC_DEEP_RESIDENCY</a>&#160;&#160;&#160;0x00000656</td></tr>
<tr class="separator:a66bdb826cc4305396bcb8e84bdcf896f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a708c21cdae859821483fcdb8be2931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a1a708c21cdae859821483fcdb8be2931">MSR_SKYLAKE_WEIGHTED_CORE_C0</a>&#160;&#160;&#160;0x00000658</td></tr>
<tr class="separator:a1a708c21cdae859821483fcdb8be2931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8a850d8df81c5a41ebedb223334ae3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#ae8a850d8df81c5a41ebedb223334ae3c">MSR_SKYLAKE_ANY_CORE_C0</a>&#160;&#160;&#160;0x00000659</td></tr>
<tr class="separator:ae8a850d8df81c5a41ebedb223334ae3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b337da8244331db0aecd83d856e64ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a2b337da8244331db0aecd83d856e64ed">MSR_SKYLAKE_ANY_GFXE_C0</a>&#160;&#160;&#160;0x0000065A</td></tr>
<tr class="separator:a2b337da8244331db0aecd83d856e64ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a639516cb3097d32e7ef80d742a9aeeb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a639516cb3097d32e7ef80d742a9aeeb2">MSR_SKYLAKE_CORE_GFXE_OVERLAP_C0</a>&#160;&#160;&#160;0x0000065B</td></tr>
<tr class="separator:a639516cb3097d32e7ef80d742a9aeeb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528c38f8bac415f3b0ebd8f6849b6b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a528c38f8bac415f3b0ebd8f6849b6b11">MSR_SKYLAKE_PLATFORM_POWER_LIMIT</a>&#160;&#160;&#160;0x0000065C</td></tr>
<tr class="separator:a528c38f8bac415f3b0ebd8f6849b6b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70eb858abac0e2d9e412884b949e259f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a70eb858abac0e2d9e412884b949e259f">MSR_SKYLAKE_GRAPHICS_PERF_LIMIT_REASONS</a>&#160;&#160;&#160;0x000006B0</td></tr>
<tr class="separator:a70eb858abac0e2d9e412884b949e259f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe3e6ac2270899e5661d0d813f618dda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#afe3e6ac2270899e5661d0d813f618dda">MSR_SKYLAKE_RING_PERF_LIMIT_REASONS</a>&#160;&#160;&#160;0x000006B1</td></tr>
<tr class="separator:afe3e6ac2270899e5661d0d813f618dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d2c894960dfbd61004ef0faf3b5ede6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a7d2c894960dfbd61004ef0faf3b5ede6">MSR_SKYLAKE_UNC_PERF_FIXED_CTRL</a>&#160;&#160;&#160;0x00000394</td></tr>
<tr class="separator:a7d2c894960dfbd61004ef0faf3b5ede6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12538e1641a29c9fb520324e12faf621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a12538e1641a29c9fb520324e12faf621">MSR_SKYLAKE_UNC_PERF_FIXED_CTR</a>&#160;&#160;&#160;0x00000395</td></tr>
<tr class="separator:a12538e1641a29c9fb520324e12faf621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9636ab77354be8eb64a3139f557fc59d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a9636ab77354be8eb64a3139f557fc59d">MSR_SKYLAKE_UNC_CBO_CONFIG</a>&#160;&#160;&#160;0x00000396</td></tr>
<tr class="separator:a9636ab77354be8eb64a3139f557fc59d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a72dd01f75c2867cd0347480b266251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a2a72dd01f75c2867cd0347480b266251">MSR_SKYLAKE_UNC_ARB_PERFCTR0</a>&#160;&#160;&#160;0x000003B0</td></tr>
<tr class="separator:a2a72dd01f75c2867cd0347480b266251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76c1b721457ccb6b80759d0f49a89bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a76c1b721457ccb6b80759d0f49a89bd2">MSR_SKYLAKE_UNC_ARB_PERFCTR1</a>&#160;&#160;&#160;0x000003B1</td></tr>
<tr class="separator:a76c1b721457ccb6b80759d0f49a89bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a790c7fbd38f1e427b418cafd6023a983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a790c7fbd38f1e427b418cafd6023a983">MSR_SKYLAKE_UNC_ARB_PERFEVTSEL0</a>&#160;&#160;&#160;0x000003B2</td></tr>
<tr class="separator:a790c7fbd38f1e427b418cafd6023a983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22e55772e102cecfa98d8a94897eaa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#ab22e55772e102cecfa98d8a94897eaa0">MSR_SKYLAKE_UNC_ARB_PERFEVTSEL1</a>&#160;&#160;&#160;0x000003B3</td></tr>
<tr class="separator:ab22e55772e102cecfa98d8a94897eaa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a206eeda08a3b9a500dead6260de8589b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a206eeda08a3b9a500dead6260de8589b">MSR_SKYLAKE_UNC_CBO_0_PERFEVTSEL0</a>&#160;&#160;&#160;0x00000700</td></tr>
<tr class="separator:a206eeda08a3b9a500dead6260de8589b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31151da925d432e369b7065576347d57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a31151da925d432e369b7065576347d57">MSR_SKYLAKE_UNC_CBO_0_PERFEVTSEL1</a>&#160;&#160;&#160;0x00000701</td></tr>
<tr class="separator:a31151da925d432e369b7065576347d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6384934b8e761f691c36ba35735728f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#ad6384934b8e761f691c36ba35735728f">MSR_SKYLAKE_UNC_CBO_0_PERFCTR0</a>&#160;&#160;&#160;0x00000706</td></tr>
<tr class="separator:ad6384934b8e761f691c36ba35735728f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71baca78526aa622b4924a2e892b9886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a71baca78526aa622b4924a2e892b9886">MSR_SKYLAKE_UNC_CBO_0_PERFCTR1</a>&#160;&#160;&#160;0x00000707</td></tr>
<tr class="separator:a71baca78526aa622b4924a2e892b9886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdd53d82c117a9839a64ccfca3ece0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#abdd53d82c117a9839a64ccfca3ece0ee">MSR_SKYLAKE_UNC_CBO_1_PERFEVTSEL0</a>&#160;&#160;&#160;0x00000710</td></tr>
<tr class="separator:abdd53d82c117a9839a64ccfca3ece0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73b0a73c211062889ae5d84c746dbafe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a73b0a73c211062889ae5d84c746dbafe">MSR_SKYLAKE_UNC_CBO_1_PERFEVTSEL1</a>&#160;&#160;&#160;0x00000711</td></tr>
<tr class="separator:a73b0a73c211062889ae5d84c746dbafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bdd3a01a0a082e75bbb8e4076bbcf91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a3bdd3a01a0a082e75bbb8e4076bbcf91">MSR_SKYLAKE_UNC_CBO_1_PERFCTR0</a>&#160;&#160;&#160;0x00000716</td></tr>
<tr class="separator:a3bdd3a01a0a082e75bbb8e4076bbcf91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2c4461b60e77f5f13d55e8baba810a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#aa2c4461b60e77f5f13d55e8baba810a8">MSR_SKYLAKE_UNC_CBO_1_PERFCTR1</a>&#160;&#160;&#160;0x00000717</td></tr>
<tr class="separator:aa2c4461b60e77f5f13d55e8baba810a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d3e35a3b3e003d21e6ddc8c9f222015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a9d3e35a3b3e003d21e6ddc8c9f222015">MSR_SKYLAKE_UNC_CBO_2_PERFEVTSEL0</a>&#160;&#160;&#160;0x00000720</td></tr>
<tr class="separator:a9d3e35a3b3e003d21e6ddc8c9f222015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26b3d141b6d76a553146947c313345dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a26b3d141b6d76a553146947c313345dd">MSR_SKYLAKE_UNC_CBO_2_PERFEVTSEL1</a>&#160;&#160;&#160;0x00000721</td></tr>
<tr class="separator:a26b3d141b6d76a553146947c313345dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac896b8cea1d522d4f118f50452bef4ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#ac896b8cea1d522d4f118f50452bef4ea">MSR_SKYLAKE_UNC_CBO_2_PERFCTR0</a>&#160;&#160;&#160;0x00000726</td></tr>
<tr class="separator:ac896b8cea1d522d4f118f50452bef4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9872773786aa127ab93c5bf59a694a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a9872773786aa127ab93c5bf59a694a96">MSR_SKYLAKE_UNC_CBO_2_PERFCTR1</a>&#160;&#160;&#160;0x00000727</td></tr>
<tr class="separator:a9872773786aa127ab93c5bf59a694a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24f13a11e0a224ad67716b08b6cede2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#af24f13a11e0a224ad67716b08b6cede2">MSR_SKYLAKE_UNC_CBO_3_PERFEVTSEL0</a>&#160;&#160;&#160;0x00000730</td></tr>
<tr class="separator:af24f13a11e0a224ad67716b08b6cede2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a414cb7a0680fcf94d461ef72d74bfdd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a414cb7a0680fcf94d461ef72d74bfdd5">MSR_SKYLAKE_UNC_CBO_3_PERFEVTSEL1</a>&#160;&#160;&#160;0x00000731</td></tr>
<tr class="separator:a414cb7a0680fcf94d461ef72d74bfdd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a429738fccc616c9fe7983e84119b7e20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a429738fccc616c9fe7983e84119b7e20">MSR_SKYLAKE_UNC_CBO_3_PERFCTR0</a>&#160;&#160;&#160;0x00000736</td></tr>
<tr class="separator:a429738fccc616c9fe7983e84119b7e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a944ebc335b97ad36ea7de69d0b054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a26a944ebc335b97ad36ea7de69d0b054">MSR_SKYLAKE_UNC_CBO_3_PERFCTR1</a>&#160;&#160;&#160;0x00000737</td></tr>
<tr class="separator:a26a944ebc335b97ad36ea7de69d0b054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d20df4b36a3bd072b030992724869b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a94d20df4b36a3bd072b030992724869b">MSR_SKYLAKE_UNC_PERF_GLOBAL_CTRL</a>&#160;&#160;&#160;0x00000E01</td></tr>
<tr class="separator:a94d20df4b36a3bd072b030992724869b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af98d60f02098793d638556a5d8e9508f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#af98d60f02098793d638556a5d8e9508f">MSR_SKYLAKE_UNC_PERF_GLOBAL_STATUS</a>&#160;&#160;&#160;0x00000E02</td></tr>
<tr class="separator:af98d60f02098793d638556a5d8e9508f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8321ed151b0e7004380464bcca830819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a8321ed151b0e7004380464bcca830819">MSR_SKYLAKE_TRACE_HUB_STH_ACPIBAR_BASE</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:a8321ed151b0e7004380464bcca830819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97f03d35a329c0271bb53bd93fb0ea42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a97f03d35a329c0271bb53bd93fb0ea42">MSR_SKYLAKE_PRMRR_PHYS_BASE</a>&#160;&#160;&#160;0x000001F4</td></tr>
<tr class="separator:a97f03d35a329c0271bb53bd93fb0ea42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac592fee36d37068fa724501825076e26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#ac592fee36d37068fa724501825076e26">MSR_SKYLAKE_PRMRR_PHYS_MASK</a>&#160;&#160;&#160;0x000001F5</td></tr>
<tr class="separator:ac592fee36d37068fa724501825076e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cd1cd5081b711ea538836759206f7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a7cd1cd5081b711ea538836759206f7a0">MSR_SKYLAKE_PRMRR_VALID_CONFIG</a>&#160;&#160;&#160;0x000001FB</td></tr>
<tr class="separator:a7cd1cd5081b711ea538836759206f7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe7bb91eddde5eb46bbcd769d1eee5fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#afe7bb91eddde5eb46bbcd769d1eee5fb">MSR_SKYLAKE_UNCORE_PRMRR_PHYS_BASE</a>&#160;&#160;&#160;0x000002F4</td></tr>
<tr class="separator:afe7bb91eddde5eb46bbcd769d1eee5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac81ab57556458dd13da74d2786d72a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#ac81ab57556458dd13da74d2786d72a4c">MSR_SKYLAKE_UNCORE_PRMRR_PHYS_MASK</a>&#160;&#160;&#160;0x000002F5</td></tr>
<tr class="separator:ac81ab57556458dd13da74d2786d72a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6db77b430de074cca2151b108b57918d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a6db77b430de074cca2151b108b57918d">MSR_SKYLAKE_RING_RATIO_LIMIT</a>&#160;&#160;&#160;0x00000620</td></tr>
<tr class="separator:a6db77b430de074cca2151b108b57918d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98b7408e232d91b8b5fcae528cac6cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a98b7408e232d91b8b5fcae528cac6cb9">MSR_SKYLAKE_BR_DETECT_CTRL</a>&#160;&#160;&#160;0x00000350</td></tr>
<tr class="separator:a98b7408e232d91b8b5fcae528cac6cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b3f59f9a5fe88d58b456f46c31b8850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a0b3f59f9a5fe88d58b456f46c31b8850">MSR_SKYLAKE_BR_DETECT_STATUS</a>&#160;&#160;&#160;0x00000351</td></tr>
<tr class="separator:a0b3f59f9a5fe88d58b456f46c31b8850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae483b9a10d8b8dc43d4f8383b197e983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#ae483b9a10d8b8dc43d4f8383b197e983">MSR_SKYLAKE_PKG_C3_RESIDENCY</a>&#160;&#160;&#160;0x000003F8</td></tr>
<tr class="separator:ae483b9a10d8b8dc43d4f8383b197e983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11c0d987bd487504ab7f537d33724a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a11c0d987bd487504ab7f537d33724a95">MSR_SKYLAKE_CORE_C1_RESIDENCY</a>&#160;&#160;&#160;0x00000660</td></tr>
<tr class="separator:a11c0d987bd487504ab7f537d33724a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34b418a9d1bd38ba29743fcfebf1cd5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a34b418a9d1bd38ba29743fcfebf1cd5c">MSR_SKYLAKE_CORE_C3_RESIDENCY</a>&#160;&#160;&#160;0x00000662</td></tr>
<tr class="separator:a34b418a9d1bd38ba29743fcfebf1cd5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdb370099e33f81fc4bc3461f32472d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#acdb370099e33f81fc4bc3461f32472d7">MSR_SKYLAKE_PPIN_CTL</a>&#160;&#160;&#160;0x0000004E</td></tr>
<tr class="separator:acdb370099e33f81fc4bc3461f32472d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad61e221155ee8dd9d86fd5708d86be6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#ad61e221155ee8dd9d86fd5708d86be6c">MSR_SKYLAKE_PPIN</a>&#160;&#160;&#160;0x0000004F</td></tr>
<tr class="separator:ad61e221155ee8dd9d86fd5708d86be6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a326a78cb3910bd8ce3694c114341d8be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a326a78cb3910bd8ce3694c114341d8be">MSR_SKYLAKE_PLATFORM_INFO</a>&#160;&#160;&#160;0x000000CE</td></tr>
<tr class="separator:a326a78cb3910bd8ce3694c114341d8be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab508ef3540abba0692528b5140615c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#ab508ef3540abba0692528b5140615c5a">MSR_SKYLAKE_PKG_CST_CONFIG_CONTROL</a>&#160;&#160;&#160;0x000000E2</td></tr>
<tr class="separator:ab508ef3540abba0692528b5140615c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f7baa34b117cb4253c90018eb5b282f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a1f7baa34b117cb4253c90018eb5b282f">MSR_SKYLAKE_IA32_MCG_CAP</a>&#160;&#160;&#160;0x00000179</td></tr>
<tr class="separator:a1f7baa34b117cb4253c90018eb5b282f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4318c11b36e217183804471e942b0abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a4318c11b36e217183804471e942b0abd">MSR_SKYLAKE_SMM_MCA_CAP</a>&#160;&#160;&#160;0x0000017D</td></tr>
<tr class="separator:a4318c11b36e217183804471e942b0abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52f9d36b68cd6644dd711aacef6c683d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a52f9d36b68cd6644dd711aacef6c683d">MSR_SKYLAKE_TEMPERATURE_TARGET</a>&#160;&#160;&#160;0x000001A2</td></tr>
<tr class="separator:a52f9d36b68cd6644dd711aacef6c683d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50dd243afbd6e2cf0150941f25ec8c72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a50dd243afbd6e2cf0150941f25ec8c72">MSR_SKYLAKE_TURBO_RATIO_LIMIT_CORES</a>&#160;&#160;&#160;0x000001AE</td></tr>
<tr class="separator:a50dd243afbd6e2cf0150941f25ec8c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a9c0211d47690c309e43284c0306741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a9a9c0211d47690c309e43284c0306741">MSR_SKYLAKE_RAPL_POWER_UNIT</a>&#160;&#160;&#160;0x00000606</td></tr>
<tr class="separator:a9a9c0211d47690c309e43284c0306741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff8647bab410ccddfbf42fc0393f944e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#aff8647bab410ccddfbf42fc0393f944e">MSR_SKYLAKE_DRAM_POWER_LIMIT</a>&#160;&#160;&#160;0x00000618</td></tr>
<tr class="separator:aff8647bab410ccddfbf42fc0393f944e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25110be563e35e7b04bef1bd52fcbd7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a25110be563e35e7b04bef1bd52fcbd7a">MSR_SKYLAKE_DRAM_ENERGY_STATUS</a>&#160;&#160;&#160;0x00000619</td></tr>
<tr class="separator:a25110be563e35e7b04bef1bd52fcbd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16eeb1058779db0a11589d13f43ca7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a16eeb1058779db0a11589d13f43ca7a9">MSR_SKYLAKE_DRAM_PERF_STATUS</a>&#160;&#160;&#160;0x0000061B</td></tr>
<tr class="separator:a16eeb1058779db0a11589d13f43ca7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17a7f634a441fc6cc5833f5bbc1b7f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a17a7f634a441fc6cc5833f5bbc1b7f95">MSR_SKYLAKE_DRAM_POWER_INFO</a>&#160;&#160;&#160;0x0000061C</td></tr>
<tr class="separator:a17a7f634a441fc6cc5833f5bbc1b7f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73445a13a33c1b79b382ef17ac36a6f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a73445a13a33c1b79b382ef17ac36a6f9">MSR_SKYLAKE_MSRUNCORE_RATIO_LIMIT</a>&#160;&#160;&#160;0x00000620</td></tr>
<tr class="separator:a73445a13a33c1b79b382ef17ac36a6f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2200aed25725f014d61e6c8e018a17c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a2200aed25725f014d61e6c8e018a17c6">MSR_SKYLAKE_PP0_ENERGY_STATUS</a>&#160;&#160;&#160;0x00000639</td></tr>
<tr class="separator:a2200aed25725f014d61e6c8e018a17c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a744b98c8ea7f6c90981f52c75000a08d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a744b98c8ea7f6c90981f52c75000a08d">MSR_SKYLAKE_IA32_QM_EVTSEL</a>&#160;&#160;&#160;0x00000C8D</td></tr>
<tr class="separator:a744b98c8ea7f6c90981f52c75000a08d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcada70d926cad6902b28a07934f1588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#afcada70d926cad6902b28a07934f1588">MSR_SKYLAKE_IA32_PQR_ASSOC</a>&#160;&#160;&#160;0x00000C8F</td></tr>
<tr class="separator:afcada70d926cad6902b28a07934f1588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a923abf3ae88b37bf0a86957c195adee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a923abf3ae88b37bf0a86957c195adee4">MSR_SKYLAKE_IA32_L3_QOS_MASK_0</a>&#160;&#160;&#160;0x00000C90</td></tr>
<tr class="separator:a923abf3ae88b37bf0a86957c195adee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a836772d7ab5432b331dde37c0c2f6d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a836772d7ab5432b331dde37c0c2f6d42">MSR_SKYLAKE_IA32_L3_QOS_MASK_1</a>&#160;&#160;&#160;0x00000C91</td></tr>
<tr class="separator:a836772d7ab5432b331dde37c0c2f6d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb4cff6c5fcda4e4e7008d4943ff6cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#afb4cff6c5fcda4e4e7008d4943ff6cf3">MSR_SKYLAKE_IA32_L3_QOS_MASK_2</a>&#160;&#160;&#160;0x00000C92</td></tr>
<tr class="separator:afb4cff6c5fcda4e4e7008d4943ff6cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a667f85d846082c58d27cd5ab96c1ca43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a667f85d846082c58d27cd5ab96c1ca43">MSR_SKYLAKE_IA32_L3_QOS_MASK_3</a>&#160;&#160;&#160;0x00000C93</td></tr>
<tr class="separator:a667f85d846082c58d27cd5ab96c1ca43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e4dd60c7ee3fefb9158b6d19b313b8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a4e4dd60c7ee3fefb9158b6d19b313b8a">MSR_SKYLAKE_IA32_L3_QOS_MASK_4</a>&#160;&#160;&#160;0x00000C94</td></tr>
<tr class="separator:a4e4dd60c7ee3fefb9158b6d19b313b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5a28bbf2e2f79e76d6b95e9c9af52da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#af5a28bbf2e2f79e76d6b95e9c9af52da">MSR_SKYLAKE_IA32_L3_QOS_MASK_5</a>&#160;&#160;&#160;0x00000C95</td></tr>
<tr class="separator:af5a28bbf2e2f79e76d6b95e9c9af52da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa34f5992afcfc20ec2272c3d1376c467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#aa34f5992afcfc20ec2272c3d1376c467">MSR_SKYLAKE_IA32_L3_QOS_MASK_6</a>&#160;&#160;&#160;0x00000C96</td></tr>
<tr class="separator:aa34f5992afcfc20ec2272c3d1376c467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a957137903f19d84ea512cf801a6707cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a957137903f19d84ea512cf801a6707cb">MSR_SKYLAKE_IA32_L3_QOS_MASK_7</a>&#160;&#160;&#160;0x00000C97</td></tr>
<tr class="separator:a957137903f19d84ea512cf801a6707cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61952accff740649e0fe896867c078d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a61952accff740649e0fe896867c078d1">MSR_SKYLAKE_IA32_L3_QOS_MASK_8</a>&#160;&#160;&#160;0x00000C98</td></tr>
<tr class="separator:a61952accff740649e0fe896867c078d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a445dbfbe7a80de153163e7c06f5cb7d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a445dbfbe7a80de153163e7c06f5cb7d2">MSR_SKYLAKE_IA32_L3_QOS_MASK_9</a>&#160;&#160;&#160;0x00000C99</td></tr>
<tr class="separator:a445dbfbe7a80de153163e7c06f5cb7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8a748742e44c26f7583ef470357bc8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#ac8a748742e44c26f7583ef470357bc8e">MSR_SKYLAKE_IA32_L3_QOS_MASK_10</a>&#160;&#160;&#160;0x00000C9A</td></tr>
<tr class="separator:ac8a748742e44c26f7583ef470357bc8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abad1052eb5f998f2f6bc0bcf68e18d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#abad1052eb5f998f2f6bc0bcf68e18d53">MSR_SKYLAKE_IA32_L3_QOS_MASK_11</a>&#160;&#160;&#160;0x00000C9B</td></tr>
<tr class="separator:abad1052eb5f998f2f6bc0bcf68e18d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e6a8446ab991be2bf175070ae9a7cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a1e6a8446ab991be2bf175070ae9a7cc9">MSR_SKYLAKE_IA32_L3_QOS_MASK_12</a>&#160;&#160;&#160;0x00000C9C</td></tr>
<tr class="separator:a1e6a8446ab991be2bf175070ae9a7cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6534e7cfcc4b9bd2973e81d9c447e2ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a6534e7cfcc4b9bd2973e81d9c447e2ba">MSR_SKYLAKE_IA32_L3_QOS_MASK_13</a>&#160;&#160;&#160;0x00000C9D</td></tr>
<tr class="separator:a6534e7cfcc4b9bd2973e81d9c447e2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6dfc4b5825326b210956ec2d060808c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#ac6dfc4b5825326b210956ec2d060808c">MSR_SKYLAKE_IA32_L3_QOS_MASK_14</a>&#160;&#160;&#160;0x00000C9E</td></tr>
<tr class="separator:ac6dfc4b5825326b210956ec2d060808c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1528f58342aaa8f521b396ceb87dbf78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a1528f58342aaa8f521b396ceb87dbf78">MSR_SKYLAKE_IA32_L3_QOS_MASK_15</a>&#160;&#160;&#160;0x00000C9F</td></tr>
<tr class="separator:a1528f58342aaa8f521b396ceb87dbf78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a5c67f75e09e238ba708d5e889f1fa826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>&#160;&#160;&#160;0x00000690</td></tr>
<tr class="separator:a5c67f75e09e238ba708d5e889f1fa826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae01ed72dbc882569ccbeb1d7ff721212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#ae01ed72dbc882569ccbeb1d7ff721212">MSR_SKYLAKE_LASTBRANCH_17_FROM_IP</a>&#160;&#160;&#160;0x00000691</td></tr>
<tr class="separator:ae01ed72dbc882569ccbeb1d7ff721212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed430170a6f279baafd5b1bf6363f047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#aed430170a6f279baafd5b1bf6363f047">MSR_SKYLAKE_LASTBRANCH_18_FROM_IP</a>&#160;&#160;&#160;0x00000692</td></tr>
<tr class="separator:aed430170a6f279baafd5b1bf6363f047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5d193e5cc5b94f0321cb9c98fd57a03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#ab5d193e5cc5b94f0321cb9c98fd57a03">MSR_SKYLAKE_LASTBRANCH_19_FROM_IP</a>&#160;&#160;&#160;0x00000693</td></tr>
<tr class="separator:ab5d193e5cc5b94f0321cb9c98fd57a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ce653f6314fd7f5f733578a5a4d27dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a7ce653f6314fd7f5f733578a5a4d27dd">MSR_SKYLAKE_LASTBRANCH_20_FROM_IP</a>&#160;&#160;&#160;0x00000694</td></tr>
<tr class="separator:a7ce653f6314fd7f5f733578a5a4d27dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1278b3f566ff21d0facecd7d34c605bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a1278b3f566ff21d0facecd7d34c605bb">MSR_SKYLAKE_LASTBRANCH_21_FROM_IP</a>&#160;&#160;&#160;0x00000695</td></tr>
<tr class="separator:a1278b3f566ff21d0facecd7d34c605bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3d99b703d372316367eb6e7a1322529"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#ab3d99b703d372316367eb6e7a1322529">MSR_SKYLAKE_LASTBRANCH_22_FROM_IP</a>&#160;&#160;&#160;0x00000696</td></tr>
<tr class="separator:ab3d99b703d372316367eb6e7a1322529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e23ee22324177cc69865e1fa80b0196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a7e23ee22324177cc69865e1fa80b0196">MSR_SKYLAKE_LASTBRANCH_23_FROM_IP</a>&#160;&#160;&#160;0x00000697</td></tr>
<tr class="separator:a7e23ee22324177cc69865e1fa80b0196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a544eddffda7592c204945c9ab72602c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a544eddffda7592c204945c9ab72602c3">MSR_SKYLAKE_LASTBRANCH_24_FROM_IP</a>&#160;&#160;&#160;0x00000698</td></tr>
<tr class="separator:a544eddffda7592c204945c9ab72602c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adde6de5902e2b4bee9754f7434b48398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#adde6de5902e2b4bee9754f7434b48398">MSR_SKYLAKE_LASTBRANCH_25_FROM_IP</a>&#160;&#160;&#160;0x00000699</td></tr>
<tr class="separator:adde6de5902e2b4bee9754f7434b48398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ec0116456fd905b717959df25938518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a3ec0116456fd905b717959df25938518">MSR_SKYLAKE_LASTBRANCH_26_FROM_IP</a>&#160;&#160;&#160;0x0000069A</td></tr>
<tr class="separator:a3ec0116456fd905b717959df25938518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21628671c60861a5328f608465567198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a21628671c60861a5328f608465567198">MSR_SKYLAKE_LASTBRANCH_27_FROM_IP</a>&#160;&#160;&#160;0x0000069B</td></tr>
<tr class="separator:a21628671c60861a5328f608465567198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c9541eb4553d119122eabd42fe80498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a3c9541eb4553d119122eabd42fe80498">MSR_SKYLAKE_LASTBRANCH_28_FROM_IP</a>&#160;&#160;&#160;0x0000069C</td></tr>
<tr class="separator:a3c9541eb4553d119122eabd42fe80498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f8f1d0a0f044fd3e185882606c4cb39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a8f8f1d0a0f044fd3e185882606c4cb39">MSR_SKYLAKE_LASTBRANCH_29_FROM_IP</a>&#160;&#160;&#160;0x0000069D</td></tr>
<tr class="separator:a8f8f1d0a0f044fd3e185882606c4cb39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea5278ea117e904384ab22c53ba32afb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#aea5278ea117e904384ab22c53ba32afb">MSR_SKYLAKE_LASTBRANCH_30_FROM_IP</a>&#160;&#160;&#160;0x0000069E</td></tr>
<tr class="separator:aea5278ea117e904384ab22c53ba32afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e461ef25a1968e2fa86d1c50c3fb7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a77e461ef25a1968e2fa86d1c50c3fb7b">MSR_SKYLAKE_LASTBRANCH_31_FROM_IP</a>&#160;&#160;&#160;0x0000069F</td></tr>
<tr class="separator:a77e461ef25a1968e2fa86d1c50c3fb7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a03d766e1bc987bd8092c515c11d9be32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>&#160;&#160;&#160;0x000006D0</td></tr>
<tr class="separator:a03d766e1bc987bd8092c515c11d9be32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f9b78c7d5d1848f57b3db47e2fa5a40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a5f9b78c7d5d1848f57b3db47e2fa5a40">MSR_SKYLAKE_LASTBRANCH_17_TO_IP</a>&#160;&#160;&#160;0x000006D1</td></tr>
<tr class="separator:a5f9b78c7d5d1848f57b3db47e2fa5a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af375876f11c2f3291eae37a74f982af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#af375876f11c2f3291eae37a74f982af5">MSR_SKYLAKE_LASTBRANCH_18_TO_IP</a>&#160;&#160;&#160;0x000006D2</td></tr>
<tr class="separator:af375876f11c2f3291eae37a74f982af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac691e3118d983296df3e16e4950206a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#ac691e3118d983296df3e16e4950206a5">MSR_SKYLAKE_LASTBRANCH_19_TO_IP</a>&#160;&#160;&#160;0x000006D3</td></tr>
<tr class="separator:ac691e3118d983296df3e16e4950206a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae66d626c529cb696310041a0a4192ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#ae66d626c529cb696310041a0a4192ca1">MSR_SKYLAKE_LASTBRANCH_20_TO_IP</a>&#160;&#160;&#160;0x000006D4</td></tr>
<tr class="separator:ae66d626c529cb696310041a0a4192ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac411cf33dce6ed5e9f4e663024176b26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#ac411cf33dce6ed5e9f4e663024176b26">MSR_SKYLAKE_LASTBRANCH_21_TO_IP</a>&#160;&#160;&#160;0x000006D5</td></tr>
<tr class="separator:ac411cf33dce6ed5e9f4e663024176b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273c04eb22606bd2bff94fa485404185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a273c04eb22606bd2bff94fa485404185">MSR_SKYLAKE_LASTBRANCH_22_TO_IP</a>&#160;&#160;&#160;0x000006D6</td></tr>
<tr class="separator:a273c04eb22606bd2bff94fa485404185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a7335ae104b1f11f5467e65ba841c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a7a7335ae104b1f11f5467e65ba841c84">MSR_SKYLAKE_LASTBRANCH_23_TO_IP</a>&#160;&#160;&#160;0x000006D7</td></tr>
<tr class="separator:a7a7335ae104b1f11f5467e65ba841c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63874c6cd4e44fd9c4d0051cde9c6c8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a63874c6cd4e44fd9c4d0051cde9c6c8f">MSR_SKYLAKE_LASTBRANCH_24_TO_IP</a>&#160;&#160;&#160;0x000006D8</td></tr>
<tr class="separator:a63874c6cd4e44fd9c4d0051cde9c6c8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afebb33fa18f7f90976d79b77e8c85537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#afebb33fa18f7f90976d79b77e8c85537">MSR_SKYLAKE_LASTBRANCH_25_TO_IP</a>&#160;&#160;&#160;0x000006D9</td></tr>
<tr class="separator:afebb33fa18f7f90976d79b77e8c85537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b880649d026382c582d498958e47279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a8b880649d026382c582d498958e47279">MSR_SKYLAKE_LASTBRANCH_26_TO_IP</a>&#160;&#160;&#160;0x000006DA</td></tr>
<tr class="separator:a8b880649d026382c582d498958e47279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f240029afa37c062fb03a381e5f43f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a5f240029afa37c062fb03a381e5f43f8">MSR_SKYLAKE_LASTBRANCH_27_TO_IP</a>&#160;&#160;&#160;0x000006DB</td></tr>
<tr class="separator:a5f240029afa37c062fb03a381e5f43f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f2a84c39113d5f4cf52add764623230"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a5f2a84c39113d5f4cf52add764623230">MSR_SKYLAKE_LASTBRANCH_28_TO_IP</a>&#160;&#160;&#160;0x000006DC</td></tr>
<tr class="separator:a5f2a84c39113d5f4cf52add764623230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac02be92e6d9a1eb0cde0b2fd05ff4cf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#ac02be92e6d9a1eb0cde0b2fd05ff4cf7">MSR_SKYLAKE_LASTBRANCH_29_TO_IP</a>&#160;&#160;&#160;0x000006DD</td></tr>
<tr class="separator:ac02be92e6d9a1eb0cde0b2fd05ff4cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a90de673ddee78ae554d643d71caa68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a8a90de673ddee78ae554d643d71caa68">MSR_SKYLAKE_LASTBRANCH_30_TO_IP</a>&#160;&#160;&#160;0x000006DE</td></tr>
<tr class="separator:a8a90de673ddee78ae554d643d71caa68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebbb6332e526c059d5ae42bcec5c3bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#aebbb6332e526c059d5ae42bcec5c3bce">MSR_SKYLAKE_LASTBRANCH_31_TO_IP</a>&#160;&#160;&#160;0x000006DF</td></tr>
<tr class="separator:aebbb6332e526c059d5ae42bcec5c3bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a01798e9212dfc7b3d6b7a5f27b64f72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>&#160;&#160;&#160;0x00000DC0</td></tr>
<tr class="separator:a01798e9212dfc7b3d6b7a5f27b64f72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66a9b97d2250acb713516420ba30866f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a66a9b97d2250acb713516420ba30866f">MSR_SKYLAKE_LBR_INFO_1</a>&#160;&#160;&#160;0x00000DC1</td></tr>
<tr class="separator:a66a9b97d2250acb713516420ba30866f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4176933179de7c968ac73b756436592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#aa4176933179de7c968ac73b756436592">MSR_SKYLAKE_LBR_INFO_2</a>&#160;&#160;&#160;0x00000DC2</td></tr>
<tr class="separator:aa4176933179de7c968ac73b756436592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73741f287f5a35f8c196ae291f01e835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a73741f287f5a35f8c196ae291f01e835">MSR_SKYLAKE_LBR_INFO_3</a>&#160;&#160;&#160;0x00000DC3</td></tr>
<tr class="separator:a73741f287f5a35f8c196ae291f01e835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af828e6d8bb0c808bb2830e431eabcb34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#af828e6d8bb0c808bb2830e431eabcb34">MSR_SKYLAKE_LBR_INFO_4</a>&#160;&#160;&#160;0x00000DC4</td></tr>
<tr class="separator:af828e6d8bb0c808bb2830e431eabcb34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a94e956a44ebcb785605dc2cf8c0a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a4a94e956a44ebcb785605dc2cf8c0a93">MSR_SKYLAKE_LBR_INFO_5</a>&#160;&#160;&#160;0x00000DC5</td></tr>
<tr class="separator:a4a94e956a44ebcb785605dc2cf8c0a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21b3c033136e6b14c2dd5ef98ff8a52d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a21b3c033136e6b14c2dd5ef98ff8a52d">MSR_SKYLAKE_LBR_INFO_6</a>&#160;&#160;&#160;0x00000DC6</td></tr>
<tr class="separator:a21b3c033136e6b14c2dd5ef98ff8a52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a469fe23da160c5ae996bb11a229fe2ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a469fe23da160c5ae996bb11a229fe2ee">MSR_SKYLAKE_LBR_INFO_7</a>&#160;&#160;&#160;0x00000DC7</td></tr>
<tr class="separator:a469fe23da160c5ae996bb11a229fe2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd7ffc4b949170a63aaffca8d84f54b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a3fd7ffc4b949170a63aaffca8d84f54b">MSR_SKYLAKE_LBR_INFO_8</a>&#160;&#160;&#160;0x00000DC8</td></tr>
<tr class="separator:a3fd7ffc4b949170a63aaffca8d84f54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb1c01d8c40f04ace942ca7a0210d08f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#adb1c01d8c40f04ace942ca7a0210d08f">MSR_SKYLAKE_LBR_INFO_9</a>&#160;&#160;&#160;0x00000DC9</td></tr>
<tr class="separator:adb1c01d8c40f04ace942ca7a0210d08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a488edfe882f5484c392f5602326149a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a488edfe882f5484c392f5602326149a4">MSR_SKYLAKE_LBR_INFO_10</a>&#160;&#160;&#160;0x00000DCA</td></tr>
<tr class="separator:a488edfe882f5484c392f5602326149a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb0ac32f79356797eae9384d0fea6e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#aeb0ac32f79356797eae9384d0fea6e02">MSR_SKYLAKE_LBR_INFO_11</a>&#160;&#160;&#160;0x00000DCB</td></tr>
<tr class="separator:aeb0ac32f79356797eae9384d0fea6e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a72e126a9ac7790f2df197f4bc5945c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a7a72e126a9ac7790f2df197f4bc5945c">MSR_SKYLAKE_LBR_INFO_12</a>&#160;&#160;&#160;0x00000DCC</td></tr>
<tr class="separator:a7a72e126a9ac7790f2df197f4bc5945c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aaea74bad8ca05154a5e8c96151e1d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a9aaea74bad8ca05154a5e8c96151e1d5">MSR_SKYLAKE_LBR_INFO_13</a>&#160;&#160;&#160;0x00000DCD</td></tr>
<tr class="separator:a9aaea74bad8ca05154a5e8c96151e1d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6f2e8dda7c1c78b9671d8ec84855488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#af6f2e8dda7c1c78b9671d8ec84855488">MSR_SKYLAKE_LBR_INFO_14</a>&#160;&#160;&#160;0x00000DCE</td></tr>
<tr class="separator:af6f2e8dda7c1c78b9671d8ec84855488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13beabaa7e98b1cdffc2b9807875df09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a13beabaa7e98b1cdffc2b9807875df09">MSR_SKYLAKE_LBR_INFO_15</a>&#160;&#160;&#160;0x00000DCF</td></tr>
<tr class="separator:a13beabaa7e98b1cdffc2b9807875df09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a830eca1ead7cdd47fdaad5d3e355a76f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a830eca1ead7cdd47fdaad5d3e355a76f">MSR_SKYLAKE_LBR_INFO_16</a>&#160;&#160;&#160;0x00000DD0</td></tr>
<tr class="separator:a830eca1ead7cdd47fdaad5d3e355a76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11ad8526bf4a404c6b70a2954b102b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a11ad8526bf4a404c6b70a2954b102b52">MSR_SKYLAKE_LBR_INFO_17</a>&#160;&#160;&#160;0x00000DD1</td></tr>
<tr class="separator:a11ad8526bf4a404c6b70a2954b102b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50af639161d9b196afc882992633eeea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a50af639161d9b196afc882992633eeea">MSR_SKYLAKE_LBR_INFO_18</a>&#160;&#160;&#160;0x00000DD2</td></tr>
<tr class="separator:a50af639161d9b196afc882992633eeea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a450520f1e67c19eba57d28bf15d6e776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a450520f1e67c19eba57d28bf15d6e776">MSR_SKYLAKE_LBR_INFO_19</a>&#160;&#160;&#160;0x00000DD3</td></tr>
<tr class="separator:a450520f1e67c19eba57d28bf15d6e776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d1e80268c14de98b5dfad52c5a0c0ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a9d1e80268c14de98b5dfad52c5a0c0ef">MSR_SKYLAKE_LBR_INFO_20</a>&#160;&#160;&#160;0x00000DD4</td></tr>
<tr class="separator:a9d1e80268c14de98b5dfad52c5a0c0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef60c3947fb3d76ce6e1a6f80f96178d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#aef60c3947fb3d76ce6e1a6f80f96178d">MSR_SKYLAKE_LBR_INFO_21</a>&#160;&#160;&#160;0x00000DD5</td></tr>
<tr class="separator:aef60c3947fb3d76ce6e1a6f80f96178d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a000c497db97c8d73dbfe76e1d7765f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a3a000c497db97c8d73dbfe76e1d7765f">MSR_SKYLAKE_LBR_INFO_22</a>&#160;&#160;&#160;0x00000DD6</td></tr>
<tr class="separator:a3a000c497db97c8d73dbfe76e1d7765f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a477e75b7fa2a42911d71ccf7cbd3b879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a477e75b7fa2a42911d71ccf7cbd3b879">MSR_SKYLAKE_LBR_INFO_23</a>&#160;&#160;&#160;0x00000DD7</td></tr>
<tr class="separator:a477e75b7fa2a42911d71ccf7cbd3b879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b65f114e8ec6a94012829c468482b6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a2b65f114e8ec6a94012829c468482b6c">MSR_SKYLAKE_LBR_INFO_24</a>&#160;&#160;&#160;0x00000DD8</td></tr>
<tr class="separator:a2b65f114e8ec6a94012829c468482b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8046b3b7897a6582f4b72b9371b93097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a8046b3b7897a6582f4b72b9371b93097">MSR_SKYLAKE_LBR_INFO_25</a>&#160;&#160;&#160;0x00000DD9</td></tr>
<tr class="separator:a8046b3b7897a6582f4b72b9371b93097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4766fe7627f137d7ac641cb1deace08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#ad4766fe7627f137d7ac641cb1deace08">MSR_SKYLAKE_LBR_INFO_26</a>&#160;&#160;&#160;0x00000DDA</td></tr>
<tr class="separator:ad4766fe7627f137d7ac641cb1deace08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a226f356a92e3843a11a5406c6d4d2638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a226f356a92e3843a11a5406c6d4d2638">MSR_SKYLAKE_LBR_INFO_27</a>&#160;&#160;&#160;0x00000DDB</td></tr>
<tr class="separator:a226f356a92e3843a11a5406c6d4d2638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f89b669d1a0ac1f90dfd3793e9a254f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a7f89b669d1a0ac1f90dfd3793e9a254f">MSR_SKYLAKE_LBR_INFO_28</a>&#160;&#160;&#160;0x00000DDC</td></tr>
<tr class="separator:a7f89b669d1a0ac1f90dfd3793e9a254f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6decbd5f4305a88b4fb0ded2337e3817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a6decbd5f4305a88b4fb0ded2337e3817">MSR_SKYLAKE_LBR_INFO_29</a>&#160;&#160;&#160;0x00000DDD</td></tr>
<tr class="separator:a6decbd5f4305a88b4fb0ded2337e3817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c0c46b28be7682533e4eb98d612597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#a40c0c46b28be7682533e4eb98d612597">MSR_SKYLAKE_LBR_INFO_30</a>&#160;&#160;&#160;0x00000DDE</td></tr>
<tr class="separator:a40c0c46b28be7682533e4eb98d612597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeae891b258ca39d384bfb33ee69216e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_skylake_msr_8h.html#aaeae891b258ca39d384bfb33ee69216e">MSR_SKYLAKE_LBR_INFO_31</a>&#160;&#160;&#160;0x00000DDF</td></tr>
<tr class="separator:aaeae891b258ca39d384bfb33ee69216e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSR Definitions for Intel processors based on the Skylake/Kabylake/Coffeelake/Cannonlake microarchitecture.</p>
<p>Provides defines for Machine Specific Registers(MSR) indexes. Data structures are provided for MSRs that contain one or more bit fields. If the MSR value returned is a single 32-bit or 64-bit value, then a data structure is not provided for that MSR.</p>
<p>Copyright (c) 2016 - 2019, Intel Corporation. All rights reserved.<br/>
 SPDX-License-Identifier: BSD-2-Clause-Patent</p>
<dl class="section user"><dt>Specification Reference:</dt><dd>Intel(R) 64 and IA-32 Architectures Software Developer's Manual, Volume 4, May 2018, Volume 4: Model-Specific-Registers (MSR) </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a6b0e601f9797aad7e6864657dee61e53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_SKYLAKE_PROCESSOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayFamily, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayModel&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(DisplayFamily == 0x06 &amp;&amp; \</div>
<div class="line">   (                        \</div>
<div class="line">    DisplayModel == 0x4E || \</div>
<div class="line">    DisplayModel == 0x5E || \</div>
<div class="line">    DisplayModel == 0x55 || \</div>
<div class="line">    DisplayModel == 0x8E || \</div>
<div class="line">    DisplayModel == 0x9E || \</div>
<div class="line">    DisplayModel == 0x66    \</div>
<div class="line">    )                       \</div>
<div class="line">   )</div>
</div><!-- fragment --><p>Is Intel processors based on the Skylake microarchitecture?</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DisplayFamily</td><td>Display Family ID </td></tr>
    <tr><td class="paramname">DisplayModel</td><td>Display Model ID</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">TRUE</td><td>Yes, it is. </td></tr>
    <tr><td class="paramname">FALSE</td><td>No, it isn't. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ae8a850d8df81c5a41ebedb223334ae3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_ANY_CORE_C0&#160;&#160;&#160;0x00000659</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Any Core C0 Residency. (R/O). Increment at the same rate as the TSC. The increment each cycle is one if any processor core in the package is in C0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_ANY_CORE_C0 (0x00000659) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#ae8a850d8df81c5a41ebedb223334ae3c">MSR_SKYLAKE_ANY_CORE_C0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_ANY_CORE_C0 is defined as MSR_ANY_CORE_C0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2b337da8244331db0aecd83d856e64ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_ANY_GFXE_C0&#160;&#160;&#160;0x0000065A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Any Graphics Engine C0 Residency. (R/O). Increment at the same rate as the TSC. The increment each cycle is one if any processor graphic device's compute engines are in C0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_ANY_GFXE_C0 (0x0000065A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a2b337da8244331db0aecd83d856e64ed">MSR_SKYLAKE_ANY_GFXE_C0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_ANY_GFXE_C0 is defined as MSR_ANY_GFXE_C0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a98b7408e232d91b8b5fcae528cac6cb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_BR_DETECT_CTRL&#160;&#160;&#160;0x00000350</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Branch Monitoring Global Control (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_BR_DETECT_CTRL (0x00000350) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___b_r___d_e_t_e_c_t___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_BR_DETECT_CTRL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___b_r___d_e_t_e_c_t___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_BR_DETECT_CTRL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___b_r___d_e_t_e_c_t___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_BR_DETECT_CTRL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___b_r___d_e_t_e_c_t___c_t_r_l___r_e_g_i_s_t_e_r.html#aed0820fdc4afd01c27050cdda8862282">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a98b7408e232d91b8b5fcae528cac6cb9">MSR_SKYLAKE_BR_DETECT_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a98b7408e232d91b8b5fcae528cac6cb9">MSR_SKYLAKE_BR_DETECT_CTRL</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___b_r___d_e_t_e_c_t___c_t_r_l___r_e_g_i_s_t_e_r.html#aed0820fdc4afd01c27050cdda8862282">Uint64</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a0b3f59f9a5fe88d58b456f46c31b8850"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_BR_DETECT_STATUS&#160;&#160;&#160;0x00000351</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Branch Monitoring Global Status (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_BR_DETECT_STATUS (0x00000351) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___b_r___d_e_t_e_c_t___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_BR_DETECT_STATUS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___b_r___d_e_t_e_c_t___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_BR_DETECT_STATUS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___b_r___d_e_t_e_c_t___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_BR_DETECT_STATUS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___b_r___d_e_t_e_c_t___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#a3cdb8e4b95fbbf4ecaecf53cde5717e6">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a0b3f59f9a5fe88d58b456f46c31b8850">MSR_SKYLAKE_BR_DETECT_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a0b3f59f9a5fe88d58b456f46c31b8850">MSR_SKYLAKE_BR_DETECT_STATUS</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___b_r___d_e_t_e_c_t___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#a3cdb8e4b95fbbf4ecaecf53cde5717e6">Uint64</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a11c0d987bd487504ab7f537d33724a95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_CORE_C1_RESIDENCY&#160;&#160;&#160;0x00000660</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Core C1 Residency Counter (R/O). Value since last reset for the Core C1 residency. Counter rate is the Max Non-Turbo frequency (same as TSC). This counter counts in case both of the core's threads are in an idle state and at least one of the core's thread residency is in a C1 state or in one of its sub states. The counter is updated only after a core C state exit. Note: Always reads 0 if core C1 is unsupported. A value of zero indicates that this processor does not support core C1 or never entered core C1 level state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_CORE_C1_RESIDENCY (0x00000660) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a11c0d987bd487504ab7f537d33724a95">MSR_SKYLAKE_CORE_C1_RESIDENCY</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a34b418a9d1bd38ba29743fcfebf1cd5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_CORE_C3_RESIDENCY&#160;&#160;&#160;0x00000662</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Core C3 Residency Counter (R/O). Will always return 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_CORE_C3_RESIDENCY (0x00000662) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a34b418a9d1bd38ba29743fcfebf1cd5c">MSR_SKYLAKE_CORE_C3_RESIDENCY</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a639516cb3097d32e7ef80d742a9aeeb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_CORE_GFXE_OVERLAP_C0&#160;&#160;&#160;0x0000065B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Core and Graphics Engine Overlapped C0 Residency. (R/O). Increment at the same rate as the TSC. The increment each cycle is one if at least one compute engine of the processor graphics is in C0 and at least one processor core in the package is also in C0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_CORE_GFXE_OVERLAP_C0 (0x0000065B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a639516cb3097d32e7ef80d742a9aeeb2">MSR_SKYLAKE_CORE_GFXE_OVERLAP_C0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_CORE_GFXE_OVERLAP_C0 is defined as MSR_CORE_GFXE_OVERLAP_C0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9b06704c1d2013857194930c836a75e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_CORE_HDC_RESIDENCY&#160;&#160;&#160;0x00000653</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Core HDC Idle Residency. (R/O). Core_Cx_Duty_Cycle_Cnt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_CORE_HDC_RESIDENCY (0x00000653) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a9b06704c1d2013857194930c836a75e2">MSR_SKYLAKE_CORE_HDC_RESIDENCY</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_CORE_HDC_RESIDENCY is defined as MSR_CORE_HDC_RESIDENCY in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a93025ac8c09f28cf235f03e63b83c603"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS&#160;&#160;&#160;0x0000064F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Indicator of Frequency Clipping in Processor Cores (R/W) (frequency refers to processor core frequency).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS (0x0000064F) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a104bb9b48192ba422a5184240d98bb0e">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a93025ac8c09f28cf235f03e63b83c603">MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a93025ac8c09f28cf235f03e63b83c603">MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a104bb9b48192ba422a5184240d98bb0e">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS is defined as MSR_CORE_PERF_LIMIT_REASONS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a25110be563e35e7b04bef1bd52fcbd7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_DRAM_ENERGY_STATUS&#160;&#160;&#160;0x00000619</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. DRAM Energy Status (R/O) Energy consumed by DRAM devices.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_DRAM_ENERGY_STATUS (0x00000619) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___d_r_a_m___e_n_e_r_g_y___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_DRAM_ENERGY_STATUS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___d_r_a_m___e_n_e_r_g_y___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_DRAM_ENERGY_STATUS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___d_r_a_m___e_n_e_r_g_y___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_DRAM_ENERGY_STATUS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___d_r_a_m___e_n_e_r_g_y___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#a8aa2fe6ecd9014e89c325fb6477feba9">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a25110be563e35e7b04bef1bd52fcbd7a">MSR_SKYLAKE_DRAM_ENERGY_STATUS</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a16eeb1058779db0a11589d13f43ca7a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_DRAM_PERF_STATUS&#160;&#160;&#160;0x0000061B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. DRAM Performance Throttling Status (R/O) See Section 14.9.5, "DRAM
RAPL Domain.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_DRAM_PERF_STATUS (0x0000061B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a16eeb1058779db0a11589d13f43ca7a9">MSR_SKYLAKE_DRAM_PERF_STATUS</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a17a7f634a441fc6cc5833f5bbc1b7f95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_DRAM_POWER_INFO&#160;&#160;&#160;0x0000061C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. DRAM RAPL Parameters (R/W) See Section 14.9.5, "DRAM RAPL Domain.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_DRAM_POWER_INFO (0x0000061C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a17a7f634a441fc6cc5833f5bbc1b7f95">MSR_SKYLAKE_DRAM_POWER_INFO</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a17a7f634a441fc6cc5833f5bbc1b7f95">MSR_SKYLAKE_DRAM_POWER_INFO</a>, Msr);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="aff8647bab410ccddfbf42fc0393f944e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_DRAM_POWER_LIMIT&#160;&#160;&#160;0x00000618</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. DRAM RAPL Power Limit Control (R/W) See Section 14.9.5, "DRAM RAPL
Domain.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_DRAM_POWER_LIMIT (0x00000618) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#aff8647bab410ccddfbf42fc0393f944e">MSR_SKYLAKE_DRAM_POWER_LIMIT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#aff8647bab410ccddfbf42fc0393f944e">MSR_SKYLAKE_DRAM_POWER_LIMIT</a>, Msr);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a70eb858abac0e2d9e412884b949e259f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_GRAPHICS_PERF_LIMIT_REASONS&#160;&#160;&#160;0x000006B0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Indicator of Frequency Clipping in the Processor Graphics (R/W) (frequency refers to processor graphics frequency).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_GRAPHICS_PERF_LIMIT_REASONS (0x000006B0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___g_r_a_p_h_i_c_s___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_GRAPHICS_PERF_LIMIT_REASONS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___g_r_a_p_h_i_c_s___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_GRAPHICS_PERF_LIMIT_REASONS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___g_r_a_p_h_i_c_s___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_GRAPHICS_PERF_LIMIT_REASONS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___g_r_a_p_h_i_c_s___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a813ae4f27ffdb1eb39159e2ea1297b9c">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a70eb858abac0e2d9e412884b949e259f">MSR_SKYLAKE_GRAPHICS_PERF_LIMIT_REASONS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a70eb858abac0e2d9e412884b949e259f">MSR_SKYLAKE_GRAPHICS_PERF_LIMIT_REASONS</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___g_r_a_p_h_i_c_s___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a813ae4f27ffdb1eb39159e2ea1297b9c">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_GRAPHICS_PERF_LIMIT_REASONS is defined as MSR_GRAPHICS_PERF_LIMIT_REASONS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a923abf3ae88b37bf0a86957c195adee4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_IA32_L3_QOS_MASK_0&#160;&#160;&#160;0x00000C90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. L3 Class Of Service Mask - COS N (R/W) If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;=0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_IA32_L3_QOS_MASK_N </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_L3_QOS_MASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_L3_QOS_MASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_L3_QOS_MASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#a7afbac3b2ce99aa0825b2ad7dd1a3317">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (MSR_SKYLAKE_IA32_L3_QOS_MASK_N);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (MSR_SKYLAKE_IA32_L3_QOS_MASK_N, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#a7afbac3b2ce99aa0825b2ad7dd1a3317">Uint64</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a836772d7ab5432b331dde37c0c2f6d42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_IA32_L3_QOS_MASK_1&#160;&#160;&#160;0x00000C91</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac8a748742e44c26f7583ef470357bc8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_IA32_L3_QOS_MASK_10&#160;&#160;&#160;0x00000C9A</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abad1052eb5f998f2f6bc0bcf68e18d53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_IA32_L3_QOS_MASK_11&#160;&#160;&#160;0x00000C9B</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e6a8446ab991be2bf175070ae9a7cc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_IA32_L3_QOS_MASK_12&#160;&#160;&#160;0x00000C9C</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6534e7cfcc4b9bd2973e81d9c447e2ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_IA32_L3_QOS_MASK_13&#160;&#160;&#160;0x00000C9D</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac6dfc4b5825326b210956ec2d060808c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_IA32_L3_QOS_MASK_14&#160;&#160;&#160;0x00000C9E</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1528f58342aaa8f521b396ceb87dbf78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_IA32_L3_QOS_MASK_15&#160;&#160;&#160;0x00000C9F</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afb4cff6c5fcda4e4e7008d4943ff6cf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_IA32_L3_QOS_MASK_2&#160;&#160;&#160;0x00000C92</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a667f85d846082c58d27cd5ab96c1ca43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_IA32_L3_QOS_MASK_3&#160;&#160;&#160;0x00000C93</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4e4dd60c7ee3fefb9158b6d19b313b8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_IA32_L3_QOS_MASK_4&#160;&#160;&#160;0x00000C94</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af5a28bbf2e2f79e76d6b95e9c9af52da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_IA32_L3_QOS_MASK_5&#160;&#160;&#160;0x00000C95</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa34f5992afcfc20ec2272c3d1376c467"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_IA32_L3_QOS_MASK_6&#160;&#160;&#160;0x00000C96</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a957137903f19d84ea512cf801a6707cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_IA32_L3_QOS_MASK_7&#160;&#160;&#160;0x00000C97</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a61952accff740649e0fe896867c078d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_IA32_L3_QOS_MASK_8&#160;&#160;&#160;0x00000C98</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a445dbfbe7a80de153163e7c06f5cb7d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_IA32_L3_QOS_MASK_9&#160;&#160;&#160;0x00000C99</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1f7baa34b117cb4253c90018eb5b282f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_IA32_MCG_CAP&#160;&#160;&#160;0x00000179</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Global Machine Check Capability (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_IA32_MCG_CAP (0x00000179) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___m_c_g___c_a_p___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_MCG_CAP_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___m_c_g___c_a_p___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_MCG_CAP_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___m_c_g___c_a_p___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_MCG_CAP_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___m_c_g___c_a_p___r_e_g_i_s_t_e_r.html#a25a0914977d611ada90ec7d052264aa8">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a1f7baa34b117cb4253c90018eb5b282f">MSR_SKYLAKE_IA32_MCG_CAP</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="af4972219e4d3b17f37e6a0fbb59dea53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS&#160;&#160;&#160;0x0000038E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>See Table 2-2. See Section 18.2.4, "Architectural Performance Monitoring
Version 4.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS (0x0000038E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#a7d1222a5de1ee5f968abb5a469239f58">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#af4972219e4d3b17f37e6a0fbb59dea53">MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#af4972219e4d3b17f37e6a0fbb59dea53">MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#a7d1222a5de1ee5f968abb5a469239f58">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS is defined as IA32_PERF_GLOBAL_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acc8e680b65ddaff4dac34850e0b8fb8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS_RESET&#160;&#160;&#160;0x00000390</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>See Table 2-2. See Section 18.2.4, "Architectural Performance Monitoring
Version 4.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS_RESET (0x00000390) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_s_e_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS_RESET_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_s_e_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS_RESET_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_s_e_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS_RESET_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_s_e_t___r_e_g_i_s_t_e_r.html#a97921ce37ebf7c35a557eeacabb405ef">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#acc8e680b65ddaff4dac34850e0b8fb8a">MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS_RESET</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#acc8e680b65ddaff4dac34850e0b8fb8a">MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS_RESET</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_s_e_t___r_e_g_i_s_t_e_r.html#a97921ce37ebf7c35a557eeacabb405ef">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS_RESET is defined as IA32_PERF_GLOBAL_STATUS_RESET in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a00a7448bbded9002a26dfd79c8da9e2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS_SET&#160;&#160;&#160;0x00000391</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>See Table 2-2. See Section 18.2.4, "Architectural Performance Monitoring
Version 4.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS_SET (0x00000391) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___s_e_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS_SET_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___s_e_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS_SET_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___s_e_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS_SET_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___s_e_t___r_e_g_i_s_t_e_r.html#a4b399be746350a83950755367985047e">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a00a7448bbded9002a26dfd79c8da9e2a">MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS_SET</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a00a7448bbded9002a26dfd79c8da9e2a">MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS_SET</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___s_e_t___r_e_g_i_s_t_e_r.html#a4b399be746350a83950755367985047e">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_IA32_PERF_GLOBAL_STATUS_SET is defined as IA32_PERF_GLOBAL_STATUS_SET in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afcada70d926cad6902b28a07934f1588"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_IA32_PQR_ASSOC&#160;&#160;&#160;0x00000C8F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>THREAD. Resource Association Register (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_IA32_PQR_ASSOC (0x00000C8F) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___p_q_r___a_s_s_o_c___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_PQR_ASSOC_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___p_q_r___a_s_s_o_c___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_PQR_ASSOC_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___p_q_r___a_s_s_o_c___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_PQR_ASSOC_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___p_q_r___a_s_s_o_c___r_e_g_i_s_t_e_r.html#a29f2e9de1f9ce90bc8d0ae476896ec74">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#afcada70d926cad6902b28a07934f1588">MSR_SKYLAKE_IA32_PQR_ASSOC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#afcada70d926cad6902b28a07934f1588">MSR_SKYLAKE_IA32_PQR_ASSOC</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___p_q_r___a_s_s_o_c___r_e_g_i_s_t_e_r.html#a29f2e9de1f9ce90bc8d0ae476896ec74">Uint64</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a744b98c8ea7f6c90981f52c75000a08d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_IA32_QM_EVTSEL&#160;&#160;&#160;0x00000C8D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>THREAD. Monitoring Event Select Register (R/W) If CPUID.(EAX=07H, ECX=0):EBX.RDT-M[bit 12] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_IA32_QM_EVTSEL (0x00000C8D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___q_m___e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_QM_EVTSEL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___q_m___e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_QM_EVTSEL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___q_m___e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_IA32_QM_EVTSEL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___q_m___e_v_t_s_e_l___r_e_g_i_s_t_e_r.html#ab2fecc0a35afe9991c0552f45be7b9a0">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a744b98c8ea7f6c90981f52c75000a08d">MSR_SKYLAKE_IA32_QM_EVTSEL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a744b98c8ea7f6c90981f52c75000a08d">MSR_SKYLAKE_IA32_QM_EVTSEL</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___i_a32___q_m___e_v_t_s_e_l___r_e_g_i_s_t_e_r.html#ab2fecc0a35afe9991c0552f45be7b9a0">Uint64</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a5c67f75e09e238ba708d5e889f1fa826"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_16_FROM_IP&#160;&#160;&#160;0x00000690</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_FROM_IP is defined as MSR_LASTBRANCH_16_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_FROM_IP is defined as MSR_LASTBRANCH_17_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_FROM_IP is defined as MSR_LASTBRANCH_18_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_FROM_IP is defined as MSR_LASTBRANCH_19_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_FROM_IP is defined as MSR_LASTBRANCH_20_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_FROM_IP is defined as MSR_LASTBRANCH_21_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_FROM_IP is defined as MSR_LASTBRANCH_22_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_FROM_IP is defined as MSR_LASTBRANCH_23_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_FROM_IP is defined as MSR_LASTBRANCH_24_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_FROM_IP is defined as MSR_LASTBRANCH_25_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_FROM_IP is defined as MSR_LASTBRANCH_26_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_FROM_IP is defined as MSR_LASTBRANCH_27_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_FROM_IP is defined as MSR_LASTBRANCH_28_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_FROM_IP is defined as MSR_LASTBRANCH_29_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_FROM_IP is defined as MSR_LASTBRANCH_30_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_FROM_IP is defined as MSR_LASTBRANCH_31_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a03d766e1bc987bd8092c515c11d9be32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_16_TO_IP&#160;&#160;&#160;0x000006D0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_TO_IP is defined as MSR_LASTBRANCH_16_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_TO_IP is defined as MSR_LASTBRANCH_17_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_TO_IP is defined as MSR_LASTBRANCH_18_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_TO_IP is defined as MSR_LASTBRANCH_19_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_TO_IP is defined as MSR_LASTBRANCH_20_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_TO_IP is defined as MSR_LASTBRANCH_21_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_TO_IP is defined as MSR_LASTBRANCH_22_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_TO_IP is defined as MSR_LASTBRANCH_23_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_TO_IP is defined as MSR_LASTBRANCH_24_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_TO_IP is defined as MSR_LASTBRANCH_25_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_TO_IP is defined as MSR_LASTBRANCH_26_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_TO_IP is defined as MSR_LASTBRANCH_27_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_TO_IP is defined as MSR_LASTBRANCH_28_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_TO_IP is defined as MSR_LASTBRANCH_29_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_TO_IP is defined as MSR_LASTBRANCH_30_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_TO_IP is defined as MSR_LASTBRANCH_31_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae01ed72dbc882569ccbeb1d7ff721212"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_17_FROM_IP&#160;&#160;&#160;0x00000691</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_FROM_IP is defined as MSR_LASTBRANCH_16_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_FROM_IP is defined as MSR_LASTBRANCH_17_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_FROM_IP is defined as MSR_LASTBRANCH_18_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_FROM_IP is defined as MSR_LASTBRANCH_19_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_FROM_IP is defined as MSR_LASTBRANCH_20_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_FROM_IP is defined as MSR_LASTBRANCH_21_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_FROM_IP is defined as MSR_LASTBRANCH_22_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_FROM_IP is defined as MSR_LASTBRANCH_23_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_FROM_IP is defined as MSR_LASTBRANCH_24_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_FROM_IP is defined as MSR_LASTBRANCH_25_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_FROM_IP is defined as MSR_LASTBRANCH_26_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_FROM_IP is defined as MSR_LASTBRANCH_27_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_FROM_IP is defined as MSR_LASTBRANCH_28_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_FROM_IP is defined as MSR_LASTBRANCH_29_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_FROM_IP is defined as MSR_LASTBRANCH_30_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_FROM_IP is defined as MSR_LASTBRANCH_31_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5f9b78c7d5d1848f57b3db47e2fa5a40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_17_TO_IP&#160;&#160;&#160;0x000006D1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_TO_IP is defined as MSR_LASTBRANCH_16_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_TO_IP is defined as MSR_LASTBRANCH_17_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_TO_IP is defined as MSR_LASTBRANCH_18_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_TO_IP is defined as MSR_LASTBRANCH_19_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_TO_IP is defined as MSR_LASTBRANCH_20_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_TO_IP is defined as MSR_LASTBRANCH_21_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_TO_IP is defined as MSR_LASTBRANCH_22_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_TO_IP is defined as MSR_LASTBRANCH_23_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_TO_IP is defined as MSR_LASTBRANCH_24_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_TO_IP is defined as MSR_LASTBRANCH_25_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_TO_IP is defined as MSR_LASTBRANCH_26_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_TO_IP is defined as MSR_LASTBRANCH_27_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_TO_IP is defined as MSR_LASTBRANCH_28_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_TO_IP is defined as MSR_LASTBRANCH_29_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_TO_IP is defined as MSR_LASTBRANCH_30_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_TO_IP is defined as MSR_LASTBRANCH_31_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aed430170a6f279baafd5b1bf6363f047"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_18_FROM_IP&#160;&#160;&#160;0x00000692</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_FROM_IP is defined as MSR_LASTBRANCH_16_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_FROM_IP is defined as MSR_LASTBRANCH_17_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_FROM_IP is defined as MSR_LASTBRANCH_18_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_FROM_IP is defined as MSR_LASTBRANCH_19_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_FROM_IP is defined as MSR_LASTBRANCH_20_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_FROM_IP is defined as MSR_LASTBRANCH_21_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_FROM_IP is defined as MSR_LASTBRANCH_22_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_FROM_IP is defined as MSR_LASTBRANCH_23_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_FROM_IP is defined as MSR_LASTBRANCH_24_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_FROM_IP is defined as MSR_LASTBRANCH_25_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_FROM_IP is defined as MSR_LASTBRANCH_26_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_FROM_IP is defined as MSR_LASTBRANCH_27_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_FROM_IP is defined as MSR_LASTBRANCH_28_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_FROM_IP is defined as MSR_LASTBRANCH_29_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_FROM_IP is defined as MSR_LASTBRANCH_30_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_FROM_IP is defined as MSR_LASTBRANCH_31_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af375876f11c2f3291eae37a74f982af5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_18_TO_IP&#160;&#160;&#160;0x000006D2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_TO_IP is defined as MSR_LASTBRANCH_16_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_TO_IP is defined as MSR_LASTBRANCH_17_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_TO_IP is defined as MSR_LASTBRANCH_18_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_TO_IP is defined as MSR_LASTBRANCH_19_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_TO_IP is defined as MSR_LASTBRANCH_20_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_TO_IP is defined as MSR_LASTBRANCH_21_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_TO_IP is defined as MSR_LASTBRANCH_22_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_TO_IP is defined as MSR_LASTBRANCH_23_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_TO_IP is defined as MSR_LASTBRANCH_24_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_TO_IP is defined as MSR_LASTBRANCH_25_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_TO_IP is defined as MSR_LASTBRANCH_26_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_TO_IP is defined as MSR_LASTBRANCH_27_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_TO_IP is defined as MSR_LASTBRANCH_28_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_TO_IP is defined as MSR_LASTBRANCH_29_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_TO_IP is defined as MSR_LASTBRANCH_30_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_TO_IP is defined as MSR_LASTBRANCH_31_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab5d193e5cc5b94f0321cb9c98fd57a03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_19_FROM_IP&#160;&#160;&#160;0x00000693</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_FROM_IP is defined as MSR_LASTBRANCH_16_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_FROM_IP is defined as MSR_LASTBRANCH_17_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_FROM_IP is defined as MSR_LASTBRANCH_18_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_FROM_IP is defined as MSR_LASTBRANCH_19_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_FROM_IP is defined as MSR_LASTBRANCH_20_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_FROM_IP is defined as MSR_LASTBRANCH_21_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_FROM_IP is defined as MSR_LASTBRANCH_22_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_FROM_IP is defined as MSR_LASTBRANCH_23_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_FROM_IP is defined as MSR_LASTBRANCH_24_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_FROM_IP is defined as MSR_LASTBRANCH_25_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_FROM_IP is defined as MSR_LASTBRANCH_26_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_FROM_IP is defined as MSR_LASTBRANCH_27_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_FROM_IP is defined as MSR_LASTBRANCH_28_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_FROM_IP is defined as MSR_LASTBRANCH_29_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_FROM_IP is defined as MSR_LASTBRANCH_30_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_FROM_IP is defined as MSR_LASTBRANCH_31_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac691e3118d983296df3e16e4950206a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_19_TO_IP&#160;&#160;&#160;0x000006D3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_TO_IP is defined as MSR_LASTBRANCH_16_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_TO_IP is defined as MSR_LASTBRANCH_17_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_TO_IP is defined as MSR_LASTBRANCH_18_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_TO_IP is defined as MSR_LASTBRANCH_19_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_TO_IP is defined as MSR_LASTBRANCH_20_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_TO_IP is defined as MSR_LASTBRANCH_21_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_TO_IP is defined as MSR_LASTBRANCH_22_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_TO_IP is defined as MSR_LASTBRANCH_23_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_TO_IP is defined as MSR_LASTBRANCH_24_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_TO_IP is defined as MSR_LASTBRANCH_25_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_TO_IP is defined as MSR_LASTBRANCH_26_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_TO_IP is defined as MSR_LASTBRANCH_27_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_TO_IP is defined as MSR_LASTBRANCH_28_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_TO_IP is defined as MSR_LASTBRANCH_29_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_TO_IP is defined as MSR_LASTBRANCH_30_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_TO_IP is defined as MSR_LASTBRANCH_31_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7ce653f6314fd7f5f733578a5a4d27dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_20_FROM_IP&#160;&#160;&#160;0x00000694</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_FROM_IP is defined as MSR_LASTBRANCH_16_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_FROM_IP is defined as MSR_LASTBRANCH_17_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_FROM_IP is defined as MSR_LASTBRANCH_18_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_FROM_IP is defined as MSR_LASTBRANCH_19_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_FROM_IP is defined as MSR_LASTBRANCH_20_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_FROM_IP is defined as MSR_LASTBRANCH_21_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_FROM_IP is defined as MSR_LASTBRANCH_22_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_FROM_IP is defined as MSR_LASTBRANCH_23_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_FROM_IP is defined as MSR_LASTBRANCH_24_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_FROM_IP is defined as MSR_LASTBRANCH_25_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_FROM_IP is defined as MSR_LASTBRANCH_26_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_FROM_IP is defined as MSR_LASTBRANCH_27_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_FROM_IP is defined as MSR_LASTBRANCH_28_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_FROM_IP is defined as MSR_LASTBRANCH_29_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_FROM_IP is defined as MSR_LASTBRANCH_30_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_FROM_IP is defined as MSR_LASTBRANCH_31_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae66d626c529cb696310041a0a4192ca1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_20_TO_IP&#160;&#160;&#160;0x000006D4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_TO_IP is defined as MSR_LASTBRANCH_16_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_TO_IP is defined as MSR_LASTBRANCH_17_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_TO_IP is defined as MSR_LASTBRANCH_18_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_TO_IP is defined as MSR_LASTBRANCH_19_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_TO_IP is defined as MSR_LASTBRANCH_20_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_TO_IP is defined as MSR_LASTBRANCH_21_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_TO_IP is defined as MSR_LASTBRANCH_22_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_TO_IP is defined as MSR_LASTBRANCH_23_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_TO_IP is defined as MSR_LASTBRANCH_24_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_TO_IP is defined as MSR_LASTBRANCH_25_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_TO_IP is defined as MSR_LASTBRANCH_26_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_TO_IP is defined as MSR_LASTBRANCH_27_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_TO_IP is defined as MSR_LASTBRANCH_28_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_TO_IP is defined as MSR_LASTBRANCH_29_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_TO_IP is defined as MSR_LASTBRANCH_30_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_TO_IP is defined as MSR_LASTBRANCH_31_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1278b3f566ff21d0facecd7d34c605bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_21_FROM_IP&#160;&#160;&#160;0x00000695</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_FROM_IP is defined as MSR_LASTBRANCH_16_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_FROM_IP is defined as MSR_LASTBRANCH_17_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_FROM_IP is defined as MSR_LASTBRANCH_18_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_FROM_IP is defined as MSR_LASTBRANCH_19_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_FROM_IP is defined as MSR_LASTBRANCH_20_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_FROM_IP is defined as MSR_LASTBRANCH_21_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_FROM_IP is defined as MSR_LASTBRANCH_22_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_FROM_IP is defined as MSR_LASTBRANCH_23_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_FROM_IP is defined as MSR_LASTBRANCH_24_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_FROM_IP is defined as MSR_LASTBRANCH_25_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_FROM_IP is defined as MSR_LASTBRANCH_26_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_FROM_IP is defined as MSR_LASTBRANCH_27_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_FROM_IP is defined as MSR_LASTBRANCH_28_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_FROM_IP is defined as MSR_LASTBRANCH_29_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_FROM_IP is defined as MSR_LASTBRANCH_30_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_FROM_IP is defined as MSR_LASTBRANCH_31_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac411cf33dce6ed5e9f4e663024176b26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_21_TO_IP&#160;&#160;&#160;0x000006D5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_TO_IP is defined as MSR_LASTBRANCH_16_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_TO_IP is defined as MSR_LASTBRANCH_17_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_TO_IP is defined as MSR_LASTBRANCH_18_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_TO_IP is defined as MSR_LASTBRANCH_19_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_TO_IP is defined as MSR_LASTBRANCH_20_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_TO_IP is defined as MSR_LASTBRANCH_21_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_TO_IP is defined as MSR_LASTBRANCH_22_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_TO_IP is defined as MSR_LASTBRANCH_23_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_TO_IP is defined as MSR_LASTBRANCH_24_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_TO_IP is defined as MSR_LASTBRANCH_25_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_TO_IP is defined as MSR_LASTBRANCH_26_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_TO_IP is defined as MSR_LASTBRANCH_27_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_TO_IP is defined as MSR_LASTBRANCH_28_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_TO_IP is defined as MSR_LASTBRANCH_29_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_TO_IP is defined as MSR_LASTBRANCH_30_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_TO_IP is defined as MSR_LASTBRANCH_31_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab3d99b703d372316367eb6e7a1322529"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_22_FROM_IP&#160;&#160;&#160;0x00000696</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_FROM_IP is defined as MSR_LASTBRANCH_16_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_FROM_IP is defined as MSR_LASTBRANCH_17_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_FROM_IP is defined as MSR_LASTBRANCH_18_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_FROM_IP is defined as MSR_LASTBRANCH_19_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_FROM_IP is defined as MSR_LASTBRANCH_20_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_FROM_IP is defined as MSR_LASTBRANCH_21_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_FROM_IP is defined as MSR_LASTBRANCH_22_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_FROM_IP is defined as MSR_LASTBRANCH_23_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_FROM_IP is defined as MSR_LASTBRANCH_24_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_FROM_IP is defined as MSR_LASTBRANCH_25_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_FROM_IP is defined as MSR_LASTBRANCH_26_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_FROM_IP is defined as MSR_LASTBRANCH_27_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_FROM_IP is defined as MSR_LASTBRANCH_28_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_FROM_IP is defined as MSR_LASTBRANCH_29_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_FROM_IP is defined as MSR_LASTBRANCH_30_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_FROM_IP is defined as MSR_LASTBRANCH_31_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a273c04eb22606bd2bff94fa485404185"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_22_TO_IP&#160;&#160;&#160;0x000006D6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_TO_IP is defined as MSR_LASTBRANCH_16_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_TO_IP is defined as MSR_LASTBRANCH_17_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_TO_IP is defined as MSR_LASTBRANCH_18_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_TO_IP is defined as MSR_LASTBRANCH_19_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_TO_IP is defined as MSR_LASTBRANCH_20_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_TO_IP is defined as MSR_LASTBRANCH_21_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_TO_IP is defined as MSR_LASTBRANCH_22_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_TO_IP is defined as MSR_LASTBRANCH_23_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_TO_IP is defined as MSR_LASTBRANCH_24_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_TO_IP is defined as MSR_LASTBRANCH_25_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_TO_IP is defined as MSR_LASTBRANCH_26_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_TO_IP is defined as MSR_LASTBRANCH_27_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_TO_IP is defined as MSR_LASTBRANCH_28_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_TO_IP is defined as MSR_LASTBRANCH_29_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_TO_IP is defined as MSR_LASTBRANCH_30_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_TO_IP is defined as MSR_LASTBRANCH_31_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7e23ee22324177cc69865e1fa80b0196"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_23_FROM_IP&#160;&#160;&#160;0x00000697</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_FROM_IP is defined as MSR_LASTBRANCH_16_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_FROM_IP is defined as MSR_LASTBRANCH_17_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_FROM_IP is defined as MSR_LASTBRANCH_18_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_FROM_IP is defined as MSR_LASTBRANCH_19_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_FROM_IP is defined as MSR_LASTBRANCH_20_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_FROM_IP is defined as MSR_LASTBRANCH_21_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_FROM_IP is defined as MSR_LASTBRANCH_22_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_FROM_IP is defined as MSR_LASTBRANCH_23_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_FROM_IP is defined as MSR_LASTBRANCH_24_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_FROM_IP is defined as MSR_LASTBRANCH_25_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_FROM_IP is defined as MSR_LASTBRANCH_26_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_FROM_IP is defined as MSR_LASTBRANCH_27_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_FROM_IP is defined as MSR_LASTBRANCH_28_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_FROM_IP is defined as MSR_LASTBRANCH_29_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_FROM_IP is defined as MSR_LASTBRANCH_30_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_FROM_IP is defined as MSR_LASTBRANCH_31_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7a7335ae104b1f11f5467e65ba841c84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_23_TO_IP&#160;&#160;&#160;0x000006D7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_TO_IP is defined as MSR_LASTBRANCH_16_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_TO_IP is defined as MSR_LASTBRANCH_17_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_TO_IP is defined as MSR_LASTBRANCH_18_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_TO_IP is defined as MSR_LASTBRANCH_19_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_TO_IP is defined as MSR_LASTBRANCH_20_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_TO_IP is defined as MSR_LASTBRANCH_21_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_TO_IP is defined as MSR_LASTBRANCH_22_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_TO_IP is defined as MSR_LASTBRANCH_23_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_TO_IP is defined as MSR_LASTBRANCH_24_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_TO_IP is defined as MSR_LASTBRANCH_25_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_TO_IP is defined as MSR_LASTBRANCH_26_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_TO_IP is defined as MSR_LASTBRANCH_27_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_TO_IP is defined as MSR_LASTBRANCH_28_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_TO_IP is defined as MSR_LASTBRANCH_29_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_TO_IP is defined as MSR_LASTBRANCH_30_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_TO_IP is defined as MSR_LASTBRANCH_31_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a544eddffda7592c204945c9ab72602c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_24_FROM_IP&#160;&#160;&#160;0x00000698</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_FROM_IP is defined as MSR_LASTBRANCH_16_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_FROM_IP is defined as MSR_LASTBRANCH_17_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_FROM_IP is defined as MSR_LASTBRANCH_18_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_FROM_IP is defined as MSR_LASTBRANCH_19_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_FROM_IP is defined as MSR_LASTBRANCH_20_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_FROM_IP is defined as MSR_LASTBRANCH_21_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_FROM_IP is defined as MSR_LASTBRANCH_22_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_FROM_IP is defined as MSR_LASTBRANCH_23_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_FROM_IP is defined as MSR_LASTBRANCH_24_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_FROM_IP is defined as MSR_LASTBRANCH_25_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_FROM_IP is defined as MSR_LASTBRANCH_26_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_FROM_IP is defined as MSR_LASTBRANCH_27_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_FROM_IP is defined as MSR_LASTBRANCH_28_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_FROM_IP is defined as MSR_LASTBRANCH_29_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_FROM_IP is defined as MSR_LASTBRANCH_30_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_FROM_IP is defined as MSR_LASTBRANCH_31_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a63874c6cd4e44fd9c4d0051cde9c6c8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_24_TO_IP&#160;&#160;&#160;0x000006D8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_TO_IP is defined as MSR_LASTBRANCH_16_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_TO_IP is defined as MSR_LASTBRANCH_17_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_TO_IP is defined as MSR_LASTBRANCH_18_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_TO_IP is defined as MSR_LASTBRANCH_19_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_TO_IP is defined as MSR_LASTBRANCH_20_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_TO_IP is defined as MSR_LASTBRANCH_21_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_TO_IP is defined as MSR_LASTBRANCH_22_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_TO_IP is defined as MSR_LASTBRANCH_23_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_TO_IP is defined as MSR_LASTBRANCH_24_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_TO_IP is defined as MSR_LASTBRANCH_25_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_TO_IP is defined as MSR_LASTBRANCH_26_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_TO_IP is defined as MSR_LASTBRANCH_27_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_TO_IP is defined as MSR_LASTBRANCH_28_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_TO_IP is defined as MSR_LASTBRANCH_29_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_TO_IP is defined as MSR_LASTBRANCH_30_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_TO_IP is defined as MSR_LASTBRANCH_31_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adde6de5902e2b4bee9754f7434b48398"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_25_FROM_IP&#160;&#160;&#160;0x00000699</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_FROM_IP is defined as MSR_LASTBRANCH_16_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_FROM_IP is defined as MSR_LASTBRANCH_17_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_FROM_IP is defined as MSR_LASTBRANCH_18_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_FROM_IP is defined as MSR_LASTBRANCH_19_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_FROM_IP is defined as MSR_LASTBRANCH_20_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_FROM_IP is defined as MSR_LASTBRANCH_21_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_FROM_IP is defined as MSR_LASTBRANCH_22_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_FROM_IP is defined as MSR_LASTBRANCH_23_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_FROM_IP is defined as MSR_LASTBRANCH_24_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_FROM_IP is defined as MSR_LASTBRANCH_25_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_FROM_IP is defined as MSR_LASTBRANCH_26_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_FROM_IP is defined as MSR_LASTBRANCH_27_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_FROM_IP is defined as MSR_LASTBRANCH_28_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_FROM_IP is defined as MSR_LASTBRANCH_29_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_FROM_IP is defined as MSR_LASTBRANCH_30_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_FROM_IP is defined as MSR_LASTBRANCH_31_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afebb33fa18f7f90976d79b77e8c85537"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_25_TO_IP&#160;&#160;&#160;0x000006D9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_TO_IP is defined as MSR_LASTBRANCH_16_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_TO_IP is defined as MSR_LASTBRANCH_17_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_TO_IP is defined as MSR_LASTBRANCH_18_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_TO_IP is defined as MSR_LASTBRANCH_19_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_TO_IP is defined as MSR_LASTBRANCH_20_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_TO_IP is defined as MSR_LASTBRANCH_21_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_TO_IP is defined as MSR_LASTBRANCH_22_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_TO_IP is defined as MSR_LASTBRANCH_23_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_TO_IP is defined as MSR_LASTBRANCH_24_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_TO_IP is defined as MSR_LASTBRANCH_25_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_TO_IP is defined as MSR_LASTBRANCH_26_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_TO_IP is defined as MSR_LASTBRANCH_27_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_TO_IP is defined as MSR_LASTBRANCH_28_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_TO_IP is defined as MSR_LASTBRANCH_29_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_TO_IP is defined as MSR_LASTBRANCH_30_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_TO_IP is defined as MSR_LASTBRANCH_31_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3ec0116456fd905b717959df25938518"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_26_FROM_IP&#160;&#160;&#160;0x0000069A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_FROM_IP is defined as MSR_LASTBRANCH_16_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_FROM_IP is defined as MSR_LASTBRANCH_17_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_FROM_IP is defined as MSR_LASTBRANCH_18_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_FROM_IP is defined as MSR_LASTBRANCH_19_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_FROM_IP is defined as MSR_LASTBRANCH_20_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_FROM_IP is defined as MSR_LASTBRANCH_21_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_FROM_IP is defined as MSR_LASTBRANCH_22_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_FROM_IP is defined as MSR_LASTBRANCH_23_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_FROM_IP is defined as MSR_LASTBRANCH_24_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_FROM_IP is defined as MSR_LASTBRANCH_25_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_FROM_IP is defined as MSR_LASTBRANCH_26_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_FROM_IP is defined as MSR_LASTBRANCH_27_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_FROM_IP is defined as MSR_LASTBRANCH_28_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_FROM_IP is defined as MSR_LASTBRANCH_29_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_FROM_IP is defined as MSR_LASTBRANCH_30_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_FROM_IP is defined as MSR_LASTBRANCH_31_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8b880649d026382c582d498958e47279"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_26_TO_IP&#160;&#160;&#160;0x000006DA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_TO_IP is defined as MSR_LASTBRANCH_16_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_TO_IP is defined as MSR_LASTBRANCH_17_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_TO_IP is defined as MSR_LASTBRANCH_18_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_TO_IP is defined as MSR_LASTBRANCH_19_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_TO_IP is defined as MSR_LASTBRANCH_20_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_TO_IP is defined as MSR_LASTBRANCH_21_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_TO_IP is defined as MSR_LASTBRANCH_22_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_TO_IP is defined as MSR_LASTBRANCH_23_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_TO_IP is defined as MSR_LASTBRANCH_24_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_TO_IP is defined as MSR_LASTBRANCH_25_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_TO_IP is defined as MSR_LASTBRANCH_26_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_TO_IP is defined as MSR_LASTBRANCH_27_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_TO_IP is defined as MSR_LASTBRANCH_28_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_TO_IP is defined as MSR_LASTBRANCH_29_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_TO_IP is defined as MSR_LASTBRANCH_30_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_TO_IP is defined as MSR_LASTBRANCH_31_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a21628671c60861a5328f608465567198"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_27_FROM_IP&#160;&#160;&#160;0x0000069B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_FROM_IP is defined as MSR_LASTBRANCH_16_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_FROM_IP is defined as MSR_LASTBRANCH_17_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_FROM_IP is defined as MSR_LASTBRANCH_18_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_FROM_IP is defined as MSR_LASTBRANCH_19_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_FROM_IP is defined as MSR_LASTBRANCH_20_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_FROM_IP is defined as MSR_LASTBRANCH_21_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_FROM_IP is defined as MSR_LASTBRANCH_22_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_FROM_IP is defined as MSR_LASTBRANCH_23_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_FROM_IP is defined as MSR_LASTBRANCH_24_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_FROM_IP is defined as MSR_LASTBRANCH_25_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_FROM_IP is defined as MSR_LASTBRANCH_26_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_FROM_IP is defined as MSR_LASTBRANCH_27_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_FROM_IP is defined as MSR_LASTBRANCH_28_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_FROM_IP is defined as MSR_LASTBRANCH_29_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_FROM_IP is defined as MSR_LASTBRANCH_30_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_FROM_IP is defined as MSR_LASTBRANCH_31_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5f240029afa37c062fb03a381e5f43f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_27_TO_IP&#160;&#160;&#160;0x000006DB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_TO_IP is defined as MSR_LASTBRANCH_16_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_TO_IP is defined as MSR_LASTBRANCH_17_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_TO_IP is defined as MSR_LASTBRANCH_18_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_TO_IP is defined as MSR_LASTBRANCH_19_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_TO_IP is defined as MSR_LASTBRANCH_20_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_TO_IP is defined as MSR_LASTBRANCH_21_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_TO_IP is defined as MSR_LASTBRANCH_22_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_TO_IP is defined as MSR_LASTBRANCH_23_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_TO_IP is defined as MSR_LASTBRANCH_24_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_TO_IP is defined as MSR_LASTBRANCH_25_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_TO_IP is defined as MSR_LASTBRANCH_26_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_TO_IP is defined as MSR_LASTBRANCH_27_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_TO_IP is defined as MSR_LASTBRANCH_28_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_TO_IP is defined as MSR_LASTBRANCH_29_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_TO_IP is defined as MSR_LASTBRANCH_30_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_TO_IP is defined as MSR_LASTBRANCH_31_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3c9541eb4553d119122eabd42fe80498"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_28_FROM_IP&#160;&#160;&#160;0x0000069C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_FROM_IP is defined as MSR_LASTBRANCH_16_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_FROM_IP is defined as MSR_LASTBRANCH_17_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_FROM_IP is defined as MSR_LASTBRANCH_18_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_FROM_IP is defined as MSR_LASTBRANCH_19_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_FROM_IP is defined as MSR_LASTBRANCH_20_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_FROM_IP is defined as MSR_LASTBRANCH_21_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_FROM_IP is defined as MSR_LASTBRANCH_22_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_FROM_IP is defined as MSR_LASTBRANCH_23_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_FROM_IP is defined as MSR_LASTBRANCH_24_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_FROM_IP is defined as MSR_LASTBRANCH_25_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_FROM_IP is defined as MSR_LASTBRANCH_26_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_FROM_IP is defined as MSR_LASTBRANCH_27_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_FROM_IP is defined as MSR_LASTBRANCH_28_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_FROM_IP is defined as MSR_LASTBRANCH_29_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_FROM_IP is defined as MSR_LASTBRANCH_30_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_FROM_IP is defined as MSR_LASTBRANCH_31_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5f2a84c39113d5f4cf52add764623230"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_28_TO_IP&#160;&#160;&#160;0x000006DC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_TO_IP is defined as MSR_LASTBRANCH_16_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_TO_IP is defined as MSR_LASTBRANCH_17_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_TO_IP is defined as MSR_LASTBRANCH_18_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_TO_IP is defined as MSR_LASTBRANCH_19_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_TO_IP is defined as MSR_LASTBRANCH_20_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_TO_IP is defined as MSR_LASTBRANCH_21_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_TO_IP is defined as MSR_LASTBRANCH_22_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_TO_IP is defined as MSR_LASTBRANCH_23_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_TO_IP is defined as MSR_LASTBRANCH_24_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_TO_IP is defined as MSR_LASTBRANCH_25_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_TO_IP is defined as MSR_LASTBRANCH_26_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_TO_IP is defined as MSR_LASTBRANCH_27_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_TO_IP is defined as MSR_LASTBRANCH_28_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_TO_IP is defined as MSR_LASTBRANCH_29_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_TO_IP is defined as MSR_LASTBRANCH_30_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_TO_IP is defined as MSR_LASTBRANCH_31_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8f8f1d0a0f044fd3e185882606c4cb39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_29_FROM_IP&#160;&#160;&#160;0x0000069D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_FROM_IP is defined as MSR_LASTBRANCH_16_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_FROM_IP is defined as MSR_LASTBRANCH_17_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_FROM_IP is defined as MSR_LASTBRANCH_18_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_FROM_IP is defined as MSR_LASTBRANCH_19_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_FROM_IP is defined as MSR_LASTBRANCH_20_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_FROM_IP is defined as MSR_LASTBRANCH_21_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_FROM_IP is defined as MSR_LASTBRANCH_22_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_FROM_IP is defined as MSR_LASTBRANCH_23_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_FROM_IP is defined as MSR_LASTBRANCH_24_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_FROM_IP is defined as MSR_LASTBRANCH_25_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_FROM_IP is defined as MSR_LASTBRANCH_26_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_FROM_IP is defined as MSR_LASTBRANCH_27_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_FROM_IP is defined as MSR_LASTBRANCH_28_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_FROM_IP is defined as MSR_LASTBRANCH_29_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_FROM_IP is defined as MSR_LASTBRANCH_30_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_FROM_IP is defined as MSR_LASTBRANCH_31_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac02be92e6d9a1eb0cde0b2fd05ff4cf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_29_TO_IP&#160;&#160;&#160;0x000006DD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_TO_IP is defined as MSR_LASTBRANCH_16_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_TO_IP is defined as MSR_LASTBRANCH_17_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_TO_IP is defined as MSR_LASTBRANCH_18_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_TO_IP is defined as MSR_LASTBRANCH_19_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_TO_IP is defined as MSR_LASTBRANCH_20_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_TO_IP is defined as MSR_LASTBRANCH_21_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_TO_IP is defined as MSR_LASTBRANCH_22_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_TO_IP is defined as MSR_LASTBRANCH_23_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_TO_IP is defined as MSR_LASTBRANCH_24_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_TO_IP is defined as MSR_LASTBRANCH_25_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_TO_IP is defined as MSR_LASTBRANCH_26_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_TO_IP is defined as MSR_LASTBRANCH_27_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_TO_IP is defined as MSR_LASTBRANCH_28_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_TO_IP is defined as MSR_LASTBRANCH_29_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_TO_IP is defined as MSR_LASTBRANCH_30_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_TO_IP is defined as MSR_LASTBRANCH_31_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aea5278ea117e904384ab22c53ba32afb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_30_FROM_IP&#160;&#160;&#160;0x0000069E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_FROM_IP is defined as MSR_LASTBRANCH_16_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_FROM_IP is defined as MSR_LASTBRANCH_17_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_FROM_IP is defined as MSR_LASTBRANCH_18_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_FROM_IP is defined as MSR_LASTBRANCH_19_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_FROM_IP is defined as MSR_LASTBRANCH_20_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_FROM_IP is defined as MSR_LASTBRANCH_21_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_FROM_IP is defined as MSR_LASTBRANCH_22_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_FROM_IP is defined as MSR_LASTBRANCH_23_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_FROM_IP is defined as MSR_LASTBRANCH_24_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_FROM_IP is defined as MSR_LASTBRANCH_25_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_FROM_IP is defined as MSR_LASTBRANCH_26_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_FROM_IP is defined as MSR_LASTBRANCH_27_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_FROM_IP is defined as MSR_LASTBRANCH_28_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_FROM_IP is defined as MSR_LASTBRANCH_29_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_FROM_IP is defined as MSR_LASTBRANCH_30_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_FROM_IP is defined as MSR_LASTBRANCH_31_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8a90de673ddee78ae554d643d71caa68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_30_TO_IP&#160;&#160;&#160;0x000006DE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_TO_IP is defined as MSR_LASTBRANCH_16_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_TO_IP is defined as MSR_LASTBRANCH_17_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_TO_IP is defined as MSR_LASTBRANCH_18_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_TO_IP is defined as MSR_LASTBRANCH_19_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_TO_IP is defined as MSR_LASTBRANCH_20_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_TO_IP is defined as MSR_LASTBRANCH_21_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_TO_IP is defined as MSR_LASTBRANCH_22_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_TO_IP is defined as MSR_LASTBRANCH_23_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_TO_IP is defined as MSR_LASTBRANCH_24_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_TO_IP is defined as MSR_LASTBRANCH_25_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_TO_IP is defined as MSR_LASTBRANCH_26_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_TO_IP is defined as MSR_LASTBRANCH_27_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_TO_IP is defined as MSR_LASTBRANCH_28_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_TO_IP is defined as MSR_LASTBRANCH_29_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_TO_IP is defined as MSR_LASTBRANCH_30_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_TO_IP is defined as MSR_LASTBRANCH_31_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a77e461ef25a1968e2fa86d1c50c3fb7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_31_FROM_IP&#160;&#160;&#160;0x0000069F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a5c67f75e09e238ba708d5e889f1fa826">MSR_SKYLAKE_LASTBRANCH_16_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_FROM_IP is defined as MSR_LASTBRANCH_16_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_FROM_IP is defined as MSR_LASTBRANCH_17_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_FROM_IP is defined as MSR_LASTBRANCH_18_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_FROM_IP is defined as MSR_LASTBRANCH_19_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_FROM_IP is defined as MSR_LASTBRANCH_20_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_FROM_IP is defined as MSR_LASTBRANCH_21_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_FROM_IP is defined as MSR_LASTBRANCH_22_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_FROM_IP is defined as MSR_LASTBRANCH_23_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_FROM_IP is defined as MSR_LASTBRANCH_24_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_FROM_IP is defined as MSR_LASTBRANCH_25_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_FROM_IP is defined as MSR_LASTBRANCH_26_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_FROM_IP is defined as MSR_LASTBRANCH_27_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_FROM_IP is defined as MSR_LASTBRANCH_28_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_FROM_IP is defined as MSR_LASTBRANCH_29_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_FROM_IP is defined as MSR_LASTBRANCH_30_FROM_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_FROM_IP is defined as MSR_LASTBRANCH_31_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aebbb6332e526c059d5ae42bcec5c3bce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_31_TO_IP&#160;&#160;&#160;0x000006DF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.10.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a03d766e1bc987bd8092c515c11d9be32">MSR_SKYLAKE_LASTBRANCH_16_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_16_TO_IP is defined as MSR_LASTBRANCH_16_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_17_TO_IP is defined as MSR_LASTBRANCH_17_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_18_TO_IP is defined as MSR_LASTBRANCH_18_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_19_TO_IP is defined as MSR_LASTBRANCH_19_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_20_TO_IP is defined as MSR_LASTBRANCH_20_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_21_TO_IP is defined as MSR_LASTBRANCH_21_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_22_TO_IP is defined as MSR_LASTBRANCH_22_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_23_TO_IP is defined as MSR_LASTBRANCH_23_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_24_TO_IP is defined as MSR_LASTBRANCH_24_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_25_TO_IP is defined as MSR_LASTBRANCH_25_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_26_TO_IP is defined as MSR_LASTBRANCH_26_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_27_TO_IP is defined as MSR_LASTBRANCH_27_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_28_TO_IP is defined as MSR_LASTBRANCH_28_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_29_TO_IP is defined as MSR_LASTBRANCH_29_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_30_TO_IP is defined as MSR_LASTBRANCH_30_TO_IP in SDM. MSR_SKYLAKE_LASTBRANCH_31_TO_IP is defined as MSR_LASTBRANCH_31_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ada00ed7250d3baf00c717039f7567c1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LASTBRANCH_TOS&#160;&#160;&#160;0x000001C9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record Stack TOS (R/W) Contains an index (bits 0-4) that points to the MSR containing the most recent branch record.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LASTBRANCH_TOS (0x000001C9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#ada00ed7250d3baf00c717039f7567c1d">MSR_SKYLAKE_LASTBRANCH_TOS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#ada00ed7250d3baf00c717039f7567c1d">MSR_SKYLAKE_LASTBRANCH_TOS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LASTBRANCH_TOS is defined as MSR_LASTBRANCH_TOS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a01798e9212dfc7b3d6b7a5f27b64f72b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_0&#160;&#160;&#160;0x00000DC0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a66a9b97d2250acb713516420ba30866f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_1&#160;&#160;&#160;0x00000DC1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a488edfe882f5484c392f5602326149a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_10&#160;&#160;&#160;0x00000DCA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aeb0ac32f79356797eae9384d0fea6e02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_11&#160;&#160;&#160;0x00000DCB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7a72e126a9ac7790f2df197f4bc5945c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_12&#160;&#160;&#160;0x00000DCC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9aaea74bad8ca05154a5e8c96151e1d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_13&#160;&#160;&#160;0x00000DCD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af6f2e8dda7c1c78b9671d8ec84855488"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_14&#160;&#160;&#160;0x00000DCE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a13beabaa7e98b1cdffc2b9807875df09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_15&#160;&#160;&#160;0x00000DCF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a830eca1ead7cdd47fdaad5d3e355a76f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_16&#160;&#160;&#160;0x00000DD0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a11ad8526bf4a404c6b70a2954b102b52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_17&#160;&#160;&#160;0x00000DD1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a50af639161d9b196afc882992633eeea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_18&#160;&#160;&#160;0x00000DD2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a450520f1e67c19eba57d28bf15d6e776"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_19&#160;&#160;&#160;0x00000DD3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa4176933179de7c968ac73b756436592"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_2&#160;&#160;&#160;0x00000DC2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9d1e80268c14de98b5dfad52c5a0c0ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_20&#160;&#160;&#160;0x00000DD4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aef60c3947fb3d76ce6e1a6f80f96178d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_21&#160;&#160;&#160;0x00000DD5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3a000c497db97c8d73dbfe76e1d7765f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_22&#160;&#160;&#160;0x00000DD6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a477e75b7fa2a42911d71ccf7cbd3b879"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_23&#160;&#160;&#160;0x00000DD7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2b65f114e8ec6a94012829c468482b6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_24&#160;&#160;&#160;0x00000DD8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8046b3b7897a6582f4b72b9371b93097"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_25&#160;&#160;&#160;0x00000DD9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad4766fe7627f137d7ac641cb1deace08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_26&#160;&#160;&#160;0x00000DDA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a226f356a92e3843a11a5406c6d4d2638"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_27&#160;&#160;&#160;0x00000DDB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7f89b669d1a0ac1f90dfd3793e9a254f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_28&#160;&#160;&#160;0x00000DDC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6decbd5f4305a88b4fb0ded2337e3817"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_29&#160;&#160;&#160;0x00000DDD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a73741f287f5a35f8c196ae291f01e835"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_3&#160;&#160;&#160;0x00000DC3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a40c0c46b28be7682533e4eb98d612597"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_30&#160;&#160;&#160;0x00000DDE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aaeae891b258ca39d384bfb33ee69216e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_31&#160;&#160;&#160;0x00000DDF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af828e6d8bb0c808bb2830e431eabcb34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_4&#160;&#160;&#160;0x00000DC4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4a94e956a44ebcb785605dc2cf8c0a93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_5&#160;&#160;&#160;0x00000DC5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a21b3c033136e6b14c2dd5ef98ff8a52d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_6&#160;&#160;&#160;0x00000DC6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a469fe23da160c5ae996bb11a229fe2ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_7&#160;&#160;&#160;0x00000DC7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3fd7ffc4b949170a63aaffca8d84f54b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_8&#160;&#160;&#160;0x00000DC8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adb1c01d8c40f04ace942ca7a0210d08f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_LBR_INFO_9&#160;&#160;&#160;0x00000DC9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n Additional Information (R/W) One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1, "LBR
Stack.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_LBR_INFO_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a01798e9212dfc7b3d6b7a5f27b64f72b">MSR_SKYLAKE_LBR_INFO_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_LBR_INFO_0 is defined as MSR_LBR_INFO_0 in SDM. MSR_SKYLAKE_LBR_INFO_1 is defined as MSR_LBR_INFO_1 in SDM. MSR_SKYLAKE_LBR_INFO_2 is defined as MSR_LBR_INFO_2 in SDM. MSR_SKYLAKE_LBR_INFO_3 is defined as MSR_LBR_INFO_3 in SDM. MSR_SKYLAKE_LBR_INFO_4 is defined as MSR_LBR_INFO_4 in SDM. MSR_SKYLAKE_LBR_INFO_5 is defined as MSR_LBR_INFO_5 in SDM. MSR_SKYLAKE_LBR_INFO_6 is defined as MSR_LBR_INFO_6 in SDM. MSR_SKYLAKE_LBR_INFO_7 is defined as MSR_LBR_INFO_7 in SDM. MSR_SKYLAKE_LBR_INFO_8 is defined as MSR_LBR_INFO_8 in SDM. MSR_SKYLAKE_LBR_INFO_9 is defined as MSR_LBR_INFO_9 in SDM. MSR_SKYLAKE_LBR_INFO_10 is defined as MSR_LBR_INFO_10 in SDM. MSR_SKYLAKE_LBR_INFO_11 is defined as MSR_LBR_INFO_11 in SDM. MSR_SKYLAKE_LBR_INFO_12 is defined as MSR_LBR_INFO_12 in SDM. MSR_SKYLAKE_LBR_INFO_13 is defined as MSR_LBR_INFO_13 in SDM. MSR_SKYLAKE_LBR_INFO_14 is defined as MSR_LBR_INFO_14 in SDM. MSR_SKYLAKE_LBR_INFO_15 is defined as MSR_LBR_INFO_15 in SDM. MSR_SKYLAKE_LBR_INFO_16 is defined as MSR_LBR_INFO_16 in SDM. MSR_SKYLAKE_LBR_INFO_17 is defined as MSR_LBR_INFO_17 in SDM. MSR_SKYLAKE_LBR_INFO_18 is defined as MSR_LBR_INFO_18 in SDM. MSR_SKYLAKE_LBR_INFO_19 is defined as MSR_LBR_INFO_19 in SDM. MSR_SKYLAKE_LBR_INFO_20 is defined as MSR_LBR_INFO_20 in SDM. MSR_SKYLAKE_LBR_INFO_21 is defined as MSR_LBR_INFO_21 in SDM. MSR_SKYLAKE_LBR_INFO_22 is defined as MSR_LBR_INFO_22 in SDM. MSR_SKYLAKE_LBR_INFO_23 is defined as MSR_LBR_INFO_23 in SDM. MSR_SKYLAKE_LBR_INFO_24 is defined as MSR_LBR_INFO_24 in SDM. MSR_SKYLAKE_LBR_INFO_25 is defined as MSR_LBR_INFO_25 in SDM. MSR_SKYLAKE_LBR_INFO_26 is defined as MSR_LBR_INFO_26 in SDM. MSR_SKYLAKE_LBR_INFO_27 is defined as MSR_LBR_INFO_27 in SDM. MSR_SKYLAKE_LBR_INFO_28 is defined as MSR_LBR_INFO_28 in SDM. MSR_SKYLAKE_LBR_INFO_29 is defined as MSR_LBR_INFO_29 in SDM. MSR_SKYLAKE_LBR_INFO_30 is defined as MSR_LBR_INFO_30 in SDM. MSR_SKYLAKE_LBR_INFO_31 is defined as MSR_LBR_INFO_31 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a73445a13a33c1b79b382ef17ac36a6f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_MSRUNCORE_RATIO_LIMIT&#160;&#160;&#160;0x00000620</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore Ratio Limit (R/W) Out of reset, the min_ratio and max_ratio fields represent the widest possible range of uncore frequencies. Writing to these fields allows software to control the minimum and the maximum frequency that hardware will select.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_MSRUNCORE_RATIO_LIMIT (0x00000620) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___m_s_r_u_n_c_o_r_e___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_MSRUNCORE_RATIO_LIMIT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___m_s_r_u_n_c_o_r_e___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_MSRUNCORE_RATIO_LIMIT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___m_s_r_u_n_c_o_r_e___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_MSRUNCORE_RATIO_LIMIT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___m_s_r_u_n_c_o_r_e___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a012b7293dda719dd60d1f1fa269e7126">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a73445a13a33c1b79b382ef17ac36a6f9">MSR_SKYLAKE_MSRUNCORE_RATIO_LIMIT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a73445a13a33c1b79b382ef17ac36a6f9">MSR_SKYLAKE_MSRUNCORE_RATIO_LIMIT</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___m_s_r_u_n_c_o_r_e___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a012b7293dda719dd60d1f1fa269e7126">Uint64</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a00bb34666e29015238d6c7510b1dfc5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_PEBS_FRONTEND&#160;&#160;&#160;0x000003F7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. FrontEnd Precise Event Condition Select (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_PEBS_FRONTEND (0x000003F7) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_e_b_s___f_r_o_n_t_e_n_d___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PEBS_FRONTEND_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_e_b_s___f_r_o_n_t_e_n_d___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PEBS_FRONTEND_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_e_b_s___f_r_o_n_t_e_n_d___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PEBS_FRONTEND_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_e_b_s___f_r_o_n_t_e_n_d___r_e_g_i_s_t_e_r.html#a8a9334c7a4bb771277fb1fc7f9af39ef">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a00bb34666e29015238d6c7510b1dfc5b">MSR_SKYLAKE_PEBS_FRONTEND</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a00bb34666e29015238d6c7510b1dfc5b">MSR_SKYLAKE_PEBS_FRONTEND</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_e_b_s___f_r_o_n_t_e_n_d___r_e_g_i_s_t_e_r.html#a8a9334c7a4bb771277fb1fc7f9af39ef">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_PEBS_FRONTEND is defined as MSR_PEBS_FRONTEND in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae483b9a10d8b8dc43d4f8383b197e983"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_PKG_C3_RESIDENCY&#160;&#160;&#160;0x000003F8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Package C3 Residency Counter (R/O). Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-states.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_PKG_C3_RESIDENCY (0x000003F8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#ae483b9a10d8b8dc43d4f8383b197e983">MSR_SKYLAKE_PKG_C3_RESIDENCY</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="ab508ef3540abba0692528b5140615c5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_PKG_CST_CONFIG_CONTROL&#160;&#160;&#160;0x000000E2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. C-State Configuration Control (R/W) Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-states. <code>See <a href="http://biosbits.org">http://biosbits.org</a>. &lt;<a href="http://biosbits.org/">http://biosbits.org/</a>&gt;</code>__.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_PKG_CST_CONFIG_CONTROL (0x000000E2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PKG_CST_CONFIG_CONTROL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PKG_CST_CONFIG_CONTROL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PKG_CST_CONFIG_CONTROL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#aa79d66b41ff8fe1aab3464dcf50f9fda">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#ab508ef3540abba0692528b5140615c5a">MSR_SKYLAKE_PKG_CST_CONFIG_CONTROL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#ab508ef3540abba0692528b5140615c5a">MSR_SKYLAKE_PKG_CST_CONFIG_CONTROL</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#aa79d66b41ff8fe1aab3464dcf50f9fda">Uint64</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="aa9aa06eeef464ed4204c00e4b04958c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_PKG_HDC_CONFIG&#160;&#160;&#160;0x00000652</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. HDC Configuration (R/W)..</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_PKG_HDC_CONFIG (0x00000652) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_k_g___h_d_c___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PKG_HDC_CONFIG_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_k_g___h_d_c___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PKG_HDC_CONFIG_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_k_g___h_d_c___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PKG_HDC_CONFIG_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_k_g___h_d_c___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html#a32bd56f1c646b821f160bf21aba85d6d">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#aa9aa06eeef464ed4204c00e4b04958c8">MSR_SKYLAKE_PKG_HDC_CONFIG</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#aa9aa06eeef464ed4204c00e4b04958c8">MSR_SKYLAKE_PKG_HDC_CONFIG</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_k_g___h_d_c___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html#a32bd56f1c646b821f160bf21aba85d6d">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_PKG_HDC_CONFIG is defined as MSR_PKG_HDC_CONFIG in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a66bdb826cc4305396bcb8e84bdcf896f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_PKG_HDC_DEEP_RESIDENCY&#160;&#160;&#160;0x00000656</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Package Cx HDC Idle Residency. (R/O). Pkg_Cx_Duty_Cycle_Cnt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_PKG_HDC_DEEP_RESIDENCY (0x00000656) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a66bdb826cc4305396bcb8e84bdcf896f">MSR_SKYLAKE_PKG_HDC_DEEP_RESIDENCY</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_PKG_HDC_DEEP_RESIDENCY is defined as MSR_PKG_HDC_DEEP_RESIDENCY in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa476fa536b01b715aa391a94670fc8a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_PKG_HDC_SHALLOW_RESIDENCY&#160;&#160;&#160;0x00000655</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Accumulate the cycles the package was in C2 state and at least one logical processor was in forced idle. (R/O). Pkg_C2_Duty_Cycle_Cnt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_PKG_HDC_SHALLOW_RESIDENCY (0x00000655) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#aa476fa536b01b715aa391a94670fc8a8">MSR_SKYLAKE_PKG_HDC_SHALLOW_RESIDENCY</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_PKG_HDC_SHALLOW_RESIDENCY is defined as MSR_PKG_HDC_SHALLOW_RESIDENCY in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa103728a9a0713391a355158aa4a26df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_PLATFORM_ENERGY_COUNTER&#160;&#160;&#160;0x0000064D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Platform*. Platform Energy Counter. (R/O). This MSR is valid only if both platform vendor hardware implementation and BIOS enablement support it. This MSR will read 0 if not valid.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_PLATFORM_ENERGY_COUNTER (0x0000064D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_l_a_t_f_o_r_m___e_n_e_r_g_y___c_o_u_n_t_e_r___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PLATFORM_ENERGY_COUNTER_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_l_a_t_f_o_r_m___e_n_e_r_g_y___c_o_u_n_t_e_r___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PLATFORM_ENERGY_COUNTER_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_l_a_t_f_o_r_m___e_n_e_r_g_y___c_o_u_n_t_e_r___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PLATFORM_ENERGY_COUNTER_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_l_a_t_f_o_r_m___e_n_e_r_g_y___c_o_u_n_t_e_r___r_e_g_i_s_t_e_r.html#a62ce4f6e6b9066fc72c6ee382e5cb36b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#aa103728a9a0713391a355158aa4a26df">MSR_SKYLAKE_PLATFORM_ENERGY_COUNTER</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_PLATFORM_ENERGY_COUNTER is defined as MSR_PLATFORM_ENERGY_COUNTER in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a326a78cb3910bd8ce3694c114341d8be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_PLATFORM_INFO&#160;&#160;&#160;0x000000CE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Platform Information Contains power management and other model specific features enumeration. See <a href="http://biosbits.org">http://biosbits.org</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_PLATFORM_INFO (0x000000CE) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PLATFORM_INFO_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PLATFORM_INFO_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PLATFORM_INFO_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html#a87e2f685983061a81ac40319eac7d158">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a326a78cb3910bd8ce3694c114341d8be">MSR_SKYLAKE_PLATFORM_INFO</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a326a78cb3910bd8ce3694c114341d8be">MSR_SKYLAKE_PLATFORM_INFO</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html#a87e2f685983061a81ac40319eac7d158">Uint64</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a528c38f8bac415f3b0ebd8f6849b6b11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_PLATFORM_POWER_LIMIT&#160;&#160;&#160;0x0000065C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Platform*. Platform Power Limit Control (R/W-L) Allows platform BIOS to limit power consumption of the platform devices to the specified values. The Long Duration power consumption is specified via Platform_Power_Limit_1 and Platform_Power_Limit_1_Time. The Short Duration power consumption limit is specified via the Platform_Power_Limit_2 with duration chosen by the processor. The processor implements an exponential-weighted algorithm in the placement of the time windows.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_PLATFORM_POWER_LIMIT (0x0000065C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_l_a_t_f_o_r_m___p_o_w_e_r___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PLATFORM_POWER_LIMIT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_l_a_t_f_o_r_m___p_o_w_e_r___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PLATFORM_POWER_LIMIT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_l_a_t_f_o_r_m___p_o_w_e_r___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PLATFORM_POWER_LIMIT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_l_a_t_f_o_r_m___p_o_w_e_r___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a02cc85cc6ed213cd8b187277dd9e47d2">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a528c38f8bac415f3b0ebd8f6849b6b11">MSR_SKYLAKE_PLATFORM_POWER_LIMIT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a528c38f8bac415f3b0ebd8f6849b6b11">MSR_SKYLAKE_PLATFORM_POWER_LIMIT</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_l_a_t_f_o_r_m___p_o_w_e_r___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a02cc85cc6ed213cd8b187277dd9e47d2">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_PLATFORM_POWER_LIMIT is defined as MSR_PLATFORM_POWER_LIMIT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a91d965fa1cc6b90916dc662af237f349"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_POWER_CTL&#160;&#160;&#160;0x000001FC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Power Control Register See <a href="http://biosbits.org">http://biosbits.org</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_POWER_CTL (0x000001FC) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_o_w_e_r___c_t_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_POWER_CTL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_o_w_e_r___c_t_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_POWER_CTL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_o_w_e_r___c_t_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_POWER_CTL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_o_w_e_r___c_t_l___r_e_g_i_s_t_e_r.html#aed2e5253d1d1e8859ef6813f35815087">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a91d965fa1cc6b90916dc662af237f349">MSR_SKYLAKE_POWER_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a91d965fa1cc6b90916dc662af237f349">MSR_SKYLAKE_POWER_CTL</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_o_w_e_r___c_t_l___r_e_g_i_s_t_e_r.html#aed2e5253d1d1e8859ef6813f35815087">Uint64</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a2200aed25725f014d61e6c8e018a17c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_PP0_ENERGY_STATUS&#160;&#160;&#160;0x00000639</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. PP0 Energy Status (R/O) See Section 14.9.4, "PP0/PP1 RAPL
Domains.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_PP0_ENERGY_STATUS (0x00000639) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a2200aed25725f014d61e6c8e018a17c6">MSR_SKYLAKE_PP0_ENERGY_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_PP0_ENERGY_STATUS is defined as MSR_PP0_ENERGY_STATUS in SDM.</dd></dl>
<p>Package. Reserved (R/O) Reads return 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_PP0_ENERGY_STATUS (0x00000639) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a2200aed25725f014d61e6c8e018a17c6">MSR_SKYLAKE_PP0_ENERGY_STATUS</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a2200aed25725f014d61e6c8e018a17c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_PP0_ENERGY_STATUS&#160;&#160;&#160;0x00000639</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. PP0 Energy Status (R/O) See Section 14.9.4, "PP0/PP1 RAPL
Domains.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_PP0_ENERGY_STATUS (0x00000639) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a2200aed25725f014d61e6c8e018a17c6">MSR_SKYLAKE_PP0_ENERGY_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_PP0_ENERGY_STATUS is defined as MSR_PP0_ENERGY_STATUS in SDM.</dd></dl>
<p>Package. Reserved (R/O) Reads return 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_PP0_ENERGY_STATUS (0x00000639) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a2200aed25725f014d61e6c8e018a17c6">MSR_SKYLAKE_PP0_ENERGY_STATUS</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="aa11a0348c1ed436da640b7300fab3280"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_PPERF&#160;&#160;&#160;0x0000064E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Productive Performance Count. (R/O). Hardware's view of workload scalability. See Section 14.4.5.1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_PPERF (0x0000064E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#aa11a0348c1ed436da640b7300fab3280">MSR_SKYLAKE_PPERF</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_PPERF is defined as MSR_PPERF in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad61e221155ee8dd9d86fd5708d86be6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_PPIN&#160;&#160;&#160;0x0000004F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Protected Processor Inventory Number (R/O). Protected Processor Inventory Number (R/O) See Table 2-25.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_PPIN (0x0000004F) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#ad61e221155ee8dd9d86fd5708d86be6c">MSR_SKYLAKE_PPIN</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="acdb370099e33f81fc4bc3461f32472d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_PPIN_CTL&#160;&#160;&#160;0x0000004E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Protected Processor Inventory Number Enable Control (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_PPIN_CTL (0x0000004E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_p_i_n___c_t_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PPIN_CTL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_p_i_n___c_t_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PPIN_CTL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_p_i_n___c_t_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PPIN_CTL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_p_i_n___c_t_l___r_e_g_i_s_t_e_r.html#abf975f49b009e21e7c6b70add8cf54d8">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#acdb370099e33f81fc4bc3461f32472d7">MSR_SKYLAKE_PPIN_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#acdb370099e33f81fc4bc3461f32472d7">MSR_SKYLAKE_PPIN_CTL</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_p_i_n___c_t_l___r_e_g_i_s_t_e_r.html#abf975f49b009e21e7c6b70add8cf54d8">Uint64</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a97f03d35a329c0271bb53bd93fb0ea42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_PRMRR_PHYS_BASE&#160;&#160;&#160;0x000001F4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Processor Reserved Memory Range Register - Physical Base Control Register (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_PRMRR_PHYS_BASE (0x000001F4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_r_m_r_r___p_h_y_s___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PRMRR_PHYS_BASE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_r_m_r_r___p_h_y_s___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PRMRR_PHYS_BASE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_r_m_r_r___p_h_y_s___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PRMRR_PHYS_BASE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_r_m_r_r___p_h_y_s___b_a_s_e___r_e_g_i_s_t_e_r.html#a31680498e24e5d5a025b7263ed976086">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a97f03d35a329c0271bb53bd93fb0ea42">MSR_SKYLAKE_PRMRR_PHYS_BASE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a97f03d35a329c0271bb53bd93fb0ea42">MSR_SKYLAKE_PRMRR_PHYS_BASE</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_r_m_r_r___p_h_y_s___b_a_s_e___r_e_g_i_s_t_e_r.html#a31680498e24e5d5a025b7263ed976086">Uint64</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="ac592fee36d37068fa724501825076e26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_PRMRR_PHYS_MASK&#160;&#160;&#160;0x000001F5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Processor Reserved Memory Range Register - Physical Mask Control Register (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_PRMRR_PHYS_MASK (0x000001F5) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_r_m_r_r___p_h_y_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PRMRR_PHYS_MASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_r_m_r_r___p_h_y_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PRMRR_PHYS_MASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_r_m_r_r___p_h_y_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PRMRR_PHYS_MASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_r_m_r_r___p_h_y_s___m_a_s_k___r_e_g_i_s_t_e_r.html#a37d57a208c4b76d74d1d442cd187d7c3">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#ac592fee36d37068fa724501825076e26">MSR_SKYLAKE_PRMRR_PHYS_MASK</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#ac592fee36d37068fa724501825076e26">MSR_SKYLAKE_PRMRR_PHYS_MASK</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_r_m_r_r___p_h_y_s___m_a_s_k___r_e_g_i_s_t_e_r.html#a37d57a208c4b76d74d1d442cd187d7c3">Uint64</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a7cd1cd5081b711ea538836759206f7a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_PRMRR_VALID_CONFIG&#160;&#160;&#160;0x000001FB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Valid PRMRR Configurations (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_PRMRR_VALID_CONFIG (0x000001FB) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_r_m_r_r___v_a_l_i_d___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PRMRR_VALID_CONFIG_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___p_r_m_r_r___v_a_l_i_d___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PRMRR_VALID_CONFIG_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_r_m_r_r___v_a_l_i_d___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_PRMRR_VALID_CONFIG_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_r_m_r_r___v_a_l_i_d___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html#a4651e345f06bf46b284bffb4a04b4f8d">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a7cd1cd5081b711ea538836759206f7a0">MSR_SKYLAKE_PRMRR_VALID_CONFIG</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a7cd1cd5081b711ea538836759206f7a0">MSR_SKYLAKE_PRMRR_VALID_CONFIG</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___p_r_m_r_r___v_a_l_i_d___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html#a4651e345f06bf46b284bffb4a04b4f8d">Uint64</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a9a9c0211d47690c309e43284c0306741"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_RAPL_POWER_UNIT&#160;&#160;&#160;0x00000606</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Unit Multipliers Used in RAPL Interfaces (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_RAPL_POWER_UNIT (0x00000606) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_RAPL_POWER_UNIT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_RAPL_POWER_UNIT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_RAPL_POWER_UNIT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html#a3a4d9178a146b8410f8b8845c2dcb786">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a9a9c0211d47690c309e43284c0306741">MSR_SKYLAKE_RAPL_POWER_UNIT</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="afe3e6ac2270899e5661d0d813f618dda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_RING_PERF_LIMIT_REASONS&#160;&#160;&#160;0x000006B1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Indicator of Frequency Clipping in the Ring Interconnect (R/W) (frequency refers to ring interconnect in the uncore).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_RING_PERF_LIMIT_REASONS (0x000006B1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___r_i_n_g___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_RING_PERF_LIMIT_REASONS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___r_i_n_g___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_RING_PERF_LIMIT_REASONS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___r_i_n_g___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_RING_PERF_LIMIT_REASONS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___r_i_n_g___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#aa13eedc33846cd0534b37f67b5bc041f">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#afe3e6ac2270899e5661d0d813f618dda">MSR_SKYLAKE_RING_PERF_LIMIT_REASONS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#afe3e6ac2270899e5661d0d813f618dda">MSR_SKYLAKE_RING_PERF_LIMIT_REASONS</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___r_i_n_g___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#aa13eedc33846cd0534b37f67b5bc041f">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_RING_PERF_LIMIT_REASONS is defined as MSR_RING_PERF_LIMIT_REASONS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6db77b430de074cca2151b108b57918d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_RING_RATIO_LIMIT&#160;&#160;&#160;0x00000620</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Ring Ratio Limit (R/W) This register provides Min/Max Ratio Limits for the LLC and Ring.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_RING_RATIO_LIMIT (0x00000620) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___r_i_n_g___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_RING_RATIO_LIMIT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___r_i_n_g___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_RING_RATIO_LIMIT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___r_i_n_g___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_RING_RATIO_LIMIT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___r_i_n_g___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#ada9ed1d17a5c0fcba5aea924566b92d1">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a6db77b430de074cca2151b108b57918d">MSR_SKYLAKE_RING_RATIO_LIMIT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a6db77b430de074cca2151b108b57918d">MSR_SKYLAKE_RING_RATIO_LIMIT</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___r_i_n_g___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#ada9ed1d17a5c0fcba5aea924566b92d1">Uint64</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a83da08b2d1e57a627a69e38c5d6007ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_SGXOWNER0&#160;&#160;&#160;<a class="el" href="_skylake_msr_8h.html#a1ca60df289a4f9766fdbdf33a008d8a9">MSR_SKYLAKE_SGXOWNEREPOCH0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aef9f8d7b2de25ac87ab244af31e8a6e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_SGXOWNER1&#160;&#160;&#160;<a class="el" href="_skylake_msr_8h.html#a372c532e2dce923477a73a450e80ac4e">MSR_SKYLAKE_SGXOWNEREPOCH1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ca60df289a4f9766fdbdf33a008d8a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_SGXOWNEREPOCH0&#160;&#160;&#160;0x00000300</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Lower 64 Bit CR_SGXOWNEREPOCH (W) Writes do not update CR_SGXOWNEREPOCH if CPUID.(EAX=12H, ECX=0):EAX.SGX1 is 1 on any thread in the package. Lower 64 bits of an 128-bit external entropy value for key derivation of an enclave.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_SGXOWNEREPOCH0 (0x00000300) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = 0;</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a1ca60df289a4f9766fdbdf33a008d8a9">MSR_SKYLAKE_SGXOWNEREPOCH0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_SGXOWNEREPOCH0 is defined as MSR_SGXOWNER0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a372c532e2dce923477a73a450e80ac4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_SGXOWNEREPOCH1&#160;&#160;&#160;0x00000301</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Upper 64 Bit CR_SGXOWNEREPOCH (W) Writes do not update CR_SGXOWNEREPOCH if CPUID.(EAX=12H, ECX=0):EAX.SGX1 is 1 on any thread in the package. Upper 64 bits of an 128-bit external entropy value for key derivation of an enclave.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_SGXOWNEREPOCH1 (0x00000301) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = 0;</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a372c532e2dce923477a73a450e80ac4e">MSR_SKYLAKE_SGXOWNEREPOCH1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_SGXOWNEREPOCH1 is defined as MSR_SGXOWNER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4318c11b36e217183804471e942b0abd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_SMM_MCA_CAP&#160;&#160;&#160;0x0000017D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>THREAD. Enhanced SMM Capabilities (SMM-RO) Reports SMM capability Enhancement. Accessible only while in SMM.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_SMM_MCA_CAP (0x0000017D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_SMM_MCA_CAP_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_SMM_MCA_CAP_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_SMM_MCA_CAP_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html#a3d3ad52b4217b21d191ddfaf06d8c670">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a4318c11b36e217183804471e942b0abd">MSR_SKYLAKE_SMM_MCA_CAP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a4318c11b36e217183804471e942b0abd">MSR_SKYLAKE_SMM_MCA_CAP</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html#a3d3ad52b4217b21d191ddfaf06d8c670">Uint64</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a52f9d36b68cd6644dd711aacef6c683d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_TEMPERATURE_TARGET&#160;&#160;&#160;0x000001A2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Temperature Target.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_TEMPERATURE_TARGET (0x000001A2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_TEMPERATURE_TARGET_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_TEMPERATURE_TARGET_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_TEMPERATURE_TARGET_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html#a3ba128146d82704259f5a3e157543791">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a52f9d36b68cd6644dd711aacef6c683d">MSR_SKYLAKE_TEMPERATURE_TARGET</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a52f9d36b68cd6644dd711aacef6c683d">MSR_SKYLAKE_TEMPERATURE_TARGET</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html#a3ba128146d82704259f5a3e157543791">Uint64</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a8321ed151b0e7004380464bcca830819"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_TRACE_HUB_STH_ACPIBAR_BASE&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. NPK Address Used by AET Messages (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_TRACE_HUB_STH_ACPIBAR_BASE (0x00000080) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___t_r_a_c_e___h_u_b___s_t_h___a_c_p_i_b_a_r___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_TRACE_HUB_STH_ACPIBAR_BASE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___t_r_a_c_e___h_u_b___s_t_h___a_c_p_i_b_a_r___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_TRACE_HUB_STH_ACPIBAR_BASE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___t_r_a_c_e___h_u_b___s_t_h___a_c_p_i_b_a_r___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_TRACE_HUB_STH_ACPIBAR_BASE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___t_r_a_c_e___h_u_b___s_t_h___a_c_p_i_b_a_r___b_a_s_e___r_e_g_i_s_t_e_r.html#a0b7cbc177313089f30b69e899a68e986">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a8321ed151b0e7004380464bcca830819">MSR_SKYLAKE_TRACE_HUB_STH_ACPIBAR_BASE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a8321ed151b0e7004380464bcca830819">MSR_SKYLAKE_TRACE_HUB_STH_ACPIBAR_BASE</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___t_r_a_c_e___h_u_b___s_t_h___a_c_p_i_b_a_r___b_a_s_e___r_e_g_i_s_t_e_r.html#a0b7cbc177313089f30b69e899a68e986">Uint64</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a73e20b4e08a4b8273de985acab9999c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_TURBO_RATIO_LIMIT&#160;&#160;&#160;0x000001AD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Maximum Ratio Limit of Turbo Mode RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_TURBO_RATIO_LIMIT (0x000001AD) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_TURBO_RATIO_LIMIT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_TURBO_RATIO_LIMIT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_TURBO_RATIO_LIMIT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#afbb5cd1421bf2378fe6745f43dc88806">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a73e20b4e08a4b8273de985acab9999c1">MSR_SKYLAKE_TURBO_RATIO_LIMIT</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_TURBO_RATIO_LIMIT is defined as MSR_TURBO_RATIO_LIMIT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a50dd243afbd6e2cf0150941f25ec8c72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_TURBO_RATIO_LIMIT_CORES&#160;&#160;&#160;0x000001AE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. This register defines the active core ranges for each frequency point. NUMCORE[0:7] must be populated in ascending order. NUMCORE[i+1] must be greater than NUMCORE[i]. Entries with NUMCORE[i] == 0 will be ignored. The last valid entry must have NUMCORE &gt;= the number of cores in the SKU. If any of the rules above are broken, the configuration is silently rejected.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_TURBO_RATIO_LIMIT_CORES (0x000001AE) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___c_o_r_e_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_TURBO_RATIO_LIMIT_CORES_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___c_o_r_e_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_TURBO_RATIO_LIMIT_CORES_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___c_o_r_e_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_TURBO_RATIO_LIMIT_CORES_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___c_o_r_e_s___r_e_g_i_s_t_e_r.html#a7452ee34e59e19239987bcbadbae5cd2">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a50dd243afbd6e2cf0150941f25ec8c72">MSR_SKYLAKE_TURBO_RATIO_LIMIT_CORES</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a50dd243afbd6e2cf0150941f25ec8c72">MSR_SKYLAKE_TURBO_RATIO_LIMIT_CORES</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___c_o_r_e_s___r_e_g_i_s_t_e_r.html#a7452ee34e59e19239987bcbadbae5cd2">Uint64</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a2a72dd01f75c2867cd0347480b266251"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNC_ARB_PERFCTR0&#160;&#160;&#160;0x000003B0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore Arb unit, performance counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNC_ARB_PERFCTR0 (0x000003B0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a2a72dd01f75c2867cd0347480b266251">MSR_SKYLAKE_UNC_ARB_PERFCTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a2a72dd01f75c2867cd0347480b266251">MSR_SKYLAKE_UNC_ARB_PERFCTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_UNC_ARB_PERFCTR0 is defined as MSR_UNC_ARB_PERFCTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a76c1b721457ccb6b80759d0f49a89bd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNC_ARB_PERFCTR1&#160;&#160;&#160;0x000003B1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore Arb unit, performance counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNC_ARB_PERFCTR1 (0x000003B1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a76c1b721457ccb6b80759d0f49a89bd2">MSR_SKYLAKE_UNC_ARB_PERFCTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a76c1b721457ccb6b80759d0f49a89bd2">MSR_SKYLAKE_UNC_ARB_PERFCTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_UNC_ARB_PERFCTR1 is defined as MSR_UNC_ARB_PERFCTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a790c7fbd38f1e427b418cafd6023a983"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNC_ARB_PERFEVTSEL0&#160;&#160;&#160;0x000003B2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore Arb unit, counter 0 event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNC_ARB_PERFEVTSEL0 (0x000003B2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a790c7fbd38f1e427b418cafd6023a983">MSR_SKYLAKE_UNC_ARB_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a790c7fbd38f1e427b418cafd6023a983">MSR_SKYLAKE_UNC_ARB_PERFEVTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_UNC_ARB_PERFEVTSEL0 is defined as MSR_UNC_ARB_PERFEVTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab22e55772e102cecfa98d8a94897eaa0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNC_ARB_PERFEVTSEL1&#160;&#160;&#160;0x000003B3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore Arb unit, counter 1 event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNC_ARB_PERFEVTSEL1 (0x000003B3) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#ab22e55772e102cecfa98d8a94897eaa0">MSR_SKYLAKE_UNC_ARB_PERFEVTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#ab22e55772e102cecfa98d8a94897eaa0">MSR_SKYLAKE_UNC_ARB_PERFEVTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_UNC_ARB_PERFEVTSEL1 is defined as MSR_SKYLAKE_UNC_ARB_PERFEVTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad6384934b8e761f691c36ba35735728f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNC_CBO_0_PERFCTR0&#160;&#160;&#160;0x00000706</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 0, performance counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNC_CBO_0_PERFCTR0 (0x00000706) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#ad6384934b8e761f691c36ba35735728f">MSR_SKYLAKE_UNC_CBO_0_PERFCTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#ad6384934b8e761f691c36ba35735728f">MSR_SKYLAKE_UNC_CBO_0_PERFCTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_UNC_CBO_0_PERFCTR0 is defined as MSR_UNC_CBO_0_PERFCTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a71baca78526aa622b4924a2e892b9886"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNC_CBO_0_PERFCTR1&#160;&#160;&#160;0x00000707</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 0, performance counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNC_CBO_0_PERFCTR1 (0x00000707) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a71baca78526aa622b4924a2e892b9886">MSR_SKYLAKE_UNC_CBO_0_PERFCTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a71baca78526aa622b4924a2e892b9886">MSR_SKYLAKE_UNC_CBO_0_PERFCTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_UNC_CBO_0_PERFCTR1 is defined as MSR_UNC_CBO_0_PERFCTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a206eeda08a3b9a500dead6260de8589b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNC_CBO_0_PERFEVTSEL0&#160;&#160;&#160;0x00000700</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 0, counter 0 event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNC_CBO_0_PERFEVTSEL0 (0x00000700) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a206eeda08a3b9a500dead6260de8589b">MSR_SKYLAKE_UNC_CBO_0_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a206eeda08a3b9a500dead6260de8589b">MSR_SKYLAKE_UNC_CBO_0_PERFEVTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_UNC_CBO_0_PERFEVTSEL0 is defined as MSR_UNC_CBO_0_PERFEVTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a31151da925d432e369b7065576347d57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNC_CBO_0_PERFEVTSEL1&#160;&#160;&#160;0x00000701</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 0, counter 1 event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNC_CBO_0_PERFEVTSEL1 (0x00000701) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a31151da925d432e369b7065576347d57">MSR_SKYLAKE_UNC_CBO_0_PERFEVTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a31151da925d432e369b7065576347d57">MSR_SKYLAKE_UNC_CBO_0_PERFEVTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_UNC_CBO_0_PERFEVTSEL1 is defined as MSR_UNC_CBO_0_PERFEVTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3bdd3a01a0a082e75bbb8e4076bbcf91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNC_CBO_1_PERFCTR0&#160;&#160;&#160;0x00000716</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 1, performance counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNC_CBO_1_PERFCTR0 (0x00000716) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a3bdd3a01a0a082e75bbb8e4076bbcf91">MSR_SKYLAKE_UNC_CBO_1_PERFCTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a3bdd3a01a0a082e75bbb8e4076bbcf91">MSR_SKYLAKE_UNC_CBO_1_PERFCTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_UNC_CBO_1_PERFCTR0 is defined as MSR_UNC_CBO_1_PERFCTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa2c4461b60e77f5f13d55e8baba810a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNC_CBO_1_PERFCTR1&#160;&#160;&#160;0x00000717</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 1, performance counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNC_CBO_1_PERFCTR1 (0x00000717) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#aa2c4461b60e77f5f13d55e8baba810a8">MSR_SKYLAKE_UNC_CBO_1_PERFCTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#aa2c4461b60e77f5f13d55e8baba810a8">MSR_SKYLAKE_UNC_CBO_1_PERFCTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_UNC_CBO_1_PERFCTR1 is defined as MSR_UNC_CBO_1_PERFCTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abdd53d82c117a9839a64ccfca3ece0ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNC_CBO_1_PERFEVTSEL0&#160;&#160;&#160;0x00000710</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 1, counter 0 event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNC_CBO_1_PERFEVTSEL0 (0x00000710) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#abdd53d82c117a9839a64ccfca3ece0ee">MSR_SKYLAKE_UNC_CBO_1_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#abdd53d82c117a9839a64ccfca3ece0ee">MSR_SKYLAKE_UNC_CBO_1_PERFEVTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_UNC_CBO_1_PERFEVTSEL0 is defined as MSR_UNC_CBO_1_PERFEVTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a73b0a73c211062889ae5d84c746dbafe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNC_CBO_1_PERFEVTSEL1&#160;&#160;&#160;0x00000711</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 1, counter 1 event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNC_CBO_1_PERFEVTSEL1 (0x00000711) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a73b0a73c211062889ae5d84c746dbafe">MSR_SKYLAKE_UNC_CBO_1_PERFEVTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a73b0a73c211062889ae5d84c746dbafe">MSR_SKYLAKE_UNC_CBO_1_PERFEVTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_UNC_CBO_1_PERFEVTSEL1 is defined as MSR_UNC_CBO_1_PERFEVTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac896b8cea1d522d4f118f50452bef4ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNC_CBO_2_PERFCTR0&#160;&#160;&#160;0x00000726</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 2, performance counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNC_CBO_2_PERFCTR0 (0x00000726) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#ac896b8cea1d522d4f118f50452bef4ea">MSR_SKYLAKE_UNC_CBO_2_PERFCTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#ac896b8cea1d522d4f118f50452bef4ea">MSR_SKYLAKE_UNC_CBO_2_PERFCTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_UNC_CBO_2_PERFCTR0 is defined as MSR_UNC_CBO_2_PERFCTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9872773786aa127ab93c5bf59a694a96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNC_CBO_2_PERFCTR1&#160;&#160;&#160;0x00000727</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 2, performance counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNC_CBO_2_PERFCTR1 (0x00000727) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a9872773786aa127ab93c5bf59a694a96">MSR_SKYLAKE_UNC_CBO_2_PERFCTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a9872773786aa127ab93c5bf59a694a96">MSR_SKYLAKE_UNC_CBO_2_PERFCTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_UNC_CBO_2_PERFCTR1 is defined as MSR_UNC_CBO_2_PERFCTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9d3e35a3b3e003d21e6ddc8c9f222015"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNC_CBO_2_PERFEVTSEL0&#160;&#160;&#160;0x00000720</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 2, counter 0 event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNC_CBO_2_PERFEVTSEL0 (0x00000720) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a9d3e35a3b3e003d21e6ddc8c9f222015">MSR_SKYLAKE_UNC_CBO_2_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a9d3e35a3b3e003d21e6ddc8c9f222015">MSR_SKYLAKE_UNC_CBO_2_PERFEVTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_UNC_CBO_2_PERFEVTSEL0 is defined as MSR_UNC_CBO_2_PERFEVTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a26b3d141b6d76a553146947c313345dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNC_CBO_2_PERFEVTSEL1&#160;&#160;&#160;0x00000721</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 2, counter 1 event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNC_CBO_2_PERFEVTSEL1 (0x00000721) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a26b3d141b6d76a553146947c313345dd">MSR_SKYLAKE_UNC_CBO_2_PERFEVTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a26b3d141b6d76a553146947c313345dd">MSR_SKYLAKE_UNC_CBO_2_PERFEVTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_UNC_CBO_2_PERFEVTSEL1 is defined as MSR_UNC_CBO_2_PERFEVTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a429738fccc616c9fe7983e84119b7e20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNC_CBO_3_PERFCTR0&#160;&#160;&#160;0x00000736</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 3, performance counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNC_CBO_3_PERFCTR0 (0x00000736) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a429738fccc616c9fe7983e84119b7e20">MSR_SKYLAKE_UNC_CBO_3_PERFCTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a429738fccc616c9fe7983e84119b7e20">MSR_SKYLAKE_UNC_CBO_3_PERFCTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_UNC_CBO_3_PERFCTR0 is defined as MSR_UNC_CBO_3_PERFCTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a26a944ebc335b97ad36ea7de69d0b054"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNC_CBO_3_PERFCTR1&#160;&#160;&#160;0x00000737</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 3, performance counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNC_CBO_3_PERFCTR1 (0x00000737) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a26a944ebc335b97ad36ea7de69d0b054">MSR_SKYLAKE_UNC_CBO_3_PERFCTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a26a944ebc335b97ad36ea7de69d0b054">MSR_SKYLAKE_UNC_CBO_3_PERFCTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_UNC_CBO_3_PERFCTR1 is defined as MSR_UNC_CBO_3_PERFCTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af24f13a11e0a224ad67716b08b6cede2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNC_CBO_3_PERFEVTSEL0&#160;&#160;&#160;0x00000730</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 3, counter 0 event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNC_CBO_3_PERFEVTSEL0 (0x00000730) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#af24f13a11e0a224ad67716b08b6cede2">MSR_SKYLAKE_UNC_CBO_3_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#af24f13a11e0a224ad67716b08b6cede2">MSR_SKYLAKE_UNC_CBO_3_PERFEVTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_UNC_CBO_3_PERFEVTSEL0 is defined as MSR_UNC_CBO_3_PERFEVTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a414cb7a0680fcf94d461ef72d74bfdd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNC_CBO_3_PERFEVTSEL1&#160;&#160;&#160;0x00000731</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 3, counter 1 event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNC_CBO_3_PERFEVTSEL1 (0x00000731) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a414cb7a0680fcf94d461ef72d74bfdd5">MSR_SKYLAKE_UNC_CBO_3_PERFEVTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a414cb7a0680fcf94d461ef72d74bfdd5">MSR_SKYLAKE_UNC_CBO_3_PERFEVTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_UNC_CBO_3_PERFEVTSEL1 is defined as MSR_UNC_CBO_3_PERFEVTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9636ab77354be8eb64a3139f557fc59d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNC_CBO_CONFIG&#160;&#160;&#160;0x00000396</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box configuration information (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNC_CBO_CONFIG (0x00000396) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___c_b_o___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNC_CBO_CONFIG_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___c_b_o___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNC_CBO_CONFIG_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___c_b_o___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNC_CBO_CONFIG_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___c_b_o___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html#a325f864e164f0495788ea39076bd05b9">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a9636ab77354be8eb64a3139f557fc59d">MSR_SKYLAKE_UNC_CBO_CONFIG</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_UNC_CBO_CONFIG is defined as MSR_UNC_CBO_CONFIG in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a12538e1641a29c9fb520324e12faf621"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNC_PERF_FIXED_CTR&#160;&#160;&#160;0x00000395</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore fixed counter.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNC_PERF_FIXED_CTR (0x00000395) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___p_e_r_f___f_i_x_e_d___c_t_r___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNC_PERF_FIXED_CTR_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___p_e_r_f___f_i_x_e_d___c_t_r___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNC_PERF_FIXED_CTR_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___p_e_r_f___f_i_x_e_d___c_t_r___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNC_PERF_FIXED_CTR_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___p_e_r_f___f_i_x_e_d___c_t_r___r_e_g_i_s_t_e_r.html#a91487716f3f6b89bcee13c8d6751c035">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a12538e1641a29c9fb520324e12faf621">MSR_SKYLAKE_UNC_PERF_FIXED_CTR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a12538e1641a29c9fb520324e12faf621">MSR_SKYLAKE_UNC_PERF_FIXED_CTR</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___p_e_r_f___f_i_x_e_d___c_t_r___r_e_g_i_s_t_e_r.html#a91487716f3f6b89bcee13c8d6751c035">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_UNC_PERF_FIXED_CTR is defined as MSR_UNC_PERF_FIXED_CTR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7d2c894960dfbd61004ef0faf3b5ede6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNC_PERF_FIXED_CTRL&#160;&#160;&#160;0x00000394</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore fixed counter control (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNC_PERF_FIXED_CTRL (0x00000394) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___p_e_r_f___f_i_x_e_d___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNC_PERF_FIXED_CTRL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___p_e_r_f___f_i_x_e_d___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNC_PERF_FIXED_CTRL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___p_e_r_f___f_i_x_e_d___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNC_PERF_FIXED_CTRL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___p_e_r_f___f_i_x_e_d___c_t_r_l___r_e_g_i_s_t_e_r.html#a40e2760df58e1756cd7a59d7d7e06d72">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a7d2c894960dfbd61004ef0faf3b5ede6">MSR_SKYLAKE_UNC_PERF_FIXED_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a7d2c894960dfbd61004ef0faf3b5ede6">MSR_SKYLAKE_UNC_PERF_FIXED_CTRL</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___p_e_r_f___f_i_x_e_d___c_t_r_l___r_e_g_i_s_t_e_r.html#a40e2760df58e1756cd7a59d7d7e06d72">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_UNC_PERF_FIXED_CTRL is defined as MSR_UNC_PERF_FIXED_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a94d20df4b36a3bd072b030992724869b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNC_PERF_GLOBAL_CTRL&#160;&#160;&#160;0x00000E01</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore PMU global control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNC_PERF_GLOBAL_CTRL (0x00000E01) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___p_e_r_f___g_l_o_b_a_l___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNC_PERF_GLOBAL_CTRL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___p_e_r_f___g_l_o_b_a_l___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNC_PERF_GLOBAL_CTRL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___p_e_r_f___g_l_o_b_a_l___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNC_PERF_GLOBAL_CTRL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___p_e_r_f___g_l_o_b_a_l___c_t_r_l___r_e_g_i_s_t_e_r.html#a13fb1a517feacc9867ea01e1ecc1943c">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a94d20df4b36a3bd072b030992724869b">MSR_SKYLAKE_UNC_PERF_GLOBAL_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a94d20df4b36a3bd072b030992724869b">MSR_SKYLAKE_UNC_PERF_GLOBAL_CTRL</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___p_e_r_f___g_l_o_b_a_l___c_t_r_l___r_e_g_i_s_t_e_r.html#a13fb1a517feacc9867ea01e1ecc1943c">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_UNC_PERF_GLOBAL_CTRL is defined as MSR_UNC_PERF_GLOBAL_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af98d60f02098793d638556a5d8e9508f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNC_PERF_GLOBAL_STATUS&#160;&#160;&#160;0x00000E02</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore PMU main status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNC_PERF_GLOBAL_STATUS (0x00000E02) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNC_PERF_GLOBAL_STATUS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNC_PERF_GLOBAL_STATUS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNC_PERF_GLOBAL_STATUS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#ad71209956e4086aa12d58893d8d51fc1">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#af98d60f02098793d638556a5d8e9508f">MSR_SKYLAKE_UNC_PERF_GLOBAL_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#af98d60f02098793d638556a5d8e9508f">MSR_SKYLAKE_UNC_PERF_GLOBAL_STATUS</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#ad71209956e4086aa12d58893d8d51fc1">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_UNC_PERF_GLOBAL_STATUS is defined as MSR_UNC_PERF_GLOBAL_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afe7bb91eddde5eb46bbcd769d1eee5fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNCORE_PRMRR_PHYS_BASE&#160;&#160;&#160;0x000002F4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. (R/W) The PRMRR range is used to protect Xucode memory from unauthorized reads and writes. Any IO access to this range is aborted. This register controls the location of the PRMRR range by indicating its starting address. It functions in tandem with the PRMRR mask register.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNCORE_PRMRR_PHYS_BASE (0x000002F4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c_o_r_e___p_r_m_r_r___p_h_y_s___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNCORE_PRMRR_PHYS_BASE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c_o_r_e___p_r_m_r_r___p_h_y_s___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNCORE_PRMRR_PHYS_BASE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c_o_r_e___p_r_m_r_r___p_h_y_s___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNCORE_PRMRR_PHYS_BASE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c_o_r_e___p_r_m_r_r___p_h_y_s___b_a_s_e___r_e_g_i_s_t_e_r.html#a120dea1e78a47371ccdbcdd4a5dc3a02">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#afe7bb91eddde5eb46bbcd769d1eee5fb">MSR_SKYLAKE_UNCORE_PRMRR_PHYS_BASE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#afe7bb91eddde5eb46bbcd769d1eee5fb">MSR_SKYLAKE_UNCORE_PRMRR_PHYS_BASE</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c_o_r_e___p_r_m_r_r___p_h_y_s___b_a_s_e___r_e_g_i_s_t_e_r.html#a120dea1e78a47371ccdbcdd4a5dc3a02">Uint64</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="ac81ab57556458dd13da74d2786d72a4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_UNCORE_PRMRR_PHYS_MASK&#160;&#160;&#160;0x000002F5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. (R/W) This register controls the size of the PRMRR range by indicating which address bits must match the PRMRR base register value.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_UNCORE_PRMRR_PHYS_MASK (0x000002F5) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c_o_r_e___p_r_m_r_r___p_h_y_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNCORE_PRMRR_PHYS_MASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c_o_r_e___p_r_m_r_r___p_h_y_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNCORE_PRMRR_PHYS_MASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c_o_r_e___p_r_m_r_r___p_h_y_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_UNCORE_PRMRR_PHYS_MASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c_o_r_e___p_r_m_r_r___p_h_y_s___m_a_s_k___r_e_g_i_s_t_e_r.html#a8d1bd2b9842c86c1cc4c4096e521c567">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#ac81ab57556458dd13da74d2786d72a4c">MSR_SKYLAKE_UNCORE_PRMRR_PHYS_MASK</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_skylake_msr_8h.html#ac81ab57556458dd13da74d2786d72a4c">MSR_SKYLAKE_UNCORE_PRMRR_PHYS_MASK</a>, Msr.<a class="code" href="union_m_s_r___s_k_y_l_a_k_e___u_n_c_o_r_e___p_r_m_r_r___p_h_y_s___m_a_s_k___r_e_g_i_s_t_e_r.html#a8d1bd2b9842c86c1cc4c4096e521c567">Uint64</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a1a708c21cdae859821483fcdb8be2931"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SKYLAKE_WEIGHTED_CORE_C0&#160;&#160;&#160;0x00000658</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Core-count Weighted C0 Residency. (R/O). Increment at the same rate as the TSC. The increment each cycle is weighted by the number of processor cores in the package that reside in C0. If N cores are simultaneously in C0, then each cycle the counter increments by N.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SKYLAKE_WEIGHTED_CORE_C0 (0x00000658) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_skylake_msr_8h.html#a1a708c21cdae859821483fcdb8be2931">MSR_SKYLAKE_WEIGHTED_CORE_C0</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SKYLAKE_WEIGHTED_CORE_C0 is defined as MSR_WEIGHTED_CORE_C0 in SDM. </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_ee16cea0340e4558b8b17c3b12ae3d0b.html">MdePkg</a></li><li class="navelem"><a class="el" href="dir_43dbc6def9233b1fec759bd8d9ab8e67.html">Include</a></li><li class="navelem"><a class="el" href="dir_175d7c7b75641d005b481f85e0215e40.html">Register</a></li><li class="navelem"><a class="el" href="dir_7c1b96f2d60b30b20dbccf2947fc7375.html">Intel</a></li><li class="navelem"><a class="el" href="dir_3e9dc6e6ed851e74a7d0264e799921c1.html">Msr</a></li><li class="navelem"><a class="el" href="_skylake_msr_8h.html">SkylakeMsr.h</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 03:51:08 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
