

================================================================
== Synthesis Summary Report of 'bubble_sort'
================================================================
+ General Information: 
    * Date:           Mon Feb 24 14:44:02 2025
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        prac
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010-clg225-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |                   Modules                  | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |           |           |     |
    |                   & Loops                  | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +--------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ bubble_sort                               |     -|  0.95|  2196266|  2.196e+07|         -|  2196267|     -|        no|     -|   -|  225 (~0%)|  1085 (6%)|    -|
    | + bubble_sort_Pipeline_VITIS_LOOP_61_1     |     -|  2.54|       41|    410.000|         -|       41|     -|        no|     -|   -|   16 (~0%)|  124 (~0%)|    -|
    |  o VITIS_LOOP_61_1                         |    II|  9.00|       39|    390.000|         2|        2|    19|       yes|     -|   -|          -|          -|    -|
    | o VITIS_LOOP_9_1                           |     -|  9.00|  2196222|  2.196e+07|    115590|        -|    19|        no|     -|   -|          -|          -|    -|
    |  o VITIS_LOOP_14_2                         |     -|  9.00|   115587|  1.156e+06|      6083|        -|    19|        no|     -|   -|          -|          -|    -|
    |   o VITIS_LOOP_18_3                        |     -|  9.00|     3038|  3.038e+04|        82|        -|    37|        no|     -|   -|          -|          -|    -|
    |    + bubble_sort_Pipeline_VITIS_LOOP_21_4  |     -|  2.54|       77|    770.000|         -|       77|     -|        no|     -|   -|   16 (~0%)|  124 (~0%)|    -|
    |     o VITIS_LOOP_21_4                      |    II|  9.00|       75|    750.000|         2|        2|    37|       yes|     -|   -|          -|          -|    -|
    |   o VITIS_LOOP_36_5                        |     -|  9.00|     3038|  3.038e+04|        82|        -|    37|        no|     -|   -|          -|          -|    -|
    |    + bubble_sort_Pipeline_VITIS_LOOP_39_6  |     -|  2.54|       77|    770.000|         -|       77|     -|        no|     -|   -|   16 (~0%)|  124 (~0%)|    -|
    |     o VITIS_LOOP_39_6                      |    II|  9.00|       75|    750.000|         2|        2|    37|       yes|     -|   -|          -|          -|    -|
    +--------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+-----------+----------+
| Port       | Direction | Bitwidth |
+------------+-----------+----------+
| M_address0 | out       | 5        |
| M_address1 | out       | 5        |
| M_d0       | out       | 32       |
| M_d1       | out       | 32       |
| M_q0       | in        | 32       |
| M_q1       | in        | 32       |
+------------+-----------+----------+

* Other Ports
+-------------+---------+-----------+----------+
| Port        | Mode    | Direction | Bitwidth |
+-------------+---------+-----------+----------+
| errorFlag_i | ap_none | in        | 32       |
| errorFlag_o | ap_none | out       | 32       |
+-------------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+--------------+
| Argument  | Direction | Datatype     |
+-----------+-----------+--------------+
| M         | inout     | ap_uint<32>* |
| errorFlag | inout     | int&         |
+-----------+-----------+--------------+

* SW-to-HW Mapping
+-----------+--------------+---------+----------+
| Argument  | HW Interface | HW Type | HW Usage |
+-----------+--------------+---------+----------+
| M         | M_address0   | port    | offset   |
| M         | M_ce0        | port    |          |
| M         | M_we0        | port    |          |
| M         | M_d0         | port    |          |
| M         | M_q0         | port    |          |
| M         | M_address1   | port    | offset   |
| M         | M_ce1        | port    |          |
| M         | M_we1        | port    |          |
| M         | M_d1         | port    |          |
| M         | M_q1         | port    |          |
| errorFlag | errorFlag_i  | port    |          |
| errorFlag | errorFlag_o  | port    |          |
+-----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+-------------+-------+--------+---------+
| Name                                    | DSP | Pragma | Variable    | Op    | Impl   | Latency |
+-----------------------------------------+-----+--------+-------------+-------+--------+---------+
| + bubble_sort                           | 0   |        |             |       |        |         |
|   icmp_ln9_fu_277_p2                    |     |        | icmp_ln9    | setlt | auto   | 0       |
|   add_ln14_fu_283_p2                    |     |        | add_ln14    | add   | fabric | 0       |
|   icmp_ln14_fu_300_p2                   |     |        | icmp_ln14   | setlt | auto   | 0       |
|   icmp_ln17_fu_324_p2                   |     |        | icmp_ln17   | seteq | auto   | 0       |
|   icmp_ln18_fu_330_p2                   |     |        | icmp_ln18   | setlt | auto   | 0       |
|   icmp_ln18_1_fu_335_p2                 |     |        | icmp_ln18_1 | setlt | auto   | 0       |
|   icmp_ln19_fu_346_p2                   |     |        | icmp_ln19   | setgt | auto   | 0       |
|   add_ln18_fu_352_p2                    |     |        | add_ln18    | add   | fabric | 0       |
|   icmp_ln27_fu_367_p2                   |     |        | icmp_ln27   | setgt | auto   | 0       |
|   icmp_ln35_fu_379_p2                   |     |        | icmp_ln35   | seteq | auto   | 0       |
|   add_ln14_1_fu_373_p2                  |     |        | add_ln14_1  | add   | fabric | 0       |
|   icmp_ln36_fu_385_p2                   |     |        | icmp_ln36   | setlt | auto   | 0       |
|   icmp_ln37_fu_396_p2                   |     |        | icmp_ln37   | setgt | auto   | 0       |
|   add_ln36_fu_402_p2                    |     |        | add_ln36    | add   | fabric | 0       |
|   add_ln9_fu_306_p2                     |     |        | add_ln9     | add   | fabric | 0       |
|   icmp_ln57_fu_294_p2                   |     |        | icmp_ln57   | seteq | auto   | 0       |
|  + bubble_sort_Pipeline_VITIS_LOOP_61_1 | 0   |        |             |       |        |         |
|    icmp_ln61_fu_87_p2                   |     |        | icmp_ln61   | seteq | auto   | 0       |
|    add_ln62_fu_93_p2                    |     |        | add_ln62    | add   | fabric | 0       |
|    icmp_ln62_fu_109_p2                  |     |        | icmp_ln62   | setgt | auto   | 0       |
|  + bubble_sort_Pipeline_VITIS_LOOP_21_4 | 0   |        |             |       |        |         |
|    icmp_ln21_fu_99_p2                   |     |        | icmp_ln21   | setlt | auto   | 0       |
|    icmp_ln22_fu_110_p2                  |     |        | icmp_ln22   | setgt | auto   | 0       |
|    add_ln21_fu_115_p2                   |     |        | add_ln21    | add   | fabric | 0       |
|  + bubble_sort_Pipeline_VITIS_LOOP_39_6 | 0   |        |             |       |        |         |
|    icmp_ln39_fu_99_p2                   |     |        | icmp_ln39   | setlt | auto   | 0       |
|    icmp_ln40_fu_110_p2                  |     |        | icmp_ln40   | setgt | auto   | 0       |
|    add_ln39_fu_115_p2                   |     |        | add_ln39    | add   | fabric | 0       |
+-----------------------------------------+-----+--------+-------------+-------+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------+---------------------------------------------+
| Type      | Options                | Location                                    |
+-----------+------------------------+---------------------------------------------+
| interface | ap_none port=errorFlag | bubble_sort.cpp:4 in bubble_sort, errorFlag |
+-----------+------------------------+---------------------------------------------+


