m255
K4
z2
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/project/project_git/VerilogHDL/modelsim/lab24_repple_carry_adder_4bit/sim/modelsim
vrepple_carry_adder_4bit
Z1 !s110 1658289610
!i10b 1
!s100 QaA1U[]f^n[]meOYh`PB22
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IjzzeG6>]D?^899PO_SIoD0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1658289582
8../../src/rtl/repple_carry_adder_4bit.v
F../../src/rtl/repple_carry_adder_4bit.v
!i122 4
L0 1 9
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1658289610.000000
!s107 ../../testbench/tb_repple_carry_adder_4bit.v|../../src/rtl/repple_carry_adder_4bit.v|
Z6 !s90 -reportprogress|300|-f|run.f|
!i113 1
Z7 tCvgOpt 0
vtestbench
R1
!i10b 1
!s100 e76d2oBe_0`;CD`VhKKm`3
R2
IzM3[e0>5;Vzoah1:B5;LB0
R3
R0
w1658289605
8../../testbench/tb_repple_carry_adder_4bit.v
F../../testbench/tb_repple_carry_adder_4bit.v
!i122 4
L0 1 16
R4
r1
!s85 0
31
R5
Z8 !s107 ../../testbench/tb_repple_carry_adder_4bit.v|../../src/rtl/repple_carry_adder_4bit.v|
R6
!i113 1
R7
