vendor_name = ModelSim
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/DIV_FREQ/FREQ_DIV.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/DECODIFICADOR_INSTRUCOES/DECOD_INST.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/CODIFICADOR/COD_ULA.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/ULA/ULA.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/ULA/RCA.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/ULA/OR_8b.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/ULA/NOT_8b.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/ULA/HA.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/ULA/Flag_Z_8b.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/ULA/Flag_N_8b.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/ULA/FA.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/ULA/AND_8b.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/TEMPORIZADOR/TEMPORIZADOR.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/TEMPORIZADOR/DECOD_3_8.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/TEMPORIZADOR/CONT_3b.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/RUN_STEP_MODE/RUN_STEP_MODE.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/REGISTRADORES/REG_INC_8b.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/REGISTRADORES/REG_8b.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/REGISTRADORES/REG_2I_8b.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/REGISTRADORES/REG_2b.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/REGISTRADORES/MUX_4_1_1b_SI.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/MUX/MUX_8_1.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/MUX/MUX_2_1_1b.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/MUX/MUX_2_1.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/MEMORIA/ROM2.vhd
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/MEMORIA/ROM1.vhd
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/MEMORIA/RAM.vhd
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/DECODIFICADOR_BCD/DECOD_BCD_G.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/DECODIFICADOR_BCD/DECOD_BCD_F.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/DECODIFICADOR_BCD/DECOD_BCD_E.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/DECODIFICADOR_BCD/DECOD_BCD_D.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/DECODIFICADOR_BCD/DECOD_BCD_C.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/DECODIFICADOR_BCD/DECOD_BCD_B.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/DECODIFICADOR_BCD/DECOD_BCD_A.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_OPERATIVA/DECODIFICADOR_BCD/DECOD_BCD_4b.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_DE_CONTROLE/WRITE.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_DE_CONTROLE/ULA_Y.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_DE_CONTROLE/ULA_OR.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_DE_CONTROLE/ULA_NOT.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_DE_CONTROLE/ULA_AND.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_DE_CONTROLE/ULA_ADD.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_DE_CONTROLE/SEL.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_DE_CONTROLE/READ.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_DE_CONTROLE/INC_PC.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_DE_CONTROLE/GOTO_T0.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_DE_CONTROLE/CONT_UNIT.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_DE_CONTROLE/C_RI.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_DE_CONTROLE/C_REM.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_DE_CONTROLE/C_RDM.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_DE_CONTROLE/C_PC.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_DE_CONTROLE/C_NZ.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/PARTE_DE_CONTROLE/C_AC.bdf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/RAM_VER/Waveform.vwf
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/RAM_VER/db/PROJETO_NEANDER_RAM.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/hackm/Documents/UFRGS/2023-2/Circuitos_Digitais/inf01058-projetos/PROJETO_NEANDER/RAM_VER/projeto_neander_ram.bdf
design_name = PROJETO_NEANDER_RAM
instance = comp, \ULA0|ADD|Bit_3|Adder1 , ULA0|ADD|Bit_3|Adder1, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|ADD|Bit_2|Adder1~0 , ULA0|ADD|Bit_2|Adder1~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|ADD|Bit_1|Adder1~0 , ULA0|ADD|Bit_1|Adder1~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|Z|inst~1 , ULA0|Z|inst~1, PROJETO_NEANDER_RAM, 1
instance = comp, \ROM0|Mux3~0 , ROM0|Mux3~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ROM0|Mux5~0 , ROM0|Mux5~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ROM0|Mux6~0 , ROM0|Mux6~0, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD22 , FD0|FFD22, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD21 , FD0|FFD21, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD20 , FD0|FFD20, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD19 , FD0|FFD19, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD18 , FD0|FFD18, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD17 , FD0|FFD17, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD16 , FD0|FFD16, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD15 , FD0|FFD15, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD14 , FD0|FFD14, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD13 , FD0|FFD13, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD12 , FD0|FFD12, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD11 , FD0|FFD11, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD10 , FD0|FFD10, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD9 , FD0|FFD9, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD8 , FD0|FFD8, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD7 , FD0|FFD7, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD6 , FD0|FFD6, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD5 , FD0|FFD5, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD4 , FD0|FFD4, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD3 , FD0|FFD3, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD2 , FD0|FFD2, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD1 , FD0|FFD1, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD0 , FD0|FFD0, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD22~0 , FD0|FFD22~0, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD21~0 , FD0|FFD21~0, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD20~0 , FD0|FFD20~0, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD19~0 , FD0|FFD19~0, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD18~0 , FD0|FFD18~0, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD17~0 , FD0|FFD17~0, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD16~0 , FD0|FFD16~0, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD15~0 , FD0|FFD15~0, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD14~0 , FD0|FFD14~0, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD13~0 , FD0|FFD13~0, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD12~0 , FD0|FFD12~0, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD11~0 , FD0|FFD11~0, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD10~0 , FD0|FFD10~0, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD9~0 , FD0|FFD9~0, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD8~0 , FD0|FFD8~0, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD7~0 , FD0|FFD7~0, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD6~0 , FD0|FFD6~0, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD5~0 , FD0|FFD5~0, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD4~0 , FD0|FFD4~0, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD3~0 , FD0|FFD3~0, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD2~0 , FD0|FFD2~0, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD1~0 , FD0|FFD1~0, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD0~0 , FD0|FFD0~0, PROJETO_NEANDER_RAM, 1
instance = comp, \CLK_IN~input , CLK_IN~input, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD22~feeder , FD0|FFD22~feeder, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD21~feeder , FD0|FFD21~feeder, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD20~feeder , FD0|FFD20~feeder, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD16~feeder , FD0|FFD16~feeder, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD14~feeder , FD0|FFD14~feeder, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD12~feeder , FD0|FFD12~feeder, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD10~feeder , FD0|FFD10~feeder, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD8~feeder , FD0|FFD8~feeder, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD6~feeder , FD0|FFD6~feeder, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD4~feeder , FD0|FFD4~feeder, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD2~feeder , FD0|FFD2~feeder, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD1~feeder , FD0|FFD1~feeder, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD0~feeder , FD0|FFD0~feeder, PROJETO_NEANDER_RAM, 1
instance = comp, \AC0_A~output , AC0_A~output, PROJETO_NEANDER_RAM, 1
instance = comp, \C_AC~output , C_AC~output, PROJETO_NEANDER_RAM, 1
instance = comp, \C_RI~output , C_RI~output, PROJETO_NEANDER_RAM, 1
instance = comp, \C_RDM~output , C_RDM~output, PROJETO_NEANDER_RAM, 1
instance = comp, \READ~output , READ~output, PROJETO_NEANDER_RAM, 1
instance = comp, \C_REM~output , C_REM~output, PROJETO_NEANDER_RAM, 1
instance = comp, \SEL~output , SEL~output, PROJETO_NEANDER_RAM, 1
instance = comp, \INC_PC~output , INC_PC~output, PROJETO_NEANDER_RAM, 1
instance = comp, \C_PC~output , C_PC~output, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA_Y~output , ULA_Y~output, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA_ADD~output , ULA_ADD~output, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA_AND~output , ULA_AND~output, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA_OR~output , ULA_OR~output, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA_NOT~output , ULA_NOT~output, PROJETO_NEANDER_RAM, 1
instance = comp, \C_NZ~output , C_NZ~output, PROJETO_NEANDER_RAM, 1
instance = comp, \GOTO_T0~output , GOTO_T0~output, PROJETO_NEANDER_RAM, 1
instance = comp, \AC0_B~output , AC0_B~output, PROJETO_NEANDER_RAM, 1
instance = comp, \AC0_C~output , AC0_C~output, PROJETO_NEANDER_RAM, 1
instance = comp, \AC0_D~output , AC0_D~output, PROJETO_NEANDER_RAM, 1
instance = comp, \AC0_E~output , AC0_E~output, PROJETO_NEANDER_RAM, 1
instance = comp, \AC0_F~output , AC0_F~output, PROJETO_NEANDER_RAM, 1
instance = comp, \AC0_G~output , AC0_G~output, PROJETO_NEANDER_RAM, 1
instance = comp, \AC1_A~output , AC1_A~output, PROJETO_NEANDER_RAM, 1
instance = comp, \AC1_B~output , AC1_B~output, PROJETO_NEANDER_RAM, 1
instance = comp, \AC1_C~output , AC1_C~output, PROJETO_NEANDER_RAM, 1
instance = comp, \AC1_D~output , AC1_D~output, PROJETO_NEANDER_RAM, 1
instance = comp, \AC1_E~output , AC1_E~output, PROJETO_NEANDER_RAM, 1
instance = comp, \AC1_F~output , AC1_F~output, PROJETO_NEANDER_RAM, 1
instance = comp, \AC1_G~output , AC1_G~output, PROJETO_NEANDER_RAM, 1
instance = comp, \PC0_A~output , PC0_A~output, PROJETO_NEANDER_RAM, 1
instance = comp, \PC0_B~output , PC0_B~output, PROJETO_NEANDER_RAM, 1
instance = comp, \PC0_C~output , PC0_C~output, PROJETO_NEANDER_RAM, 1
instance = comp, \PC0_D~output , PC0_D~output, PROJETO_NEANDER_RAM, 1
instance = comp, \PC0_E~output , PC0_E~output, PROJETO_NEANDER_RAM, 1
instance = comp, \PC0_F~output , PC0_F~output, PROJETO_NEANDER_RAM, 1
instance = comp, \PC0_G~output , PC0_G~output, PROJETO_NEANDER_RAM, 1
instance = comp, \PC1_A~output , PC1_A~output, PROJETO_NEANDER_RAM, 1
instance = comp, \PC1_B~output , PC1_B~output, PROJETO_NEANDER_RAM, 1
instance = comp, \PC1_C~output , PC1_C~output, PROJETO_NEANDER_RAM, 1
instance = comp, \PC1_D~output , PC1_D~output, PROJETO_NEANDER_RAM, 1
instance = comp, \PC1_E~output , PC1_E~output, PROJETO_NEANDER_RAM, 1
instance = comp, \PC1_F~output , PC1_F~output, PROJETO_NEANDER_RAM, 1
instance = comp, \PC1_G~output , PC1_G~output, PROJETO_NEANDER_RAM, 1
instance = comp, \WRITE~output , WRITE~output, PROJETO_NEANDER_RAM, 1
instance = comp, \N_OUT~output , N_OUT~output, PROJETO_NEANDER_RAM, 1
instance = comp, \Z_OUT~output , Z_OUT~output, PROJETO_NEANDER_RAM, 1
instance = comp, \HLT_OUT~output , HLT_OUT~output, PROJETO_NEANDER_RAM, 1
instance = comp, \AC_O[7]~output , AC_O[7]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \AC_O[6]~output , AC_O[6]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \AC_O[5]~output , AC_O[5]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \AC_O[4]~output , AC_O[4]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \AC_O[3]~output , AC_O[3]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \AC_O[2]~output , AC_O[2]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \AC_O[1]~output , AC_O[1]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \AC_O[0]~output , AC_O[0]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \ADDR[7]~output , ADDR[7]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \ADDR[6]~output , ADDR[6]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \ADDR[5]~output , ADDR[5]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \ADDR[4]~output , ADDR[4]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \ADDR[3]~output , ADDR[3]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \ADDR[2]~output , ADDR[2]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \ADDR[1]~output , ADDR[1]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \ADDR[0]~output , ADDR[0]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \DATA[7]~output , DATA[7]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \DATA[6]~output , DATA[6]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \DATA[5]~output , DATA[5]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \DATA[4]~output , DATA[4]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \DATA[3]~output , DATA[3]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \DATA[2]~output , DATA[2]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \DATA[1]~output , DATA[1]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \DATA[0]~output , DATA[0]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \PC_O[7]~output , PC_O[7]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \PC_O[6]~output , PC_O[6]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \PC_O[5]~output , PC_O[5]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \PC_O[4]~output , PC_O[4]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \PC_O[3]~output , PC_O[3]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \PC_O[2]~output , PC_O[2]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \PC_O[1]~output , PC_O[1]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \PC_O[0]~output , PC_O[0]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \RI_O[7]~output , RI_O[7]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \RI_O[6]~output , RI_O[6]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \RI_O[5]~output , RI_O[5]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \RI_O[4]~output , RI_O[4]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \RI_O[3]~output , RI_O[3]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \RI_O[2]~output , RI_O[2]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \RI_O[1]~output , RI_O[1]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \RI_O[0]~output , RI_O[0]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \TEMP_O[7]~output , TEMP_O[7]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \TEMP_O[6]~output , TEMP_O[6]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \TEMP_O[5]~output , TEMP_O[5]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \TEMP_O[4]~output , TEMP_O[4]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \TEMP_O[3]~output , TEMP_O[3]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \TEMP_O[2]~output , TEMP_O[2]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \TEMP_O[1]~output , TEMP_O[1]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \TEMP_O[0]~output , TEMP_O[0]~output, PROJETO_NEANDER_RAM, 1
instance = comp, \TEMP|DECOD0|AND0~5 , TEMP|DECOD0|AND0~5, PROJETO_NEANDER_RAM, 1
instance = comp, \REM|MUX0|OR~0 , REM|MUX0|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \RST~input , RST~input, PROJETO_NEANDER_RAM, 1
instance = comp, \RST~inputclkctrl , RST~inputclkctrl, PROJETO_NEANDER_RAM, 1
instance = comp, \TEMP|CONT0|MUX0|OR~0 , TEMP|CONT0|MUX0|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DECOD|AND0~7 , DECOD|AND0~7, PROJETO_NEANDER_RAM, 1
instance = comp, \PC|XOR2 , PC|XOR2, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX1|MUX2|OR~0 , ULA0|MUX|MUX1|MUX2|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX6|MUX2|OR~0 , ULA0|MUX|MUX6|MUX2|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX6|MUX2|OR~1 , ULA0|MUX|MUX6|MUX2|OR~1, PROJETO_NEANDER_RAM, 1
instance = comp, \DECOD|AND0~0 , DECOD|AND0~0, PROJETO_NEANDER_RAM, 1
instance = comp, \UC|C_AC0|AND0 , UC|C_AC0|AND0, PROJETO_NEANDER_RAM, 1
instance = comp, \UC|C_AC0|OR1~0 , UC|C_AC0|OR1~0, PROJETO_NEANDER_RAM, 1
instance = comp, \UC|C_AC0|OR2 , UC|C_AC0|OR2, PROJETO_NEANDER_RAM, 1
instance = comp, \AC|FF2 , AC|FF2, PROJETO_NEANDER_RAM, 1
instance = comp, \REM|MUX7|OR~0 , REM|MUX7|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \REM|FF7 , REM|FF7, PROJETO_NEANDER_RAM, 1
instance = comp, \RDM|MUX2|OR~0 , RDM|MUX2|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \RDM|MUX2|OR~1 , RDM|MUX2|OR~1, PROJETO_NEANDER_RAM, 1
instance = comp, \TEMP|DECOD0|AND0~4 , TEMP|DECOD0|AND0~4, PROJETO_NEANDER_RAM, 1
instance = comp, \DECOD|AND0~3 , DECOD|AND0~3, PROJETO_NEANDER_RAM, 1
instance = comp, \DECOD|AND0~4 , DECOD|AND0~4, PROJETO_NEANDER_RAM, 1
instance = comp, \DECOD|AND0~5 , DECOD|AND0~5, PROJETO_NEANDER_RAM, 1
instance = comp, \UC|READ0|OR0~0 , UC|READ0|OR0~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DECOD|AND0~8 , DECOD|AND0~8, PROJETO_NEANDER_RAM, 1
instance = comp, \UC|READ0|OR0~1 , UC|READ0|OR0~1, PROJETO_NEANDER_RAM, 1
instance = comp, \UC|READ0|OR0~2 , UC|READ0|OR0~2, PROJETO_NEANDER_RAM, 1
instance = comp, \UC|READ0|AND3~0 , UC|READ0|AND3~0, PROJETO_NEANDER_RAM, 1
instance = comp, \UC|READ0|OR2 , UC|READ0|OR2, PROJETO_NEANDER_RAM, 1
instance = comp, \RDM|FF2 , RDM|FF2, PROJETO_NEANDER_RAM, 1
instance = comp, \PC|XOR1 , PC|XOR1, PROJETO_NEANDER_RAM, 1
instance = comp, \UC|INC_PC0|AND3 , UC|INC_PC0|AND3, PROJETO_NEANDER_RAM, 1
instance = comp, \UC|INC_PC0|OR2~1 , UC|INC_PC0|OR2~1, PROJETO_NEANDER_RAM, 1
instance = comp, \PC|MUX2|MUX2|OR~0 , PC|MUX2|MUX2|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DECOD|AND0~2 , DECOD|AND0~2, PROJETO_NEANDER_RAM, 1
instance = comp, \PC|FF3~2 , PC|FF3~2, PROJETO_NEANDER_RAM, 1
instance = comp, \PC|FF2 , PC|FF2, PROJETO_NEANDER_RAM, 1
instance = comp, \REM|MUX2|OR~0 , REM|MUX2|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \REM|FF2 , REM|FF2, PROJETO_NEANDER_RAM, 1
instance = comp, \ROM0|Mux4~0 , ROM0|Mux4~0, PROJETO_NEANDER_RAM, 1
instance = comp, \RDM|MUX1|OR~1 , RDM|MUX1|OR~1, PROJETO_NEANDER_RAM, 1
instance = comp, \RDM|MUX3|OR~0 , RDM|MUX3|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \RDM|FF3 , RDM|FF3, PROJETO_NEANDER_RAM, 1
instance = comp, \PC|MUX3|MUX2|OR~0 , PC|MUX3|MUX2|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \PC|FF3 , PC|FF3, PROJETO_NEANDER_RAM, 1
instance = comp, \REM|MUX3|OR~0 , REM|MUX3|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \REM|FF3~feeder , REM|FF3~feeder, PROJETO_NEANDER_RAM, 1
instance = comp, \REM|FF3 , REM|FF3, PROJETO_NEANDER_RAM, 1
instance = comp, \ROM0|Mux0~0 , ROM0|Mux0~0, PROJETO_NEANDER_RAM, 1
instance = comp, \RDM|MUX7|OR~0 , RDM|MUX7|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \RDM|FF7 , RDM|FF7, PROJETO_NEANDER_RAM, 1
instance = comp, \TEMP|DECOD0|AND0~1 , TEMP|DECOD0|AND0~1, PROJETO_NEANDER_RAM, 1
instance = comp, \RI|FF7 , RI|FF7, PROJETO_NEANDER_RAM, 1
instance = comp, \COD|OR0~0 , COD|OR0~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX6|MUX0|OR~0 , ULA0|MUX|MUX6|MUX0|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX1|MUX7|OR~0 , ULA0|MUX|MUX1|MUX7|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX1|MUX6|OR~0 , ULA0|MUX|MUX1|MUX6|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX6|MUX6|OR~0 , ULA0|MUX|MUX6|MUX6|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX1|MUX5|OR~0 , ULA0|MUX|MUX1|MUX5|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX1|MUX4|OR~0 , ULA0|MUX|MUX1|MUX4|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|ADD|Bit_2|Carry2~0 , ULA0|ADD|Bit_2|Carry2~0, PROJETO_NEANDER_RAM, 1
instance = comp, \RDM|MUX1|OR~2 , RDM|MUX1|OR~2, PROJETO_NEANDER_RAM, 1
instance = comp, \RDM|FF1 , RDM|FF1, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|ADD|Bit_1|Carry2~0 , ULA0|ADD|Bit_1|Carry2~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|ADD|Bit_3|Carry2~0 , ULA0|ADD|Bit_3|Carry2~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|ADD|Bit_3|Carry2~1 , ULA0|ADD|Bit_3|Carry2~1, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|ADD|Bit_4|Adder1~0 , ULA0|ADD|Bit_4|Adder1~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX6|MUX4|OR~0 , ULA0|MUX|MUX6|MUX4|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX6|MUX4|OR~1 , ULA0|MUX|MUX6|MUX4|OR~1, PROJETO_NEANDER_RAM, 1
instance = comp, \AC|FF4 , AC|FF4, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|ADD|Bit_4|Carry2~0 , ULA0|ADD|Bit_4|Carry2~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX1|MUX3|OR~0 , ULA0|MUX|MUX1|MUX3|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX6|MUX3|OR~0 , ULA0|MUX|MUX6|MUX3|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX6|MUX3|OR~1 , ULA0|MUX|MUX6|MUX3|OR~1, PROJETO_NEANDER_RAM, 1
instance = comp, \AC|FF3 , AC|FF3, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|ADD|Bit_2|Carry2~1 , ULA0|ADD|Bit_2|Carry2~1, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|ADD|Bit_4|Carry2~1 , ULA0|ADD|Bit_4|Carry2~1, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|ADD|Bit_4|Carry2~2 , ULA0|ADD|Bit_4|Carry2~2, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|ADD|Bit_5|Adder1 , ULA0|ADD|Bit_5|Adder1, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX6|MUX5|OR~0 , ULA0|MUX|MUX6|MUX5|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX6|MUX5|OR~1 , ULA0|MUX|MUX6|MUX5|OR~1, PROJETO_NEANDER_RAM, 1
instance = comp, \AC|FF5 , AC|FF5, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|ADD|Bit_5|Carry2~0 , ULA0|ADD|Bit_5|Carry2~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|ADD|Bit_5|Carry2~1 , ULA0|ADD|Bit_5|Carry2~1, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX6|MUX6|OR~1 , ULA0|MUX|MUX6|MUX6|OR~1, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX6|MUX6|OR~2 , ULA0|MUX|MUX6|MUX6|OR~2, PROJETO_NEANDER_RAM, 1
instance = comp, \AC|FF6 , AC|FF6, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|ADD|Bit_7|Adder1~0 , ULA0|ADD|Bit_7|Adder1~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX6|MUX7|OR~0 , ULA0|MUX|MUX6|MUX7|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX6|MUX7|OR~1 , ULA0|MUX|MUX6|MUX7|OR~1, PROJETO_NEANDER_RAM, 1
instance = comp, \NZ|FF0~feeder , NZ|FF0~feeder, PROJETO_NEANDER_RAM, 1
instance = comp, \NZ|FF0 , NZ|FF0, PROJETO_NEANDER_RAM, 1
instance = comp, \UC|INC_PC0|OR2~0 , UC|INC_PC0|OR2~0, PROJETO_NEANDER_RAM, 1
instance = comp, \UC|inst|OR2~9 , UC|inst|OR2~9, PROJETO_NEANDER_RAM, 1
instance = comp, \UC|C_PC0|AND2~0 , UC|C_PC0|AND2~0, PROJETO_NEANDER_RAM, 1
instance = comp, \UC|inst|OR2~8 , UC|inst|OR2~8, PROJETO_NEANDER_RAM, 1
instance = comp, \TEMP|FF0~0 , TEMP|FF0~0, PROJETO_NEANDER_RAM, 1
instance = comp, \TEMP|FF0 , TEMP|FF0, PROJETO_NEANDER_RAM, 1
instance = comp, \TEMP|CONT0|FF0 , TEMP|CONT0|FF0, PROJETO_NEANDER_RAM, 1
instance = comp, \TEMP|DECOD0|AND0~7 , TEMP|DECOD0|AND0~7, PROJETO_NEANDER_RAM, 1
instance = comp, \TEMP|DECOD0|AND0~6 , TEMP|DECOD0|AND0~6, PROJETO_NEANDER_RAM, 1
instance = comp, \UC|C_REM0|OR2 , UC|C_REM0|OR2, PROJETO_NEANDER_RAM, 1
instance = comp, \REM|FF0 , REM|FF0, PROJETO_NEANDER_RAM, 1
instance = comp, \ROM0|Mux1~0 , ROM0|Mux1~0, PROJETO_NEANDER_RAM, 1
instance = comp, \RDM|MUX6|OR~0 , RDM|MUX6|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \RDM|FF6 , RDM|FF6, PROJETO_NEANDER_RAM, 1
instance = comp, \RI|FF6 , RI|FF6, PROJETO_NEANDER_RAM, 1
instance = comp, \UC|C_REM0|OR1~0 , UC|C_REM0|OR1~0, PROJETO_NEANDER_RAM, 1
instance = comp, \PC|MUX4|MUX2|OR~0 , PC|MUX4|MUX2|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \PC|FF4 , PC|FF4, PROJETO_NEANDER_RAM, 1
instance = comp, \PC|AND2 , PC|AND2, PROJETO_NEANDER_RAM, 1
instance = comp, \PC|AND3 , PC|AND3, PROJETO_NEANDER_RAM, 1
instance = comp, \PC|MUX5|MUX2|OR~0 , PC|MUX5|MUX2|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \PC|FF5 , PC|FF5, PROJETO_NEANDER_RAM, 1
instance = comp, \REM|MUX5|OR~0 , REM|MUX5|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \REM|FF5 , REM|FF5, PROJETO_NEANDER_RAM, 1
instance = comp, \REM|MUX4|OR~0 , REM|MUX4|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \REM|FF4 , REM|FF4, PROJETO_NEANDER_RAM, 1
instance = comp, \RDM|MUX1|OR~0 , RDM|MUX1|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \RDM|MUX0|OR~1 , RDM|MUX0|OR~1, PROJETO_NEANDER_RAM, 1
instance = comp, \RDM|MUX0|OR~2 , RDM|MUX0|OR~2, PROJETO_NEANDER_RAM, 1
instance = comp, \RDM|MUX0|OR~0 , RDM|MUX0|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \RDM|FF0 , RDM|FF0, PROJETO_NEANDER_RAM, 1
instance = comp, \PC|FF0~0 , PC|FF0~0, PROJETO_NEANDER_RAM, 1
instance = comp, \PC|MUX0|MUX1|OR~0 , PC|MUX0|MUX1|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \PC|FF0 , PC|FF0, PROJETO_NEANDER_RAM, 1
instance = comp, \PC|MUX1|MUX2|OR~0 , PC|MUX1|MUX2|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \PC|FF1 , PC|FF1, PROJETO_NEANDER_RAM, 1
instance = comp, \REM|MUX1|OR~0 , REM|MUX1|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \REM|FF1 , REM|FF1, PROJETO_NEANDER_RAM, 1
instance = comp, \ROM0|Mux2~0 , ROM0|Mux2~0, PROJETO_NEANDER_RAM, 1
instance = comp, \RDM|MUX5|OR~0 , RDM|MUX5|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \RDM|FF5 , RDM|FF5, PROJETO_NEANDER_RAM, 1
instance = comp, \RI|FF5 , RI|FF5, PROJETO_NEANDER_RAM, 1
instance = comp, \DECOD|AND0~1 , DECOD|AND0~1, PROJETO_NEANDER_RAM, 1
instance = comp, \UC|C_RDM0|AND0 , UC|C_RDM0|AND0, PROJETO_NEANDER_RAM, 1
instance = comp, \RDM|MUX4|OR~0 , RDM|MUX4|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \RDM|FF4 , RDM|FF4, PROJETO_NEANDER_RAM, 1
instance = comp, \RI|FF4 , RI|FF4, PROJETO_NEANDER_RAM, 1
instance = comp, \DECOD|AND0~9 , DECOD|AND0~9, PROJETO_NEANDER_RAM, 1
instance = comp, \TEMP|CONT0|FF1~0 , TEMP|CONT0|FF1~0, PROJETO_NEANDER_RAM, 1
instance = comp, \TEMP|CONT0|FF1 , TEMP|CONT0|FF1, PROJETO_NEANDER_RAM, 1
instance = comp, \TEMP|CONT0|FF2~0 , TEMP|CONT0|FF2~0, PROJETO_NEANDER_RAM, 1
instance = comp, \TEMP|CONT0|FF2 , TEMP|CONT0|FF2, PROJETO_NEANDER_RAM, 1
instance = comp, \TEMP|DECOD0|AND0~0 , TEMP|DECOD0|AND0~0, PROJETO_NEANDER_RAM, 1
instance = comp, \COD|OR1~0 , COD|OR1~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX6|MUX0|OR~1 , ULA0|MUX|MUX6|MUX0|OR~1, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX1|MUX1|OR~0 , ULA0|MUX|MUX1|MUX1|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX6|MUX1|OR~0 , ULA0|MUX|MUX6|MUX1|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX6|MUX1|OR~1 , ULA0|MUX|MUX6|MUX1|OR~1, PROJETO_NEANDER_RAM, 1
instance = comp, \AC|FF1 , AC|FF1, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX1|MUX0|OR~0 , ULA0|MUX|MUX1|MUX0|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX6|MUX0|OR~2 , ULA0|MUX|MUX6|MUX0|OR~2, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|MUX|MUX6|MUX0|OR~3 , ULA0|MUX|MUX6|MUX0|OR~3, PROJETO_NEANDER_RAM, 1
instance = comp, \AC|FF0~feeder , AC|FF0~feeder, PROJETO_NEANDER_RAM, 1
instance = comp, \AC|FF0 , AC|FF0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT0|OUT_A|OR~0 , DISP_OUT0|OUT_A|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \UC|C_REM0|AND3 , UC|C_REM0|AND3, PROJETO_NEANDER_RAM, 1
instance = comp, \UC|ULA_Y0|AND0 , UC|ULA_Y0|AND0, PROJETO_NEANDER_RAM, 1
instance = comp, \UC|ULA_ADD0|AND0 , UC|ULA_ADD0|AND0, PROJETO_NEANDER_RAM, 1
instance = comp, \DECOD|AND0~6 , DECOD|AND0~6, PROJETO_NEANDER_RAM, 1
instance = comp, \UC|ULA_AND0|AND0 , UC|ULA_AND0|AND0, PROJETO_NEANDER_RAM, 1
instance = comp, \UC|ULA_OR0|AND0 , UC|ULA_OR0|AND0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT0|inst|OR~0 , DISP_OUT0|inst|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT0|OUT_C|OR~0 , DISP_OUT0|OUT_C|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT0|OUT_D|OR~0 , DISP_OUT0|OUT_D|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT0|OUT_E|OR~0 , DISP_OUT0|OUT_E|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT0|OUT_F|OR~0 , DISP_OUT0|OUT_F|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT0|OUT_G|OR~0 , DISP_OUT0|OUT_G|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT1|OUT_A|OR~0 , DISP_OUT1|OUT_A|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT1|inst|OR~0 , DISP_OUT1|inst|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT1|OUT_C|OR~0 , DISP_OUT1|OUT_C|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT1|OUT_D|OR~0 , DISP_OUT1|OUT_D|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT1|OUT_E|OR~0 , DISP_OUT1|OUT_E|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT1|OUT_F|OR~0 , DISP_OUT1|OUT_F|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT1|OUT_G|OR~0 , DISP_OUT1|OUT_G|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT2|OUT_A|OR~0 , DISP_OUT2|OUT_A|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT2|inst|OR~0 , DISP_OUT2|inst|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT2|OUT_C|OR~0 , DISP_OUT2|OUT_C|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT2|OUT_D|OR~0 , DISP_OUT2|OUT_D|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT2|OUT_E|OR~0 , DISP_OUT2|OUT_E|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT2|OUT_F|OR~0 , DISP_OUT2|OUT_F|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT2|OUT_G|OR~0 , DISP_OUT2|OUT_G|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \PC|XOR5 , PC|XOR5, PROJETO_NEANDER_RAM, 1
instance = comp, \PC|MUX6|MUX2|OR~0 , PC|MUX6|MUX2|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \PC|FF6 , PC|FF6, PROJETO_NEANDER_RAM, 1
instance = comp, \PC|XOR6 , PC|XOR6, PROJETO_NEANDER_RAM, 1
instance = comp, \PC|MUX7|MUX2|OR~0 , PC|MUX7|MUX2|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \PC|FF7 , PC|FF7, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT3|OUT_A|OR~0 , DISP_OUT3|OUT_A|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT3|inst|OR~0 , DISP_OUT3|inst|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT3|OUT_C|OR~0 , DISP_OUT3|OUT_C|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT3|OUT_D|OR~0 , DISP_OUT3|OUT_D|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT3|OUT_E|OR~0 , DISP_OUT3|OUT_E|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT3|OUT_F|OR~0 , DISP_OUT3|OUT_F|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \DISP_OUT3|OUT_G|OR~0 , DISP_OUT3|OUT_G|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \UC|WRITE0|AND0 , UC|WRITE0|AND0, PROJETO_NEANDER_RAM, 1
instance = comp, \STEP_UP~input , STEP_UP~input, PROJETO_NEANDER_RAM, 1
instance = comp, \RUN_STEP~input , RUN_STEP~input, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD23~0 , FD0|FFD23~0, PROJETO_NEANDER_RAM, 1
instance = comp, \FD0|FFD23 , FD0|FFD23, PROJETO_NEANDER_RAM, 1
instance = comp, \RSM0|MUX0|OR , RSM0|MUX0|OR, PROJETO_NEANDER_RAM, 1
instance = comp, \RSM0|MUX0|OR~clkctrl , RSM0|MUX0|OR~clkctrl, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|Z|inst~0 , ULA0|Z|inst~0, PROJETO_NEANDER_RAM, 1
instance = comp, \ULA0|Z|inst , ULA0|Z|inst, PROJETO_NEANDER_RAM, 1
instance = comp, \NZ|FF1 , NZ|FF1, PROJETO_NEANDER_RAM, 1
instance = comp, \REM|MUX6|OR~0 , REM|MUX6|OR~0, PROJETO_NEANDER_RAM, 1
instance = comp, \REM|FF6 , REM|FF6, PROJETO_NEANDER_RAM, 1
instance = comp, \RI|FF3~feeder , RI|FF3~feeder, PROJETO_NEANDER_RAM, 1
instance = comp, \RI|FF3 , RI|FF3, PROJETO_NEANDER_RAM, 1
instance = comp, \RI|FF2~feeder , RI|FF2~feeder, PROJETO_NEANDER_RAM, 1
instance = comp, \RI|FF2 , RI|FF2, PROJETO_NEANDER_RAM, 1
instance = comp, \RI|FF1 , RI|FF1, PROJETO_NEANDER_RAM, 1
instance = comp, \RI|FF0~feeder , RI|FF0~feeder, PROJETO_NEANDER_RAM, 1
instance = comp, \RI|FF0 , RI|FF0, PROJETO_NEANDER_RAM, 1
instance = comp, \TEMP|DECOD0|AND0~3 , TEMP|DECOD0|AND0~3, PROJETO_NEANDER_RAM, 1
instance = comp, \TEMP|DECOD0|AND0~2 , TEMP|DECOD0|AND0~2, PROJETO_NEANDER_RAM, 1
