

================================================================
== Vivado HLS Report for 'kernel0'
================================================================
* Date:           Sun Mar 22 14:27:22 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      135|      147| 0.675 us | 0.735 us |  110|  121| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.45>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%C_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %C_V)" [src/kernel_xilinx.cpp:818]   --->   Operation 18 'read' 'C_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%B_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %B_V)" [src/kernel_xilinx.cpp:818]   --->   Operation 19 'read' 'B_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%A_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %A_V)" [src/kernel_xilinx.cpp:818]   --->   Operation 20 'read' 'A_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%C_V_c = alloca i32, align 4" [src/kernel_xilinx.cpp:818]   --->   Operation 21 'alloca' 'C_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%B_V_c = alloca i32, align 4" [src/kernel_xilinx.cpp:818]   --->   Operation 22 'alloca' 'B_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%A_V_c = alloca i32, align 4" [src/kernel_xilinx.cpp:818]   --->   Operation 23 'alloca' 'A_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%fifo_A_A_IO_L2_in_0_s = alloca i128, align 8" [src/kernel_xilinx.cpp:831]   --->   Operation 24 'alloca' 'fifo_A_A_IO_L2_in_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%fifo_A_A_IO_L2_in_1_s = alloca i128, align 8" [src/kernel_xilinx.cpp:833]   --->   Operation 25 'alloca' 'fifo_A_A_IO_L2_in_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%fifo_B_B_IO_L2_in_0_s = alloca i128, align 8" [src/kernel_xilinx.cpp:837]   --->   Operation 26 'alloca' 'fifo_B_B_IO_L2_in_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%fifo_B_B_IO_L2_in_1_s = alloca i128, align 8" [src/kernel_xilinx.cpp:839]   --->   Operation 27 'alloca' 'fifo_B_B_IO_L2_in_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%fifo_A_PE_0_0_V_V = alloca i64, align 8" [src/kernel_xilinx.cpp:843]   --->   Operation 28 'alloca' 'fifo_A_PE_0_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%fifo_A_PE_0_1_V_V = alloca i64, align 8" [src/kernel_xilinx.cpp:845]   --->   Operation 29 'alloca' 'fifo_A_PE_0_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%fifo_A_PE_0_2_V_V = alloca i64, align 8" [src/kernel_xilinx.cpp:847]   --->   Operation 30 'alloca' 'fifo_A_PE_0_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%fifo_A_PE_1_0_V_V = alloca i64, align 8" [src/kernel_xilinx.cpp:849]   --->   Operation 31 'alloca' 'fifo_A_PE_1_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%fifo_A_PE_1_1_V_V = alloca i64, align 8" [src/kernel_xilinx.cpp:851]   --->   Operation 32 'alloca' 'fifo_A_PE_1_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%fifo_A_PE_1_2_V_V = alloca i64, align 8" [src/kernel_xilinx.cpp:853]   --->   Operation 33 'alloca' 'fifo_A_PE_1_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%fifo_B_PE_0_0_V_V = alloca i64, align 8" [src/kernel_xilinx.cpp:855]   --->   Operation 34 'alloca' 'fifo_B_PE_0_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%fifo_B_PE_1_0_V_V = alloca i64, align 8" [src/kernel_xilinx.cpp:857]   --->   Operation 35 'alloca' 'fifo_B_PE_1_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%fifo_B_PE_2_0_V_V = alloca i64, align 8" [src/kernel_xilinx.cpp:859]   --->   Operation 36 'alloca' 'fifo_B_PE_2_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%fifo_B_PE_0_1_V_V = alloca i64, align 8" [src/kernel_xilinx.cpp:861]   --->   Operation 37 'alloca' 'fifo_B_PE_0_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%fifo_B_PE_1_1_V_V = alloca i64, align 8" [src/kernel_xilinx.cpp:863]   --->   Operation 38 'alloca' 'fifo_B_PE_1_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%fifo_B_PE_2_1_V_V = alloca i64, align 8" [src/kernel_xilinx.cpp:865]   --->   Operation 39 'alloca' 'fifo_B_PE_2_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%fifo_C_drain_PE_0_0_s = alloca i32, align 4" [src/kernel_xilinx.cpp:867]   --->   Operation 40 'alloca' 'fifo_C_drain_PE_0_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%fifo_C_drain_PE_1_0_s = alloca i32, align 4" [src/kernel_xilinx.cpp:869]   --->   Operation 41 'alloca' 'fifo_C_drain_PE_1_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%fifo_C_drain_PE_0_1_s = alloca i32, align 4" [src/kernel_xilinx.cpp:871]   --->   Operation 42 'alloca' 'fifo_C_drain_PE_0_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%fifo_C_drain_PE_1_1_s = alloca i32, align 4" [src/kernel_xilinx.cpp:873]   --->   Operation 43 'alloca' 'fifo_C_drain_PE_1_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_6 = alloca i64, align 8" [src/kernel_xilinx.cpp:877]   --->   Operation 44 'alloca' 'fifo_C_drain_C_drain_6' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_7 = alloca i64, align 8" [src/kernel_xilinx.cpp:879]   --->   Operation 45 'alloca' 'fifo_C_drain_C_drain_7' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_8 = alloca i64, align 8" [src/kernel_xilinx.cpp:883]   --->   Operation 46 'alloca' 'fifo_C_drain_C_drain_8' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_9 = alloca i64, align 8" [src/kernel_xilinx.cpp:885]   --->   Operation 47 'alloca' 'fifo_C_drain_C_drain_9' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_10 = alloca i64, align 8" [src/kernel_xilinx.cpp:889]   --->   Operation 48 'alloca' 'fifo_C_drain_C_drain_10' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_11 = alloca i64, align 8" [src/kernel_xilinx.cpp:891]   --->   Operation 49 'alloca' 'fifo_C_drain_C_drain_11' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 50 [1/1] (1.45ns)   --->   "call void @kernel0.entry6(i32 %A_V_read, i32 %B_V_read, i32 %C_V_read, i32* %A_V_c, i32* %B_V_c, i32* %C_V_c)" [src/kernel_xilinx.cpp:818]   --->   Operation 50 'call' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (0.00ns)   --->   "call fastcc void @A_IO_L3_in(i128* %gmem_A, i32* nocapture %A_V_c, i128* %fifo_A_A_IO_L2_in_0_s)" [src/kernel_xilinx.cpp:896]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 52 [2/2] (0.00ns)   --->   "call fastcc void @B_IO_L3_in(i128* %gmem_B, i32* nocapture %B_V_c, i128* %fifo_B_B_IO_L2_in_0_s)" [src/kernel_xilinx.cpp:921]   --->   Operation 52 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (0.00ns)   --->   "call fastcc void @A_IO_L3_in(i128* %gmem_A, i32* nocapture %A_V_c, i128* %fifo_A_A_IO_L2_in_0_s)" [src/kernel_xilinx.cpp:896]   --->   Operation 53 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 54 [1/2] (0.00ns)   --->   "call fastcc void @B_IO_L3_in(i128* %gmem_B, i32* nocapture %B_V_c, i128* %fifo_B_B_IO_L2_in_0_s)" [src/kernel_xilinx.cpp:921]   --->   Operation 54 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (0.00ns)   --->   "call fastcc void @A_IO_L2_in(i128* %fifo_A_A_IO_L2_in_0_s, i128* %fifo_A_A_IO_L2_in_1_s, i64* %fifo_A_PE_0_0_V_V)" [src/kernel_xilinx.cpp:903]   --->   Operation 55 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 56 [2/2] (0.00ns)   --->   "call fastcc void @B_IO_L2_in(i128* %fifo_B_B_IO_L2_in_0_s, i128* %fifo_B_B_IO_L2_in_1_s, i64* %fifo_B_PE_0_0_V_V)" [src/kernel_xilinx.cpp:928]   --->   Operation 56 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 57 [1/2] (0.00ns)   --->   "call fastcc void @A_IO_L2_in(i128* %fifo_A_A_IO_L2_in_0_s, i128* %fifo_A_A_IO_L2_in_1_s, i64* %fifo_A_PE_0_0_V_V)" [src/kernel_xilinx.cpp:903]   --->   Operation 57 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 58 [1/2] (0.00ns)   --->   "call fastcc void @B_IO_L2_in(i128* %fifo_B_B_IO_L2_in_0_s, i128* %fifo_B_B_IO_L2_in_1_s, i64* %fifo_B_PE_0_0_V_V)" [src/kernel_xilinx.cpp:928]   --->   Operation 58 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 59 [2/2] (0.00ns)   --->   "call fastcc void @A_IO_L2_in_tail(i128* %fifo_A_A_IO_L2_in_1_s, i64* %fifo_A_PE_1_0_V_V)" [src/kernel_xilinx.cpp:912]   --->   Operation 59 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 60 [2/2] (0.00ns)   --->   "call fastcc void @B_IO_L2_in_tail(i128* %fifo_B_B_IO_L2_in_1_s, i64* %fifo_B_PE_0_1_V_V)" [src/kernel_xilinx.cpp:937]   --->   Operation 60 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 61 [2/2] (0.00ns)   --->   "call fastcc void @PE139(i64* %fifo_A_PE_0_0_V_V, i64* %fifo_A_PE_0_1_V_V, i64* %fifo_B_PE_0_0_V_V, i64* %fifo_B_PE_1_0_V_V, i32* %fifo_C_drain_PE_0_0_s)" [src/kernel_xilinx.cpp:946]   --->   Operation 61 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 62 [1/2] (0.00ns)   --->   "call fastcc void @A_IO_L2_in_tail(i128* %fifo_A_A_IO_L2_in_1_s, i64* %fifo_A_PE_1_0_V_V)" [src/kernel_xilinx.cpp:912]   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 63 [1/2] (0.00ns)   --->   "call fastcc void @B_IO_L2_in_tail(i128* %fifo_B_B_IO_L2_in_1_s, i64* %fifo_B_PE_0_1_V_V)" [src/kernel_xilinx.cpp:937]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 64 [1/2] (0.00ns)   --->   "call fastcc void @PE139(i64* %fifo_A_PE_0_0_V_V, i64* %fifo_A_PE_0_1_V_V, i64* %fifo_B_PE_0_0_V_V, i64* %fifo_B_PE_1_0_V_V, i32* %fifo_C_drain_PE_0_0_s)" [src/kernel_xilinx.cpp:946]   --->   Operation 64 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 65 [2/2] (0.00ns)   --->   "call fastcc void @PE140(i64* %fifo_A_PE_0_1_V_V, i64* %fifo_A_PE_0_2_V_V, i64* %fifo_B_PE_0_1_V_V, i64* %fifo_B_PE_1_1_V_V, i32* %fifo_C_drain_PE_0_1_s)" [src/kernel_xilinx.cpp:958]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 66 [2/2] (0.00ns)   --->   "call fastcc void @PE142(i64* %fifo_A_PE_1_0_V_V, i64* %fifo_A_PE_1_1_V_V, i64* %fifo_B_PE_1_0_V_V, i64* %fifo_B_PE_2_0_V_V, i32* %fifo_C_drain_PE_1_0_s)" [src/kernel_xilinx.cpp:972]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 67 [2/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L1_out_he(i64* %fifo_C_drain_C_drain_6, i32* %fifo_C_drain_PE_0_0_s)" [src/kernel_xilinx.cpp:1001]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @PE140(i64* %fifo_A_PE_0_1_V_V, i64* %fifo_A_PE_0_2_V_V, i64* %fifo_B_PE_0_1_V_V, i64* %fifo_B_PE_1_1_V_V, i32* %fifo_C_drain_PE_0_1_s)" [src/kernel_xilinx.cpp:958]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 69 [1/2] (0.00ns)   --->   "call fastcc void @PE142(i64* %fifo_A_PE_1_0_V_V, i64* %fifo_A_PE_1_1_V_V, i64* %fifo_B_PE_1_0_V_V, i64* %fifo_B_PE_2_0_V_V, i32* %fifo_C_drain_PE_1_0_s)" [src/kernel_xilinx.cpp:972]   --->   Operation 69 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 70 [1/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L1_out_he(i64* %fifo_C_drain_C_drain_6, i32* %fifo_C_drain_PE_0_0_s)" [src/kernel_xilinx.cpp:1001]   --->   Operation 70 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 71 [2/2] (0.00ns)   --->   "call fastcc void @PE_A_dummy141(i64* %fifo_A_PE_0_2_V_V)" [src/kernel_xilinx.cpp:969]   --->   Operation 71 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 72 [2/2] (0.00ns)   --->   "call fastcc void @PE_B_dummy143(i64* %fifo_B_PE_2_0_V_V)" [src/kernel_xilinx.cpp:983]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 73 [2/2] (0.00ns)   --->   "call fastcc void @PE(i64* %fifo_A_PE_1_1_V_V, i64* %fifo_A_PE_1_2_V_V, i64* %fifo_B_PE_1_1_V_V, i64* %fifo_B_PE_2_1_V_V, i32* %fifo_C_drain_PE_1_1_s)" [src/kernel_xilinx.cpp:986]   --->   Operation 73 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 74 [2/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L1_out145(i64* %fifo_C_drain_C_drain_6, i64* %fifo_C_drain_C_drain_7, i32* %fifo_C_drain_PE_1_0_s)" [src/kernel_xilinx.cpp:1011]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 75 [2/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L1_out_he.1(i64* %fifo_C_drain_C_drain_8, i32* %fifo_C_drain_PE_0_1_s)" [src/kernel_xilinx.cpp:1021]   --->   Operation 75 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 76 [1/2] (0.00ns)   --->   "call fastcc void @PE_A_dummy141(i64* %fifo_A_PE_0_2_V_V)" [src/kernel_xilinx.cpp:969]   --->   Operation 76 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 77 [1/2] (0.00ns)   --->   "call fastcc void @PE_B_dummy143(i64* %fifo_B_PE_2_0_V_V)" [src/kernel_xilinx.cpp:983]   --->   Operation 77 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 78 [1/2] (0.00ns)   --->   "call fastcc void @PE(i64* %fifo_A_PE_1_1_V_V, i64* %fifo_A_PE_1_2_V_V, i64* %fifo_B_PE_1_1_V_V, i64* %fifo_B_PE_2_1_V_V, i32* %fifo_C_drain_PE_1_1_s)" [src/kernel_xilinx.cpp:986]   --->   Operation 78 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 79 [1/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L1_out145(i64* %fifo_C_drain_C_drain_6, i64* %fifo_C_drain_C_drain_7, i32* %fifo_C_drain_PE_1_0_s)" [src/kernel_xilinx.cpp:1011]   --->   Operation 79 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 80 [1/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L1_out_he.1(i64* %fifo_C_drain_C_drain_8, i32* %fifo_C_drain_PE_0_1_s)" [src/kernel_xilinx.cpp:1021]   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 81 [2/2] (0.00ns)   --->   "call fastcc void @PE_A_dummy(i64* %fifo_A_PE_1_2_V_V)" [src/kernel_xilinx.cpp:997]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 82 [2/2] (0.00ns)   --->   "call fastcc void @PE_B_dummy(i64* %fifo_B_PE_2_1_V_V)" [src/kernel_xilinx.cpp:998]   --->   Operation 82 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 83 [2/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L1_out(i64* %fifo_C_drain_C_drain_8, i64* %fifo_C_drain_C_drain_9, i32* %fifo_C_drain_PE_1_1_s)" [src/kernel_xilinx.cpp:1031]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 84 [2/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L2_out_he(i64* %fifo_C_drain_C_drain_10, i64* %fifo_C_drain_C_drain_7)" [src/kernel_xilinx.cpp:1041]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 85 [1/2] (0.00ns)   --->   "call fastcc void @PE_A_dummy(i64* %fifo_A_PE_1_2_V_V)" [src/kernel_xilinx.cpp:997]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 86 [1/2] (0.00ns)   --->   "call fastcc void @PE_B_dummy(i64* %fifo_B_PE_2_1_V_V)" [src/kernel_xilinx.cpp:998]   --->   Operation 86 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 87 [1/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L1_out(i64* %fifo_C_drain_C_drain_8, i64* %fifo_C_drain_C_drain_9, i32* %fifo_C_drain_PE_1_1_s)" [src/kernel_xilinx.cpp:1031]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 88 [1/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L2_out_he(i64* %fifo_C_drain_C_drain_10, i64* %fifo_C_drain_C_drain_7)" [src/kernel_xilinx.cpp:1041]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 89 [2/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L2_out(i64* %fifo_C_drain_C_drain_10, i64* %fifo_C_drain_C_drain_11, i64* %fifo_C_drain_C_drain_9)" [src/kernel_xilinx.cpp:1050]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 90 [1/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L2_out(i64* %fifo_C_drain_C_drain_10, i64* %fifo_C_drain_C_drain_11, i64* %fifo_C_drain_C_drain_9)" [src/kernel_xilinx.cpp:1050]   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 91 [2/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L3_out(i64* %gmem_C, i32* nocapture %C_V_c, i64* %fifo_C_drain_C_drain_11)" [src/kernel_xilinx.cpp:1059]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %gmem_C), !map !162"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %gmem_B), !map !168"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %gmem_A), !map !174"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [src/kernel_xilinx.cpp:828]   --->   Operation 95 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @kernel0_str) nounwind"   --->   Operation 96 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @fifo_A_A_IO_L2_in_0_s, i32 1, [1 x i8]* @p_str146, [1 x i8]* @p_str146, i32 1, i32 1, i128* %fifo_A_A_IO_L2_in_0_s, i128* %fifo_A_A_IO_L2_in_0_s)"   --->   Operation 97 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_A_A_IO_L2_in_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str147, i32 0, i32 0, [1 x i8]* @p_str148, [1 x i8]* @p_str149, [1 x i8]* @p_str150, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str151, [1 x i8]* @p_str152)"   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @fifo_A_A_IO_L2_in_1_s, i32 1, [1 x i8]* @p_str153, [1 x i8]* @p_str153, i32 1, i32 1, i128* %fifo_A_A_IO_L2_in_1_s, i128* %fifo_A_A_IO_L2_in_1_s)"   --->   Operation 99 'specchannel' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_A_A_IO_L2_in_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str154, i32 0, i32 0, [1 x i8]* @p_str155, [1 x i8]* @p_str156, [1 x i8]* @p_str157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str158, [1 x i8]* @p_str159)"   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 101 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @fifo_B_B_IO_L2_in_0_s, i32 1, [1 x i8]* @p_str160, [1 x i8]* @p_str160, i32 1, i32 1, i128* %fifo_B_B_IO_L2_in_0_s, i128* %fifo_B_B_IO_L2_in_0_s)"   --->   Operation 101 'specchannel' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_B_B_IO_L2_in_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str161, i32 0, i32 0, [1 x i8]* @p_str162, [1 x i8]* @p_str163, [1 x i8]* @p_str164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str165, [1 x i8]* @p_str166)"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @fifo_B_B_IO_L2_in_1_s, i32 1, [1 x i8]* @p_str167, [1 x i8]* @p_str167, i32 1, i32 1, i128* %fifo_B_B_IO_L2_in_1_s, i128* %fifo_B_B_IO_L2_in_1_s)"   --->   Operation 103 'specchannel' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_B_B_IO_L2_in_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str168, i32 0, i32 0, [1 x i8]* @p_str169, [1 x i8]* @p_str170, [1 x i8]* @p_str171, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str172, [1 x i8]* @p_str173)"   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 105 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_0_0_OC_V_O, i32 1, [1 x i8]* @p_str174, [1 x i8]* @p_str174, i32 1, i32 1, i64* %fifo_A_PE_0_0_V_V, i64* %fifo_A_PE_0_0_V_V)"   --->   Operation 105 'specchannel' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_A_PE_0_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str175, i32 0, i32 0, [1 x i8]* @p_str176, [1 x i8]* @p_str177, [1 x i8]* @p_str178, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str179, [1 x i8]* @p_str180)"   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 107 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_0_1_OC_V_O, i32 1, [1 x i8]* @p_str181, [1 x i8]* @p_str181, i32 1, i32 1, i64* %fifo_A_PE_0_1_V_V, i64* %fifo_A_PE_0_1_V_V)"   --->   Operation 107 'specchannel' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_A_PE_0_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str182, i32 0, i32 0, [1 x i8]* @p_str183, [1 x i8]* @p_str184, [1 x i8]* @p_str185, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str186, [1 x i8]* @p_str187)"   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_0_2_OC_V_O, i32 1, [1 x i8]* @p_str188, [1 x i8]* @p_str188, i32 1, i32 1, i64* %fifo_A_PE_0_2_V_V, i64* %fifo_A_PE_0_2_V_V)"   --->   Operation 109 'specchannel' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_A_PE_0_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str189, i32 0, i32 0, [1 x i8]* @p_str190, [1 x i8]* @p_str191, [1 x i8]* @p_str192, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str193, [1 x i8]* @p_str194)"   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_1_0_OC_V_O, i32 1, [1 x i8]* @p_str195, [1 x i8]* @p_str195, i32 1, i32 1, i64* %fifo_A_PE_1_0_V_V, i64* %fifo_A_PE_1_0_V_V)"   --->   Operation 111 'specchannel' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_A_PE_1_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str196, i32 0, i32 0, [1 x i8]* @p_str197, [1 x i8]* @p_str198, [1 x i8]* @p_str199, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str200, [1 x i8]* @p_str201)"   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_1_1_OC_V_O, i32 1, [1 x i8]* @p_str202, [1 x i8]* @p_str202, i32 1, i32 1, i64* %fifo_A_PE_1_1_V_V, i64* %fifo_A_PE_1_1_V_V)"   --->   Operation 113 'specchannel' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_A_PE_1_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str203, i32 0, i32 0, [1 x i8]* @p_str204, [1 x i8]* @p_str205, [1 x i8]* @p_str206, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str207, [1 x i8]* @p_str208)"   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 115 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_1_2_OC_V_O, i32 1, [1 x i8]* @p_str209, [1 x i8]* @p_str209, i32 1, i32 1, i64* %fifo_A_PE_1_2_V_V, i64* %fifo_A_PE_1_2_V_V)"   --->   Operation 115 'specchannel' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_A_PE_1_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str210, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str212, [1 x i8]* @p_str213, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str214, [1 x i8]* @p_str215)"   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_0_0_OC_V_O, i32 1, [1 x i8]* @p_str216, [1 x i8]* @p_str216, i32 1, i32 1, i64* %fifo_B_PE_0_0_V_V, i64* %fifo_B_PE_0_0_V_V)"   --->   Operation 117 'specchannel' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_B_PE_0_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str217, i32 0, i32 0, [1 x i8]* @p_str218, [1 x i8]* @p_str219, [1 x i8]* @p_str220, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str221, [1 x i8]* @p_str222)"   --->   Operation 118 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_1_0_OC_V_O, i32 1, [1 x i8]* @p_str223, [1 x i8]* @p_str223, i32 1, i32 1, i64* %fifo_B_PE_1_0_V_V, i64* %fifo_B_PE_1_0_V_V)"   --->   Operation 119 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_B_PE_1_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str224, i32 0, i32 0, [1 x i8]* @p_str225, [1 x i8]* @p_str226, [1 x i8]* @p_str227, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str228, [1 x i8]* @p_str229)"   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_2_0_OC_V_O, i32 1, [1 x i8]* @p_str230, [1 x i8]* @p_str230, i32 1, i32 1, i64* %fifo_B_PE_2_0_V_V, i64* %fifo_B_PE_2_0_V_V)"   --->   Operation 121 'specchannel' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_B_PE_2_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str231, i32 0, i32 0, [1 x i8]* @p_str232, [1 x i8]* @p_str233, [1 x i8]* @p_str234, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str235, [1 x i8]* @p_str236)"   --->   Operation 122 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_0_1_OC_V_O, i32 1, [1 x i8]* @p_str237, [1 x i8]* @p_str237, i32 1, i32 1, i64* %fifo_B_PE_0_1_V_V, i64* %fifo_B_PE_0_1_V_V)"   --->   Operation 123 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_B_PE_0_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str238, i32 0, i32 0, [1 x i8]* @p_str239, [1 x i8]* @p_str240, [1 x i8]* @p_str241, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str242, [1 x i8]* @p_str243)"   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_1_1_OC_V_O, i32 1, [1 x i8]* @p_str244, [1 x i8]* @p_str244, i32 1, i32 1, i64* %fifo_B_PE_1_1_V_V, i64* %fifo_B_PE_1_1_V_V)"   --->   Operation 125 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_B_PE_1_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str245, i32 0, i32 0, [1 x i8]* @p_str246, [1 x i8]* @p_str247, [1 x i8]* @p_str248, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str249, [1 x i8]* @p_str250)"   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_2_1_OC_V_O, i32 1, [1 x i8]* @p_str251, [1 x i8]* @p_str251, i32 1, i32 1, i64* %fifo_B_PE_2_1_V_V, i64* %fifo_B_PE_2_1_V_V)"   --->   Operation 127 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_B_PE_2_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str252, i32 0, i32 0, [1 x i8]* @p_str253, [1 x i8]* @p_str254, [1 x i8]* @p_str255, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str256, [1 x i8]* @p_str257)"   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_0_0_s, i32 1, [1 x i8]* @p_str258, [1 x i8]* @p_str258, i32 1, i32 1, i32* %fifo_C_drain_PE_0_0_s, i32* %fifo_C_drain_PE_0_0_s)"   --->   Operation 129 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_C_drain_PE_0_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str259, i32 0, i32 0, [1 x i8]* @p_str260, [1 x i8]* @p_str261, [1 x i8]* @p_str262, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str263, [1 x i8]* @p_str264)"   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_1_0_s, i32 1, [1 x i8]* @p_str265, [1 x i8]* @p_str265, i32 1, i32 1, i32* %fifo_C_drain_PE_1_0_s, i32* %fifo_C_drain_PE_1_0_s)"   --->   Operation 131 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_C_drain_PE_1_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str266, i32 0, i32 0, [1 x i8]* @p_str267, [1 x i8]* @p_str268, [1 x i8]* @p_str269, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str270, [1 x i8]* @p_str271)"   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_0_1_s, i32 1, [1 x i8]* @p_str272, [1 x i8]* @p_str272, i32 1, i32 1, i32* %fifo_C_drain_PE_0_1_s, i32* %fifo_C_drain_PE_0_1_s)"   --->   Operation 133 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_C_drain_PE_0_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str273, i32 0, i32 0, [1 x i8]* @p_str274, [1 x i8]* @p_str275, [1 x i8]* @p_str276, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str277, [1 x i8]* @p_str278)"   --->   Operation 134 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_1_1_s, i32 1, [1 x i8]* @p_str279, [1 x i8]* @p_str279, i32 1, i32 1, i32* %fifo_C_drain_PE_1_1_s, i32* %fifo_C_drain_PE_1_1_s)"   --->   Operation 135 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_C_drain_PE_1_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str280, i32 0, i32 0, [1 x i8]* @p_str281, [1 x i8]* @p_str282, [1 x i8]* @p_str283, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str284, [1 x i8]* @p_str285)"   --->   Operation 136 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_5, i32 1, [1 x i8]* @p_str286, [1 x i8]* @p_str286, i32 1, i32 1, i64* %fifo_C_drain_C_drain_6, i64* %fifo_C_drain_C_drain_6)"   --->   Operation 137 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str287, i32 0, i32 0, [1 x i8]* @p_str288, [1 x i8]* @p_str289, [1 x i8]* @p_str290, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str291, [1 x i8]* @p_str292)"   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_4, i32 1, [1 x i8]* @p_str293, [1 x i8]* @p_str293, i32 1, i32 1, i64* %fifo_C_drain_C_drain_7, i64* %fifo_C_drain_C_drain_7)"   --->   Operation 139 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str294, i32 0, i32 0, [1 x i8]* @p_str295, [1 x i8]* @p_str296, [1 x i8]* @p_str297, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str298, [1 x i8]* @p_str299)"   --->   Operation 140 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_3, i32 1, [1 x i8]* @p_str300, [1 x i8]* @p_str300, i32 1, i32 1, i64* %fifo_C_drain_C_drain_8, i64* %fifo_C_drain_C_drain_8)"   --->   Operation 141 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str301, i32 0, i32 0, [1 x i8]* @p_str302, [1 x i8]* @p_str303, [1 x i8]* @p_str304, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str305, [1 x i8]* @p_str306)"   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_2, i32 1, [1 x i8]* @p_str307, [1 x i8]* @p_str307, i32 1, i32 1, i64* %fifo_C_drain_C_drain_9, i64* %fifo_C_drain_C_drain_9)"   --->   Operation 143 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str308, i32 0, i32 0, [1 x i8]* @p_str309, [1 x i8]* @p_str310, [1 x i8]* @p_str311, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str312, [1 x i8]* @p_str313)"   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecChannel([37 x i8]* @fifo_C_drain_C_drain_1, i32 1, [1 x i8]* @p_str314, [1 x i8]* @p_str314, i32 1, i32 1, i64* %fifo_C_drain_C_drain_10, i64* %fifo_C_drain_C_drain_10)"   --->   Operation 145 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str315, i32 0, i32 0, [1 x i8]* @p_str316, [1 x i8]* @p_str317, [1 x i8]* @p_str318, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str319, [1 x i8]* @p_str320)"   --->   Operation 146 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecChannel([37 x i8]* @fifo_C_drain_C_drain, i32 1, [1 x i8]* @p_str321, [1 x i8]* @p_str321, i32 1, i32 1, i64* %fifo_C_drain_C_drain_11, i64* %fifo_C_drain_C_drain_11)"   --->   Operation 147 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_C_drain_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str322, i32 0, i32 0, [1 x i8]* @p_str323, [1 x i8]* @p_str324, [1 x i8]* @p_str325, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str326, [1 x i8]* @p_str327)"   --->   Operation 148 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %gmem_A, [6 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [7 x i8]* @p_str31, [6 x i8]* @p_str32, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/kernel_xilinx.cpp:820]   --->   Operation 149 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %gmem_B, [6 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [7 x i8]* @p_str33, [6 x i8]* @p_str32, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/kernel_xilinx.cpp:821]   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %gmem_C, [6 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [7 x i8]* @p_str34, [6 x i8]* @p_str32, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/kernel_xilinx.cpp:822]   --->   Operation 151 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %A_V, [10 x i8]* @p_str35, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str36, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/kernel_xilinx.cpp:823]   --->   Operation 152 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %B_V, [10 x i8]* @p_str35, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str36, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/kernel_xilinx.cpp:824]   --->   Operation 153 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %C_V, [10 x i8]* @p_str35, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str36, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/kernel_xilinx.cpp:825]   --->   Operation 154 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str35, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str36, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/kernel_xilinx.cpp:826]   --->   Operation 155 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 156 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecChannel([6 x i8]* @A_OC_V_c_str, i32 1, [1 x i8]* @p_str44, [1 x i8]* @p_str44, i32 2, i32 0, i32* %A_V_c, i32* %A_V_c)" [src/kernel_xilinx.cpp:818]   --->   Operation 156 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %A_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str45, i32 0, i32 0, [1 x i8]* @p_str46, [1 x i8]* @p_str47, [1 x i8]* @p_str48, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str49, [1 x i8]* @p_str50)" [src/kernel_xilinx.cpp:818]   --->   Operation 157 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecChannel([6 x i8]* @B_OC_V_c_str, i32 1, [1 x i8]* @p_str51, [1 x i8]* @p_str51, i32 2, i32 0, i32* %B_V_c, i32* %B_V_c)" [src/kernel_xilinx.cpp:818]   --->   Operation 158 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %B_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str52, i32 0, i32 0, [1 x i8]* @p_str53, [1 x i8]* @p_str54, [1 x i8]* @p_str55, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str56, [1 x i8]* @p_str57)" [src/kernel_xilinx.cpp:818]   --->   Operation 159 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecChannel([6 x i8]* @C_OC_V_c_str, i32 1, [1 x i8]* @p_str58, [1 x i8]* @p_str58, i32 9, i32 0, i32* %C_V_c, i32* %C_V_c)" [src/kernel_xilinx.cpp:818]   --->   Operation 160 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %C_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str59, i32 0, i32 0, [1 x i8]* @p_str60, [1 x i8]* @p_str61, [1 x i8]* @p_str62, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str63, [1 x i8]* @p_str64)" [src/kernel_xilinx.cpp:818]   --->   Operation 161 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 162 [1/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L3_out(i64* %gmem_C, i32* nocapture %C_V_c, i64* %fifo_C_drain_C_drain_11)" [src/kernel_xilinx.cpp:1059]   --->   Operation 162 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "ret void" [src/kernel_xilinx.cpp:1065]   --->   Operation 163 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.46ns
The critical path consists of the following:
	s_axi read on port 'C_V' (src/kernel_xilinx.cpp:818) [7]  (1 ns)
	'call' operation ('call_ln818', src/kernel_xilinx.cpp:818) to 'kernel0.entry6' [109]  (1.46 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
