

================================================================
== Vitis HLS Report for 'mp_mul_89_90_Pipeline_VITIS_LOOP_157_4'
================================================================
* Date:           Tue May 20 14:33:39 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       17|  0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_157_4  |        9|       15|        10|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t_33 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 't_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%v_35 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 14 'alloca' 'v_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_8 = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 15 'alloca' 'j_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln145_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln145"   --->   Operation 16 'read' 'zext_ln145_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_14_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i_14"   --->   Operation 17 'read' 'i_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln145_2_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln145_2"   --->   Operation 18 'read' 'zext_ln145_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln145_3_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln145_3"   --->   Operation 19 'read' 'zext_ln145_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln156_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln156"   --->   Operation 20 'read' 'zext_ln156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v"   --->   Operation 21 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv"   --->   Operation 22 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln156_cast = zext i4 %zext_ln156_read"   --->   Operation 23 'zext' 'zext_ln156_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i3 %indvars_iv_read"   --->   Operation 24 'zext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %indvars_iv_cast, i4 %j_8" [src/generic/fp_generic.c:139]   --->   Operation 25 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_read, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 26 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln156_cast, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 27 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 0, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 28 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc58"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%j = load i4 %j_8" [src/generic/fp_generic.c:157]   --->   Operation 30 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.73ns)   --->   "%icmp_ln157 = icmp_eq  i4 %j, i4 8" [src/generic/fp_generic.c:157]   --->   Operation 31 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %for.inc58.split, void %for.inc63.exitStub" [src/generic/fp_generic.c:157]   --->   Operation 32 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln157 = add i4 %j, i4 1" [src/generic/fp_generic.c:157]   --->   Operation 33 'add' 'add_ln157' <Predicate = (!icmp_ln157)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln157, i4 %j_8" [src/generic/fp_generic.c:139]   --->   Operation 34 'store' 'store_ln139' <Predicate = (!icmp_ln157)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.57>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln157 = trunc i4 %j" [src/generic/fp_generic.c:157]   --->   Operation 35 'trunc' 'trunc_ln157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%lshr_ln139_1 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %j, i32 1, i32 3" [src/generic/fp_generic.c:139]   --->   Operation 36 'partselect' 'lshr_ln139_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.65ns)   --->   "%add_ln158 = add i3 %zext_ln145_3_read, i3 %lshr_ln139_1" [src/generic/fp_generic.c:158]   --->   Operation 37 'add' 'add_ln158' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i3 %add_ln158" [src/generic/fp_generic.c:158]   --->   Operation 38 'zext' 'zext_ln158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr i64 %a_0, i32 0, i32 %zext_ln158" [src/generic/fp_generic.c:158]   --->   Operation 39 'getelementptr' 'a_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.65ns)   --->   "%add_ln158_2 = add i3 %zext_ln145_2_read, i3 %lshr_ln139_1" [src/generic/fp_generic.c:158]   --->   Operation 40 'add' 'add_ln158_2' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln158_4 = zext i3 %add_ln158_2" [src/generic/fp_generic.c:158]   --->   Operation 41 'zext' 'zext_ln158_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr i64 %a_1, i32 0, i32 %zext_ln158_4" [src/generic/fp_generic.c:158]   --->   Operation 42 'getelementptr' 'a_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (2.32ns)   --->   "%a_0_load = load i3 %a_0_addr" [src/generic/fp_generic.c:158]   --->   Operation 43 'load' 'a_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 44 [2/2] (2.32ns)   --->   "%a_1_load = load i3 %a_1_addr" [src/generic/fp_generic.c:158]   --->   Operation 44 'load' 'a_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln158 = sub i4 %i_14_read, i4 %j" [src/generic/fp_generic.c:158]   --->   Operation 45 'sub' 'sub_ln158' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln158_3 = add i4 %zext_ln145_read, i4 %sub_ln158" [src/generic/fp_generic.c:158]   --->   Operation 46 'add' 'add_ln158_3' <Predicate = true> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln158_5 = zext i4 %add_ln158_3" [src/generic/fp_generic.c:158]   --->   Operation 47 'zext' 'zext_ln158_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i64 %b, i32 0, i32 %zext_ln158_5" [src/generic/fp_generic.c:158]   --->   Operation 48 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%b_load = load i4 %b_addr" [src/generic/fp_generic.c:158]   --->   Operation 49 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 3.80>
ST_3 : Operation 50 [1/2] ( I:2.32ns O:2.32ns )   --->   "%a_0_load = load i3 %a_0_addr" [src/generic/fp_generic.c:158]   --->   Operation 50 'load' 'a_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 51 [1/2] ( I:2.32ns O:2.32ns )   --->   "%a_1_load = load i3 %a_1_addr" [src/generic/fp_generic.c:158]   --->   Operation 51 'load' 'a_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 52 [1/1] (1.48ns)   --->   "%select_ln158 = select i1 %trunc_ln157, i64 %a_1_load, i64 %a_0_load" [src/generic/fp_generic.c:158]   --->   Operation 52 'select' 'select_ln158' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%al = trunc i64 %select_ln158" [src/generic/fp_generic.c:158]   --->   Operation 53 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/2] ( I:3.25ns O:3.25ns )   --->   "%b_load = load i4 %b_addr" [src/generic/fp_generic.c:158]   --->   Operation 54 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%bl = trunc i64 %b_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:158]   --->   Operation 55 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %select_ln158, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 56 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %b_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 57 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln105_63 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 58 'zext' 'zext_ln105_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 59 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln105_64 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 60 'zext' 'zext_ln105_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 61 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_64, i64 %zext_ln105_63" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 62 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105_63" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 63 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_64, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 64 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 65 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 66 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_64, i64 %zext_ln105_63" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 66 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 67 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105_63" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 68 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln106_90 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 69 'trunc' 'trunc_ln106_90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_64, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 70 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln106_91 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 71 'trunc' 'trunc_ln106_91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 72 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln106_92 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 73 'trunc' 'trunc_ln106_92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 74 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 75 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 76 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 77 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_s" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 78 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_91" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 79 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln123_51 = zext i32 %trunc_ln106_90" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 80 'zext' 'zext_ln123_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_51" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 81 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln123_52 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 82 'zext' 'zext_ln123_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_52, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 83 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 84 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 85 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.92>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln106_57 = zext i2 %tmp_142" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 86 'zext' 'zext_ln106_57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln106_58 = zext i32 %tmp_143" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 87 'zext' 'zext_ln106_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln106_59 = zext i32 %tmp_144" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 88 'zext' 'zext_ln106_59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_92" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 89 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130 = add i32 %trunc_ln106_92, i32 %tmp_143" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 90 'add' 'add_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 91 [1/1] (2.55ns)   --->   "%add_ln130_58 = add i33 %zext_ln130, i33 %zext_ln106_58" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 91 'add' 'add_ln130_58' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln130_51 = zext i33 %add_ln130_58" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 92 'zext' 'zext_ln130_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (2.55ns)   --->   "%add_ln130_59 = add i33 %zext_ln106_59, i33 %zext_ln106_57" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 93 'add' 'add_ln130_59' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_59" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 94 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln130_52 = zext i33 %add_ln130_59" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 95 'zext' 'zext_ln130_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 96 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 97 [1/1] (2.59ns)   --->   "%temp_29 = add i34 %zext_ln130_52, i34 %zext_ln130_51" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 97 'add' 'temp_29' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_29, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 98 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%v_35_load = load i64 %v_35" [src/generic/fp_generic.c:159]   --->   Operation 99 'load' 'v_35_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln125_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 100 'bitconcatenate' 'shl_ln125_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%and_ln133_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_145, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 101 'bitconcatenate' 'and_ln133_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%and_ln133_6 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_146, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 102 'bitconcatenate' 'and_ln133_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_6" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 103 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln133_5" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 104 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:159]   --->   Operation 105 'bitconcatenate' 'or_ln5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (3.52ns)   --->   "%v_115 = add i64 %or_ln5, i64 %v_35_load" [src/generic/fp_generic.c:159]   --->   Operation 106 'add' 'v_115' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_8 = xor i64 %v_115, i64 %shl_ln125_8" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 107 'xor' 'xor_ln105_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_9 = xor i64 %shl_ln125_8, i64 %v_35_load" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 108 'xor' 'xor_ln105_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105_2 = or i64 %xor_ln105_8, i64 %xor_ln105_9" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 109 'or' 'or_ln105_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_10 = xor i64 %or_ln105_2, i64 %v_115" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 110 'xor' 'xor_ln105_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_10, i32 63" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 111 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 112 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:160]   --->   Operation 113 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_4, i32 %add_ln105" [src/generic/fp_generic.c:160]   --->   Operation 114 'bitconcatenate' 'or_ln6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln6, i64 %zext_ln105" [src/generic/fp_generic.c:160]   --->   Operation 115 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_115, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 116 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.10>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%u_34_out_load = load i64 %u_34_out" [src/generic/fp_generic.c:160]   --->   Operation 117 'load' 'u_34_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (3.52ns)   --->   "%u = add i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 118 'add' 'u' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %u, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 119 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%t_33_load_4 = load i3 %t_33"   --->   Operation 139 'load' 't_33_load_4' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%v_35_load_4 = load i64 %v_35"   --->   Operation 140 'load' 'v_35_load_4' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_35_out, i64 %v_35_load_4"   --->   Operation 141 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %t_33_out, i3 %t_33_load_4"   --->   Operation 142 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 143 'ret' 'ret_ln0' <Predicate = (icmp_ln157)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 4.22>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%t_33_load = load i3 %t_33" [src/generic/fp_generic.c:161]   --->   Operation 120 'load' 't_33_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 121 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 122 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [src/generic/fp_generic.c:157]   --->   Operation 123 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_6)   --->   "%xor_ln160 = xor i64 %u, i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 124 'xor' 'xor_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_6)   --->   "%xor_ln160_4 = xor i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 125 'xor' 'xor_ln160_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_6)   --->   "%or_ln160 = or i64 %xor_ln160, i64 %xor_ln160_4" [src/generic/fp_generic.c:160]   --->   Operation 126 'or' 'or_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:160]   --->   Operation 127 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_7 = xor i1 %bit_sel1, i1 1" [src/generic/fp_generic.c:160]   --->   Operation 128 'xor' 'xor_ln160_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln160 = trunc i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 129 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln160_7, i63 %trunc_ln160" [src/generic/fp_generic.c:160]   --->   Operation 130 'bitconcatenate' 'xor_ln160_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%and_ln160 = and i64 %xor_ln160_5, i64 %add_ln133" [src/generic/fp_generic.c:160]   --->   Operation 131 'and' 'and_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln160_6 = xor i64 %or_ln160, i64 %u" [src/generic/fp_generic.c:160]   --->   Operation 132 'xor' 'xor_ln160_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%or_ln160_2 = or i64 %xor_ln160_6, i64 %and_ln160" [src/generic/fp_generic.c:160]   --->   Operation 133 'or' 'or_ln160_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln160_2, i32 63" [src/generic/fp_generic.c:161]   --->   Operation 134 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln161 = zext i1 %tmp" [src/generic/fp_generic.c:161]   --->   Operation 135 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (1.65ns) (out node of the LUT)   --->   "%t = add i3 %zext_ln161, i3 %t_33_load" [src/generic/fp_generic.c:161]   --->   Operation 136 'add' 't' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 %t, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 137 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.inc58" [src/generic/fp_generic.c:157]   --->   Operation 138 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln156]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln145_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ zext_ln145_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln145]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_35_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_34_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_33_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_33                    (alloca           ) [ 01111111111]
v_35                    (alloca           ) [ 01111111110]
j_8                     (alloca           ) [ 01000000000]
zext_ln145_read         (read             ) [ 01100000000]
i_14_read               (read             ) [ 01100000000]
zext_ln145_2_read       (read             ) [ 01100000000]
zext_ln145_3_read       (read             ) [ 01100000000]
zext_ln156_read         (read             ) [ 00000000000]
v_read                  (read             ) [ 00000000000]
indvars_iv_read         (read             ) [ 00000000000]
zext_ln156_cast         (zext             ) [ 00000000000]
indvars_iv_cast         (zext             ) [ 00000000000]
store_ln139             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
br_ln0                  (br               ) [ 00000000000]
j                       (load             ) [ 01100000000]
icmp_ln157              (icmp             ) [ 01111111110]
br_ln157                (br               ) [ 00000000000]
add_ln157               (add              ) [ 00000000000]
store_ln139             (store            ) [ 00000000000]
trunc_ln157             (trunc            ) [ 01010000000]
lshr_ln139_1            (partselect       ) [ 00000000000]
add_ln158               (add              ) [ 00000000000]
zext_ln158              (zext             ) [ 00000000000]
a_0_addr                (getelementptr    ) [ 01010000000]
add_ln158_2             (add              ) [ 00000000000]
zext_ln158_4            (zext             ) [ 00000000000]
a_1_addr                (getelementptr    ) [ 01010000000]
sub_ln158               (sub              ) [ 00000000000]
add_ln158_3             (add              ) [ 00000000000]
zext_ln158_5            (zext             ) [ 00000000000]
b_addr                  (getelementptr    ) [ 01010000000]
a_0_load                (load             ) [ 00000000000]
a_1_load                (load             ) [ 00000000000]
select_ln158            (select           ) [ 00000000000]
al                      (trunc            ) [ 01001000000]
b_load                  (load             ) [ 00000000000]
bl                      (trunc            ) [ 01001000000]
ah                      (partselect       ) [ 01001000000]
bh                      (partselect       ) [ 01001000000]
zext_ln105_63           (zext             ) [ 01000100000]
zext_ln110              (zext             ) [ 01000100000]
zext_ln105_64           (zext             ) [ 01000100000]
zext_ln112              (zext             ) [ 01000100000]
albl                    (mul              ) [ 00000000000]
trunc_ln106             (trunc            ) [ 01000011100]
albh                    (mul              ) [ 00000000000]
trunc_ln106_90          (trunc            ) [ 01000010000]
ahbl                    (mul              ) [ 00000000000]
trunc_ln106_91          (trunc            ) [ 01000010000]
ahbh                    (mul              ) [ 00000000000]
trunc_ln106_92          (trunc            ) [ 01000011000]
tmp_s                   (partselect       ) [ 01000010000]
tmp_143                 (partselect       ) [ 01000011000]
tmp_144                 (partselect       ) [ 01000011000]
tmp_145                 (partselect       ) [ 01000011100]
zext_ln106              (zext             ) [ 00000000000]
zext_ln123              (zext             ) [ 00000000000]
zext_ln123_51           (zext             ) [ 00000000000]
add_ln123               (add              ) [ 00000000000]
zext_ln123_52           (zext             ) [ 00000000000]
temp                    (add              ) [ 00000000000]
tmp_142                 (partselect       ) [ 01000001000]
trunc_ln125             (trunc            ) [ 01000001100]
zext_ln106_57           (zext             ) [ 00000000000]
zext_ln106_58           (zext             ) [ 00000000000]
zext_ln106_59           (zext             ) [ 00000000000]
zext_ln130              (zext             ) [ 00000000000]
add_ln130               (add              ) [ 00000000000]
add_ln130_58            (add              ) [ 00000000000]
zext_ln130_51           (zext             ) [ 00000000000]
add_ln130_59            (add              ) [ 00000000000]
trunc_ln130             (trunc            ) [ 00000000000]
zext_ln130_52           (zext             ) [ 00000000000]
add_ln105               (add              ) [ 01000000100]
temp_29                 (add              ) [ 00000000000]
tmp_146                 (partselect       ) [ 01000000100]
v_35_load               (load             ) [ 00000000000]
shl_ln125_8             (bitconcatenate   ) [ 00000000000]
and_ln133_5             (bitconcatenate   ) [ 00000000000]
and_ln133_6             (bitconcatenate   ) [ 00000000000]
zext_ln133              (zext             ) [ 00000000000]
add_ln133               (add              ) [ 01000000011]
or_ln5                  (bitconcatenate   ) [ 00000000000]
v_115                   (add              ) [ 00000000000]
xor_ln105_8             (xor              ) [ 00000000000]
xor_ln105_9             (xor              ) [ 00000000000]
or_ln105_2              (or               ) [ 00000000000]
xor_ln105_10            (xor              ) [ 00000000000]
carry                   (bitselect        ) [ 00000000000]
zext_ln105              (zext             ) [ 00000000000]
tmp_4                   (partselect       ) [ 00000000000]
or_ln6                  (bitconcatenate   ) [ 00000000000]
tempReg                 (add              ) [ 01000000011]
store_ln140             (store            ) [ 00000000000]
u_34_out_load           (load             ) [ 01000000001]
u                       (add              ) [ 01000000001]
store_ln140             (store            ) [ 00000000000]
t_33_load               (load             ) [ 00000000000]
specpipeline_ln139      (specpipeline     ) [ 00000000000]
speclooptripcount_ln139 (speclooptripcount) [ 00000000000]
specloopname_ln157      (specloopname     ) [ 00000000000]
xor_ln160               (xor              ) [ 00000000000]
xor_ln160_4             (xor              ) [ 00000000000]
or_ln160                (or               ) [ 00000000000]
bit_sel1                (bitselect        ) [ 00000000000]
xor_ln160_7             (xor              ) [ 00000000000]
trunc_ln160             (trunc            ) [ 00000000000]
xor_ln160_5             (bitconcatenate   ) [ 00000000000]
and_ln160               (and              ) [ 00000000000]
xor_ln160_6             (xor              ) [ 00000000000]
or_ln160_2              (or               ) [ 00000000000]
tmp                     (bitselect        ) [ 00000000000]
zext_ln161              (zext             ) [ 00000000000]
t                       (add              ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
br_ln157                (br               ) [ 00000000000]
t_33_load_4             (load             ) [ 00000000000]
v_35_load_4             (load             ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
ret_ln0                 (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln156">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln145_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln145_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln145_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln145_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="a_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="i_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="zext_ln145">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="b">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v_35_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_35_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="u_34_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_34_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="t_33_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_33_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="t_33_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_33/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="v_35_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_35/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="j_8_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_8/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln145_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln145_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_14_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="4" slack="0"/>
<pin id="113" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_14_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln145_2_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="0" index="1" bw="3" slack="0"/>
<pin id="119" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln145_2_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln145_3_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="3" slack="0"/>
<pin id="125" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln145_3_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln156_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="4" slack="0"/>
<pin id="131" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln156_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="v_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="indvars_iv_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="3" slack="0"/>
<pin id="143" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln0_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="0" index="2" bw="64" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="153" class="1004" name="write_ln0_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="3" slack="0"/>
<pin id="156" dir="0" index="2" bw="3" slack="0"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="160" class="1004" name="a_0_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="3" slack="0"/>
<pin id="164" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="a_1_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="3" slack="0"/>
<pin id="171" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_0_load/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_1_load/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="b_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="4" slack="0"/>
<pin id="190" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln156_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_cast/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="indvars_iv_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_cast/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln139_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="4" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln140_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln140_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln140_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="3" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="j_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln157_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="4" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln157_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln139_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="4" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln157_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="1"/>
<pin id="266" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln157/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="lshr_ln139_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="0"/>
<pin id="269" dir="0" index="1" bw="4" slack="1"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="0" index="3" bw="3" slack="0"/>
<pin id="272" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln139_1/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln158_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="1"/>
<pin id="278" dir="0" index="1" bw="3" slack="0"/>
<pin id="279" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln158_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="0"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln158_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="1"/>
<pin id="288" dir="0" index="1" bw="3" slack="0"/>
<pin id="289" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158_2/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln158_4_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_4/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sub_ln158_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="1"/>
<pin id="298" dir="0" index="1" bw="4" slack="1"/>
<pin id="299" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln158/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln158_3_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="1"/>
<pin id="302" dir="0" index="1" bw="4" slack="0"/>
<pin id="303" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158_3/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln158_5_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_5/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln158_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="0" index="1" bw="64" slack="0"/>
<pin id="313" dir="0" index="2" bw="64" slack="0"/>
<pin id="314" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln158/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="al_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="bl_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="ah_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="64" slack="0"/>
<pin id="328" dir="0" index="2" bw="7" slack="0"/>
<pin id="329" dir="0" index="3" bw="7" slack="0"/>
<pin id="330" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="bh_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="64" slack="0"/>
<pin id="338" dir="0" index="2" bw="7" slack="0"/>
<pin id="339" dir="0" index="3" bw="7" slack="0"/>
<pin id="340" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln105_63_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_63/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln110_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln105_64_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_64/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln112_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="trunc_ln106_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="0"/>
<pin id="367" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="trunc_ln106_90_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="0"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_90/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln106_91_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="0"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_91/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="trunc_ln106_92_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="0"/>
<pin id="379" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_92/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_s_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="64" slack="0"/>
<pin id="384" dir="0" index="2" bw="7" slack="0"/>
<pin id="385" dir="0" index="3" bw="7" slack="0"/>
<pin id="386" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_143_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="64" slack="0"/>
<pin id="394" dir="0" index="2" bw="7" slack="0"/>
<pin id="395" dir="0" index="3" bw="7" slack="0"/>
<pin id="396" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_143/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_144_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="64" slack="0"/>
<pin id="404" dir="0" index="2" bw="7" slack="0"/>
<pin id="405" dir="0" index="3" bw="7" slack="0"/>
<pin id="406" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_144/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_145_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="64" slack="0"/>
<pin id="414" dir="0" index="2" bw="7" slack="0"/>
<pin id="415" dir="0" index="3" bw="7" slack="0"/>
<pin id="416" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_145/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln106_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln123_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln123_51_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_51/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln123_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln123_52_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="33" slack="0"/>
<pin id="438" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_52/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="temp_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="33" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_142_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="0"/>
<pin id="448" dir="0" index="1" bw="34" slack="0"/>
<pin id="449" dir="0" index="2" bw="7" slack="0"/>
<pin id="450" dir="0" index="3" bw="7" slack="0"/>
<pin id="451" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_142/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln125_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="34" slack="0"/>
<pin id="458" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln106_57_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="2" slack="1"/>
<pin id="462" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_57/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln106_58_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="2"/>
<pin id="465" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_58/7 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln106_59_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="2"/>
<pin id="468" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_59/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln130_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="2"/>
<pin id="471" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln130_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="2"/>
<pin id="474" dir="0" index="1" bw="32" slack="2"/>
<pin id="475" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln130_58_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_58/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln130_51_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="33" slack="0"/>
<pin id="484" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_51/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln130_59_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="2" slack="0"/>
<pin id="489" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_59/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="trunc_ln130_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="33" slack="0"/>
<pin id="494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln130_52_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="33" slack="0"/>
<pin id="498" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_52/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln105_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="0"/>
<pin id="503" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="temp_29_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="33" slack="0"/>
<pin id="508" dir="0" index="1" bw="33" slack="0"/>
<pin id="509" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_29/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_146_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="0"/>
<pin id="514" dir="0" index="1" bw="34" slack="0"/>
<pin id="515" dir="0" index="2" bw="7" slack="0"/>
<pin id="516" dir="0" index="3" bw="7" slack="0"/>
<pin id="517" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_146/7 "/>
</bind>
</comp>

<comp id="522" class="1004" name="v_35_load_load_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="64" slack="7"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load/8 "/>
</bind>
</comp>

<comp id="525" class="1004" name="shl_ln125_8_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="64" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="2"/>
<pin id="528" dir="0" index="2" bw="1" slack="0"/>
<pin id="529" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_8/8 "/>
</bind>
</comp>

<comp id="532" class="1004" name="and_ln133_5_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="64" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="3"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_5/8 "/>
</bind>
</comp>

<comp id="539" class="1004" name="and_ln133_6_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="34" slack="0"/>
<pin id="541" dir="0" index="1" bw="2" slack="1"/>
<pin id="542" dir="0" index="2" bw="1" slack="0"/>
<pin id="543" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_6/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln133_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="34" slack="0"/>
<pin id="548" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/8 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln133_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="34" slack="0"/>
<pin id="552" dir="0" index="1" bw="64" slack="0"/>
<pin id="553" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/8 "/>
</bind>
</comp>

<comp id="556" class="1004" name="or_ln5_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="0"/>
<pin id="558" dir="0" index="1" bw="32" slack="2"/>
<pin id="559" dir="0" index="2" bw="32" slack="3"/>
<pin id="560" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln5/8 "/>
</bind>
</comp>

<comp id="562" class="1004" name="v_115_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="64" slack="0"/>
<pin id="564" dir="0" index="1" bw="64" slack="0"/>
<pin id="565" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_115/8 "/>
</bind>
</comp>

<comp id="568" class="1004" name="xor_ln105_8_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="0"/>
<pin id="570" dir="0" index="1" bw="64" slack="0"/>
<pin id="571" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_8/8 "/>
</bind>
</comp>

<comp id="574" class="1004" name="xor_ln105_9_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="64" slack="0"/>
<pin id="576" dir="0" index="1" bw="64" slack="0"/>
<pin id="577" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_9/8 "/>
</bind>
</comp>

<comp id="580" class="1004" name="or_ln105_2_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="64" slack="0"/>
<pin id="582" dir="0" index="1" bw="64" slack="0"/>
<pin id="583" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_2/8 "/>
</bind>
</comp>

<comp id="586" class="1004" name="xor_ln105_10_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="0"/>
<pin id="588" dir="0" index="1" bw="64" slack="0"/>
<pin id="589" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_10/8 "/>
</bind>
</comp>

<comp id="592" class="1004" name="carry_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="64" slack="0"/>
<pin id="595" dir="0" index="2" bw="7" slack="0"/>
<pin id="596" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln105_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/8 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_4_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="0" index="1" bw="64" slack="0"/>
<pin id="607" dir="0" index="2" bw="7" slack="0"/>
<pin id="608" dir="0" index="3" bw="7" slack="0"/>
<pin id="609" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="614" class="1004" name="or_ln6_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="0"/>
<pin id="617" dir="0" index="2" bw="32" slack="1"/>
<pin id="618" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln6/8 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tempReg_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="627" class="1004" name="store_ln140_store_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="64" slack="0"/>
<pin id="629" dir="0" index="1" bw="64" slack="7"/>
<pin id="630" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="632" class="1004" name="u_34_out_load_load_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="64" slack="0"/>
<pin id="634" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_34_out_load/9 "/>
</bind>
</comp>

<comp id="636" class="1004" name="u_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="64" slack="1"/>
<pin id="638" dir="0" index="1" bw="64" slack="0"/>
<pin id="639" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/9 "/>
</bind>
</comp>

<comp id="641" class="1004" name="store_ln140_store_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="64" slack="0"/>
<pin id="643" dir="0" index="1" bw="64" slack="0"/>
<pin id="644" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="647" class="1004" name="t_33_load_load_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="3" slack="9"/>
<pin id="649" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load/10 "/>
</bind>
</comp>

<comp id="650" class="1004" name="xor_ln160_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="1"/>
<pin id="652" dir="0" index="1" bw="64" slack="2"/>
<pin id="653" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160/10 "/>
</bind>
</comp>

<comp id="654" class="1004" name="xor_ln160_4_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="64" slack="2"/>
<pin id="656" dir="0" index="1" bw="64" slack="1"/>
<pin id="657" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_4/10 "/>
</bind>
</comp>

<comp id="658" class="1004" name="or_ln160_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="64" slack="0"/>
<pin id="660" dir="0" index="1" bw="64" slack="0"/>
<pin id="661" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160/10 "/>
</bind>
</comp>

<comp id="664" class="1004" name="bit_sel1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="64" slack="2"/>
<pin id="667" dir="0" index="2" bw="7" slack="0"/>
<pin id="668" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/10 "/>
</bind>
</comp>

<comp id="671" class="1004" name="xor_ln160_7_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_7/10 "/>
</bind>
</comp>

<comp id="677" class="1004" name="trunc_ln160_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="64" slack="2"/>
<pin id="679" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/10 "/>
</bind>
</comp>

<comp id="680" class="1004" name="xor_ln160_5_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="64" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="0" index="2" bw="63" slack="0"/>
<pin id="684" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln160_5/10 "/>
</bind>
</comp>

<comp id="688" class="1004" name="and_ln160_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="64" slack="0"/>
<pin id="690" dir="0" index="1" bw="64" slack="2"/>
<pin id="691" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160/10 "/>
</bind>
</comp>

<comp id="693" class="1004" name="xor_ln160_6_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="64" slack="0"/>
<pin id="695" dir="0" index="1" bw="64" slack="1"/>
<pin id="696" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_6/10 "/>
</bind>
</comp>

<comp id="698" class="1004" name="or_ln160_2_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="0"/>
<pin id="700" dir="0" index="1" bw="64" slack="0"/>
<pin id="701" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160_2/10 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="64" slack="0"/>
<pin id="707" dir="0" index="2" bw="7" slack="0"/>
<pin id="708" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="712" class="1004" name="zext_ln161_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/10 "/>
</bind>
</comp>

<comp id="716" class="1004" name="t_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="3" slack="0"/>
<pin id="719" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/10 "/>
</bind>
</comp>

<comp id="722" class="1004" name="store_ln140_store_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="3" slack="0"/>
<pin id="724" dir="0" index="1" bw="3" slack="9"/>
<pin id="725" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/10 "/>
</bind>
</comp>

<comp id="727" class="1004" name="t_33_load_4_load_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="3" slack="8"/>
<pin id="729" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load_4/9 "/>
</bind>
</comp>

<comp id="731" class="1004" name="v_35_load_4_load_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="64" slack="8"/>
<pin id="733" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load_4/9 "/>
</bind>
</comp>

<comp id="735" class="1005" name="t_33_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="3" slack="0"/>
<pin id="737" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="t_33 "/>
</bind>
</comp>

<comp id="743" class="1005" name="v_35_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="64" slack="0"/>
<pin id="745" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_35 "/>
</bind>
</comp>

<comp id="751" class="1005" name="j_8_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="4" slack="0"/>
<pin id="753" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_8 "/>
</bind>
</comp>

<comp id="758" class="1005" name="zext_ln145_read_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="4" slack="1"/>
<pin id="760" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln145_read "/>
</bind>
</comp>

<comp id="763" class="1005" name="i_14_read_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="4" slack="1"/>
<pin id="765" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_14_read "/>
</bind>
</comp>

<comp id="768" class="1005" name="zext_ln145_2_read_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="3" slack="1"/>
<pin id="770" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln145_2_read "/>
</bind>
</comp>

<comp id="773" class="1005" name="zext_ln145_3_read_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="3" slack="1"/>
<pin id="775" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln145_3_read "/>
</bind>
</comp>

<comp id="778" class="1005" name="j_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="4" slack="1"/>
<pin id="780" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="785" class="1005" name="icmp_ln157_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="8"/>
<pin id="787" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln157 "/>
</bind>
</comp>

<comp id="789" class="1005" name="trunc_ln157_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="1"/>
<pin id="791" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln157 "/>
</bind>
</comp>

<comp id="794" class="1005" name="a_0_addr_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="3" slack="1"/>
<pin id="796" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr "/>
</bind>
</comp>

<comp id="799" class="1005" name="a_1_addr_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="3" slack="1"/>
<pin id="801" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr "/>
</bind>
</comp>

<comp id="804" class="1005" name="b_addr_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="4" slack="1"/>
<pin id="806" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="809" class="1005" name="al_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="1"/>
<pin id="811" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="814" class="1005" name="bl_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="1"/>
<pin id="816" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="819" class="1005" name="ah_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="1"/>
<pin id="821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="824" class="1005" name="bh_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="1"/>
<pin id="826" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="829" class="1005" name="zext_ln105_63_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="64" slack="1"/>
<pin id="831" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_63 "/>
</bind>
</comp>

<comp id="835" class="1005" name="zext_ln110_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="64" slack="1"/>
<pin id="837" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="841" class="1005" name="zext_ln105_64_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="64" slack="1"/>
<pin id="843" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_64 "/>
</bind>
</comp>

<comp id="847" class="1005" name="zext_ln112_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="64" slack="1"/>
<pin id="849" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="853" class="1005" name="trunc_ln106_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="3"/>
<pin id="855" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="858" class="1005" name="trunc_ln106_90_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="1"/>
<pin id="860" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_90 "/>
</bind>
</comp>

<comp id="863" class="1005" name="trunc_ln106_91_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="1"/>
<pin id="865" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_91 "/>
</bind>
</comp>

<comp id="868" class="1005" name="trunc_ln106_92_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="2"/>
<pin id="870" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_92 "/>
</bind>
</comp>

<comp id="874" class="1005" name="tmp_s_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="1"/>
<pin id="876" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="879" class="1005" name="tmp_143_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="2"/>
<pin id="881" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_143 "/>
</bind>
</comp>

<comp id="885" class="1005" name="tmp_144_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="2"/>
<pin id="887" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_144 "/>
</bind>
</comp>

<comp id="890" class="1005" name="tmp_145_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="3"/>
<pin id="892" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_145 "/>
</bind>
</comp>

<comp id="895" class="1005" name="tmp_142_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="2" slack="1"/>
<pin id="897" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_142 "/>
</bind>
</comp>

<comp id="900" class="1005" name="trunc_ln125_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="2"/>
<pin id="902" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="906" class="1005" name="add_ln105_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="1"/>
<pin id="908" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="911" class="1005" name="tmp_146_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="2" slack="1"/>
<pin id="913" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_146 "/>
</bind>
</comp>

<comp id="916" class="1005" name="add_ln133_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="64" slack="2"/>
<pin id="918" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="921" class="1005" name="tempReg_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="64" slack="1"/>
<pin id="923" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="930" class="1005" name="u_34_out_load_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="64" slack="1"/>
<pin id="932" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_34_out_load "/>
</bind>
</comp>

<comp id="935" class="1005" name="u_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="64" slack="1"/>
<pin id="937" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="28" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="88" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="90" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="44" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="160" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="167" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="44" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="218"><net_src comp="128" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="140" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="134" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="215" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="22" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="251"><net_src comp="244" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="244" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="38" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="273"><net_src comp="40" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="26" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="275"><net_src comp="42" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="280"><net_src comp="267" pin="4"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="276" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="290"><net_src comp="267" pin="4"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="286" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="304"><net_src comp="296" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="300" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="315"><net_src comp="180" pin="3"/><net_sink comp="310" pin=1"/></net>

<net id="316"><net_src comp="174" pin="3"/><net_sink comp="310" pin=2"/></net>

<net id="320"><net_src comp="310" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="193" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="46" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="310" pin="3"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="48" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="50" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="341"><net_src comp="46" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="193" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="48" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="50" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="348"><net_src comp="345" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="353"><net_src comp="350" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="358"><net_src comp="355" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="363"><net_src comp="360" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="368"><net_src comp="199" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="203" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="207" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="211" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="46" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="199" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="48" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="390"><net_src comp="50" pin="0"/><net_sink comp="381" pin=3"/></net>

<net id="397"><net_src comp="46" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="207" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="48" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="400"><net_src comp="50" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="407"><net_src comp="46" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="203" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="48" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="410"><net_src comp="50" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="417"><net_src comp="46" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="211" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="48" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="50" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="434"><net_src comp="424" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="436" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="421" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="452"><net_src comp="52" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="440" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="48" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="455"><net_src comp="54" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="459"><net_src comp="440" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="480"><net_src comp="469" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="463" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="466" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="460" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="486" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="492" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="472" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="496" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="482" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="518"><net_src comp="52" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="506" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="48" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="521"><net_src comp="54" pin="0"/><net_sink comp="512" pin=3"/></net>

<net id="530"><net_src comp="56" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="44" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="56" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="44" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="544"><net_src comp="58" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="44" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="549"><net_src comp="539" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="546" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="532" pin="3"/><net_sink comp="550" pin=1"/></net>

<net id="561"><net_src comp="56" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="566"><net_src comp="556" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="522" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="525" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="525" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="522" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="568" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="574" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="562" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="597"><net_src comp="60" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="586" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="50" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="603"><net_src comp="592" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="610"><net_src comp="46" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="550" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="612"><net_src comp="48" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="613"><net_src comp="50" pin="0"/><net_sink comp="604" pin=3"/></net>

<net id="619"><net_src comp="56" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="604" pin="4"/><net_sink comp="614" pin=1"/></net>

<net id="625"><net_src comp="614" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="600" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="562" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="22" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="632" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="645"><net_src comp="636" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="22" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="662"><net_src comp="650" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="654" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="669"><net_src comp="80" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="82" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="675"><net_src comp="664" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="84" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="685"><net_src comp="86" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="671" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="677" pin="1"/><net_sink comp="680" pin=2"/></net>

<net id="692"><net_src comp="680" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="697"><net_src comp="658" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="702"><net_src comp="693" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="688" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="709"><net_src comp="60" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="698" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="50" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="715"><net_src comp="704" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="712" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="647" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="716" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="730"><net_src comp="727" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="734"><net_src comp="731" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="738"><net_src comp="92" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="741"><net_src comp="735" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="742"><net_src comp="735" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="746"><net_src comp="96" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="749"><net_src comp="743" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="750"><net_src comp="743" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="754"><net_src comp="100" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="757"><net_src comp="751" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="761"><net_src comp="104" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="766"><net_src comp="110" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="771"><net_src comp="116" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="776"><net_src comp="122" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="781"><net_src comp="244" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="784"><net_src comp="778" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="788"><net_src comp="247" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="792"><net_src comp="264" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="797"><net_src comp="160" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="802"><net_src comp="167" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="807"><net_src comp="186" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="812"><net_src comp="317" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="817"><net_src comp="321" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="822"><net_src comp="325" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="827"><net_src comp="335" pin="4"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="832"><net_src comp="345" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="838"><net_src comp="350" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="840"><net_src comp="835" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="844"><net_src comp="355" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="850"><net_src comp="360" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="856"><net_src comp="365" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="861"><net_src comp="369" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="866"><net_src comp="373" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="871"><net_src comp="377" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="877"><net_src comp="381" pin="4"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="882"><net_src comp="391" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="888"><net_src comp="401" pin="4"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="893"><net_src comp="411" pin="4"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="898"><net_src comp="446" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="903"><net_src comp="456" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="909"><net_src comp="500" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="914"><net_src comp="512" pin="4"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="919"><net_src comp="550" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="924"><net_src comp="621" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="926"><net_src comp="921" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="927"><net_src comp="921" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="928"><net_src comp="921" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="929"><net_src comp="921" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="933"><net_src comp="632" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="938"><net_src comp="636" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="940"><net_src comp="935" pin="1"/><net_sink comp="693" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v_35_out | {9 }
	Port: u_34_out | {1 9 }
	Port: t_33_out | {9 }
 - Input state : 
	Port: mp_mul.89.90_Pipeline_VITIS_LOOP_157_4 : indvars_iv | {1 }
	Port: mp_mul.89.90_Pipeline_VITIS_LOOP_157_4 : v | {1 }
	Port: mp_mul.89.90_Pipeline_VITIS_LOOP_157_4 : zext_ln156 | {1 }
	Port: mp_mul.89.90_Pipeline_VITIS_LOOP_157_4 : zext_ln145_3 | {1 }
	Port: mp_mul.89.90_Pipeline_VITIS_LOOP_157_4 : a_0 | {2 3 }
	Port: mp_mul.89.90_Pipeline_VITIS_LOOP_157_4 : zext_ln145_2 | {1 }
	Port: mp_mul.89.90_Pipeline_VITIS_LOOP_157_4 : a_1 | {2 3 }
	Port: mp_mul.89.90_Pipeline_VITIS_LOOP_157_4 : i_14 | {1 }
	Port: mp_mul.89.90_Pipeline_VITIS_LOOP_157_4 : zext_ln145 | {1 }
	Port: mp_mul.89.90_Pipeline_VITIS_LOOP_157_4 : b | {2 3 }
	Port: mp_mul.89.90_Pipeline_VITIS_LOOP_157_4 : u_34_out | {9 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		store_ln140 : 1
		j : 1
		icmp_ln157 : 2
		br_ln157 : 3
		add_ln157 : 2
		store_ln139 : 3
	State 2
		add_ln158 : 1
		zext_ln158 : 2
		a_0_addr : 3
		add_ln158_2 : 1
		zext_ln158_4 : 2
		a_1_addr : 3
		a_0_load : 4
		a_1_load : 4
		add_ln158_3 : 1
		zext_ln158_5 : 2
		b_addr : 3
		b_load : 4
	State 3
		select_ln158 : 1
		al : 2
		bl : 1
		ah : 2
		bh : 1
	State 4
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 5
		trunc_ln106 : 1
		trunc_ln106_90 : 1
		trunc_ln106_91 : 1
		trunc_ln106_92 : 1
		tmp_s : 1
		tmp_143 : 1
		tmp_144 : 1
		tmp_145 : 1
	State 6
		add_ln123 : 1
		zext_ln123_52 : 2
		temp : 3
		tmp_142 : 4
		trunc_ln125 : 4
	State 7
		add_ln130_58 : 1
		zext_ln130_51 : 2
		add_ln130_59 : 1
		trunc_ln130 : 2
		zext_ln130_52 : 2
		add_ln105 : 3
		temp_29 : 3
		tmp_146 : 4
	State 8
		zext_ln133 : 1
		add_ln133 : 2
		v_115 : 1
		xor_ln105_8 : 2
		xor_ln105_9 : 1
		or_ln105_2 : 2
		xor_ln105_10 : 2
		carry : 2
		zext_ln105 : 3
		tmp_4 : 3
		or_ln6 : 4
		tempReg : 4
		store_ln140 : 2
	State 9
		u : 1
		store_ln140 : 2
		write_ln0 : 1
		write_ln0 : 1
	State 10
		xor_ln160_7 : 1
		xor_ln160_5 : 1
		and_ln160 : 2
		or_ln160_2 : 2
		tmp : 2
		zext_ln161 : 3
		t : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_199          |    4    |   165   |    50   |
|    mul   |           grp_fu_203          |    4    |   165   |    50   |
|          |           grp_fu_207          |    4    |   165   |    50   |
|          |           grp_fu_211          |    4    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln157_fu_253       |    0    |    0    |    13   |
|          |        add_ln158_fu_276       |    0    |    0    |    11   |
|          |       add_ln158_2_fu_286      |    0    |    0    |    11   |
|          |       add_ln158_3_fu_300      |    0    |    0    |    7    |
|          |        add_ln123_fu_430       |    0    |    0    |    39   |
|          |          temp_fu_440          |    0    |    0    |    40   |
|          |        add_ln130_fu_472       |    0    |    0    |    32   |
|    add   |      add_ln130_58_fu_476      |    0    |    0    |    39   |
|          |      add_ln130_59_fu_486      |    0    |    0    |    39   |
|          |        add_ln105_fu_500       |    0    |    0    |    32   |
|          |         temp_29_fu_506        |    0    |    0    |    40   |
|          |        add_ln133_fu_550       |    0    |    0    |    71   |
|          |          v_115_fu_562         |    0    |    0    |    71   |
|          |         tempReg_fu_621        |    0    |    0    |    71   |
|          |            u_fu_636           |    0    |    0    |    71   |
|          |            t_fu_716           |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|          |       xor_ln105_8_fu_568      |    0    |    0    |    64   |
|          |       xor_ln105_9_fu_574      |    0    |    0    |    64   |
|          |      xor_ln105_10_fu_586      |    0    |    0    |    64   |
|    xor   |        xor_ln160_fu_650       |    0    |    0    |    64   |
|          |       xor_ln160_4_fu_654      |    0    |    0    |    64   |
|          |       xor_ln160_7_fu_671      |    0    |    0    |    2    |
|          |       xor_ln160_6_fu_693      |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|          |       or_ln105_2_fu_580       |    0    |    0    |    64   |
|    or    |        or_ln160_fu_658        |    0    |    0    |    64   |
|          |       or_ln160_2_fu_698       |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|  select  |      select_ln158_fu_310      |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln160_fu_688       |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln157_fu_247       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |        sub_ln158_fu_296       |    0    |    0    |    7    |
|----------|-------------------------------|---------|---------|---------|
|          |  zext_ln145_read_read_fu_104  |    0    |    0    |    0    |
|          |     i_14_read_read_fu_110     |    0    |    0    |    0    |
|          | zext_ln145_2_read_read_fu_116 |    0    |    0    |    0    |
|   read   | zext_ln145_3_read_read_fu_122 |    0    |    0    |    0    |
|          |  zext_ln156_read_read_fu_128  |    0    |    0    |    0    |
|          |       v_read_read_fu_134      |    0    |    0    |    0    |
|          |  indvars_iv_read_read_fu_140  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_146    |    0    |    0    |    0    |
|          |     write_ln0_write_fu_153    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     zext_ln156_cast_fu_215    |    0    |    0    |    0    |
|          |     indvars_iv_cast_fu_219    |    0    |    0    |    0    |
|          |       zext_ln158_fu_281       |    0    |    0    |    0    |
|          |      zext_ln158_4_fu_291      |    0    |    0    |    0    |
|          |      zext_ln158_5_fu_305      |    0    |    0    |    0    |
|          |      zext_ln105_63_fu_345     |    0    |    0    |    0    |
|          |       zext_ln110_fu_350       |    0    |    0    |    0    |
|          |      zext_ln105_64_fu_355     |    0    |    0    |    0    |
|          |       zext_ln112_fu_360       |    0    |    0    |    0    |
|          |       zext_ln106_fu_421       |    0    |    0    |    0    |
|   zext   |       zext_ln123_fu_424       |    0    |    0    |    0    |
|          |      zext_ln123_51_fu_427     |    0    |    0    |    0    |
|          |      zext_ln123_52_fu_436     |    0    |    0    |    0    |
|          |      zext_ln106_57_fu_460     |    0    |    0    |    0    |
|          |      zext_ln106_58_fu_463     |    0    |    0    |    0    |
|          |      zext_ln106_59_fu_466     |    0    |    0    |    0    |
|          |       zext_ln130_fu_469       |    0    |    0    |    0    |
|          |      zext_ln130_51_fu_482     |    0    |    0    |    0    |
|          |      zext_ln130_52_fu_496     |    0    |    0    |    0    |
|          |       zext_ln133_fu_546       |    0    |    0    |    0    |
|          |       zext_ln105_fu_600       |    0    |    0    |    0    |
|          |       zext_ln161_fu_712       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln157_fu_264      |    0    |    0    |    0    |
|          |           al_fu_317           |    0    |    0    |    0    |
|          |           bl_fu_321           |    0    |    0    |    0    |
|          |       trunc_ln106_fu_365      |    0    |    0    |    0    |
|   trunc  |     trunc_ln106_90_fu_369     |    0    |    0    |    0    |
|          |     trunc_ln106_91_fu_373     |    0    |    0    |    0    |
|          |     trunc_ln106_92_fu_377     |    0    |    0    |    0    |
|          |       trunc_ln125_fu_456      |    0    |    0    |    0    |
|          |       trunc_ln130_fu_492      |    0    |    0    |    0    |
|          |       trunc_ln160_fu_677      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      lshr_ln139_1_fu_267      |    0    |    0    |    0    |
|          |           ah_fu_325           |    0    |    0    |    0    |
|          |           bh_fu_335           |    0    |    0    |    0    |
|          |          tmp_s_fu_381         |    0    |    0    |    0    |
|partselect|         tmp_143_fu_391        |    0    |    0    |    0    |
|          |         tmp_144_fu_401        |    0    |    0    |    0    |
|          |         tmp_145_fu_411        |    0    |    0    |    0    |
|          |         tmp_142_fu_446        |    0    |    0    |    0    |
|          |         tmp_146_fu_512        |    0    |    0    |    0    |
|          |          tmp_4_fu_604         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       shl_ln125_8_fu_525      |    0    |    0    |    0    |
|          |       and_ln133_5_fu_532      |    0    |    0    |    0    |
|bitconcatenate|       and_ln133_6_fu_539      |    0    |    0    |    0    |
|          |         or_ln5_fu_556         |    0    |    0    |    0    |
|          |         or_ln6_fu_614         |    0    |    0    |    0    |
|          |       xor_ln160_5_fu_680      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          carry_fu_592         |    0    |    0    |    0    |
| bitselect|        bit_sel1_fu_664        |    0    |    0    |    0    |
|          |           tmp_fu_704          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    16   |   660   |   1524  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     a_0_addr_reg_794    |    3   |
|     a_1_addr_reg_799    |    3   |
|    add_ln105_reg_906    |   32   |
|    add_ln133_reg_916    |   64   |
|        ah_reg_819       |   32   |
|        al_reg_809       |   32   |
|      b_addr_reg_804     |    4   |
|        bh_reg_824       |   32   |
|        bl_reg_814       |   32   |
|    i_14_read_reg_763    |    4   |
|    icmp_ln157_reg_785   |    1   |
|       j_8_reg_751       |    4   |
|        j_reg_778        |    4   |
|       t_33_reg_735      |    3   |
|     tempReg_reg_921     |   64   |
|     tmp_142_reg_895     |    2   |
|     tmp_143_reg_879     |   32   |
|     tmp_144_reg_885     |   32   |
|     tmp_145_reg_890     |   32   |
|     tmp_146_reg_911     |    2   |
|      tmp_s_reg_874      |   32   |
|  trunc_ln106_90_reg_858 |   32   |
|  trunc_ln106_91_reg_863 |   32   |
|  trunc_ln106_92_reg_868 |   32   |
|   trunc_ln106_reg_853   |   32   |
|   trunc_ln125_reg_900   |   32   |
|   trunc_ln157_reg_789   |    1   |
|  u_34_out_load_reg_930  |   64   |
|        u_reg_935        |   64   |
|       v_35_reg_743      |   64   |
|  zext_ln105_63_reg_829  |   64   |
|  zext_ln105_64_reg_841  |   64   |
|    zext_ln110_reg_835   |   64   |
|    zext_ln112_reg_847   |   64   |
|zext_ln145_2_read_reg_768|    3   |
|zext_ln145_3_read_reg_773|    3   |
| zext_ln145_read_reg_758 |    4   |
+-------------------------+--------+
|          Total          |  1065  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_174 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_180 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_193 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|     grp_fu_199    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_199    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_203    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_203    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_207    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_207    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_211    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_211    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   532  ||  17.468 ||    0    ||    99   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1524  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    0   |   99   |
|  Register |    -   |    -   |  1065  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   17   |  1725  |  1623  |
+-----------+--------+--------+--------+--------+
