--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1618 paths analyzed, 142 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.297ns.
--------------------------------------------------------------------------------
Slack:                  4.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_1 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.107ns (Levels of Logic = 3)
  Clock Path Skew:      -0.155ns (1.573 - 1.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_1 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y88.DQ      Tcko                  0.518   div/count<1>
                                                       div/count_1
    SLICE_X88Y86.A3      net (fanout=2)        0.814   div/count<1>
    SLICE_X88Y86.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o<31>2
                                                       div/count[31]_GND_2_o_equal_2_o<31>3
    SLICE_X88Y88.C1      net (fanout=1)        0.813   div/count[31]_GND_2_o_equal_2_o<31>2
    SLICE_X88Y88.C       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X88Y88.A5      net (fanout=2)        0.494   div/count[31]_GND_2_o_equal_2_o
    SLICE_X88Y88.AMUX    Tilo                  0.332   div/count<1>
                                                       div/clkout_rstpot
    OLOGIC_X1Y103.D1     net (fanout=1)        1.054   div/clkout_rstpot
    OLOGIC_X1Y103.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.107ns (1.932ns logic, 3.175ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  4.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_4 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.092ns (Levels of Logic = 3)
  Clock Path Skew:      -0.153ns (1.573 - 1.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_4 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y86.AQ      Tcko                  0.456   div/count<7>
                                                       div/count_4
    SLICE_X88Y86.A2      net (fanout=2)        0.861   div/count<4>
    SLICE_X88Y86.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o<31>2
                                                       div/count[31]_GND_2_o_equal_2_o<31>3
    SLICE_X88Y88.C1      net (fanout=1)        0.813   div/count[31]_GND_2_o_equal_2_o<31>2
    SLICE_X88Y88.C       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X88Y88.A5      net (fanout=2)        0.494   div/count[31]_GND_2_o_equal_2_o
    SLICE_X88Y88.AMUX    Tilo                  0.332   div/count<1>
                                                       div/clkout_rstpot
    OLOGIC_X1Y103.D1     net (fanout=1)        1.054   div/clkout_rstpot
    OLOGIC_X1Y103.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.092ns (1.870ns logic, 3.222ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  4.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_17 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.067ns (Levels of Logic = 3)
  Clock Path Skew:      -0.156ns (1.573 - 1.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_17 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y89.BQ      Tcko                  0.456   div/count<19>
                                                       div/count_17
    SLICE_X88Y88.B2      net (fanout=2)        0.805   div/count<17>
    SLICE_X88Y88.B       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X88Y88.C2      net (fanout=1)        0.844   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X88Y88.C       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X88Y88.A5      net (fanout=2)        0.494   div/count[31]_GND_2_o_equal_2_o
    SLICE_X88Y88.AMUX    Tilo                  0.332   div/count<1>
                                                       div/clkout_rstpot
    OLOGIC_X1Y103.D1     net (fanout=1)        1.054   div/clkout_rstpot
    OLOGIC_X1Y103.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.067ns (1.870ns logic, 3.197ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  4.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_19 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.059ns (Levels of Logic = 3)
  Clock Path Skew:      -0.156ns (1.573 - 1.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_19 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y89.DQ      Tcko                  0.456   div/count<19>
                                                       div/count_19
    SLICE_X88Y90.A1      net (fanout=2)        0.832   div/count<19>
    SLICE_X88Y90.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o<31>1
                                                       div/count[31]_GND_2_o_equal_2_o<31>2
    SLICE_X88Y88.C3      net (fanout=1)        0.809   div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X88Y88.C       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X88Y88.A5      net (fanout=2)        0.494   div/count[31]_GND_2_o_equal_2_o
    SLICE_X88Y88.AMUX    Tilo                  0.332   div/count<1>
                                                       div/clkout_rstpot
    OLOGIC_X1Y103.D1     net (fanout=1)        1.054   div/clkout_rstpot
    OLOGIC_X1Y103.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.059ns (1.870ns logic, 3.189ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  4.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_5 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.062ns (Levels of Logic = 3)
  Clock Path Skew:      -0.153ns (1.573 - 1.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_5 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y86.BQ      Tcko                  0.456   div/count<7>
                                                       div/count_5
    SLICE_X88Y86.A1      net (fanout=2)        0.831   div/count<5>
    SLICE_X88Y86.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o<31>2
                                                       div/count[31]_GND_2_o_equal_2_o<31>3
    SLICE_X88Y88.C1      net (fanout=1)        0.813   div/count[31]_GND_2_o_equal_2_o<31>2
    SLICE_X88Y88.C       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X88Y88.A5      net (fanout=2)        0.494   div/count[31]_GND_2_o_equal_2_o
    SLICE_X88Y88.AMUX    Tilo                  0.332   div/count<1>
                                                       div/clkout_rstpot
    OLOGIC_X1Y103.D1     net (fanout=1)        1.054   div/clkout_rstpot
    OLOGIC_X1Y103.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.062ns (1.870ns logic, 3.192ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  4.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_18 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.039ns (Levels of Logic = 3)
  Clock Path Skew:      -0.156ns (1.573 - 1.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_18 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y89.CQ      Tcko                  0.456   div/count<19>
                                                       div/count_18
    SLICE_X88Y90.A2      net (fanout=2)        0.812   div/count<18>
    SLICE_X88Y90.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o<31>1
                                                       div/count[31]_GND_2_o_equal_2_o<31>2
    SLICE_X88Y88.C3      net (fanout=1)        0.809   div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X88Y88.C       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X88Y88.A5      net (fanout=2)        0.494   div/count[31]_GND_2_o_equal_2_o
    SLICE_X88Y88.AMUX    Tilo                  0.332   div/count<1>
                                                       div/clkout_rstpot
    OLOGIC_X1Y103.D1     net (fanout=1)        1.054   div/clkout_rstpot
    OLOGIC_X1Y103.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.039ns (1.870ns logic, 3.169ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  4.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_29 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.967ns (Levels of Logic = 3)
  Clock Path Skew:      -0.157ns (1.573 - 1.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_29 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y92.BQ      Tcko                  0.456   div/count<31>
                                                       div/count_29
    SLICE_X88Y91.A2      net (fanout=2)        0.813   div/count<29>
    SLICE_X88Y91.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o<31>4
                                                       div/count[31]_GND_2_o_equal_2_o<31>5
    SLICE_X88Y88.C4      net (fanout=1)        0.736   div/count[31]_GND_2_o_equal_2_o<31>4
    SLICE_X88Y88.C       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X88Y88.A5      net (fanout=2)        0.494   div/count[31]_GND_2_o_equal_2_o
    SLICE_X88Y88.AMUX    Tilo                  0.332   div/count<1>
                                                       div/clkout_rstpot
    OLOGIC_X1Y103.D1     net (fanout=1)        1.054   div/clkout_rstpot
    OLOGIC_X1Y103.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.967ns (1.870ns logic, 3.097ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  4.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_15 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.943ns (Levels of Logic = 3)
  Clock Path Skew:      -0.155ns (1.573 - 1.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_15 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y88.DQ      Tcko                  0.456   div/count<15>
                                                       div/count_15
    SLICE_X88Y88.B1      net (fanout=2)        0.681   div/count<15>
    SLICE_X88Y88.B       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X88Y88.C2      net (fanout=1)        0.844   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X88Y88.C       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X88Y88.A5      net (fanout=2)        0.494   div/count[31]_GND_2_o_equal_2_o
    SLICE_X88Y88.AMUX    Tilo                  0.332   div/count<1>
                                                       div/clkout_rstpot
    OLOGIC_X1Y103.D1     net (fanout=1)        1.054   div/clkout_rstpot
    OLOGIC_X1Y103.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.943ns (1.870ns logic, 3.073ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  4.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_16 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.933ns (Levels of Logic = 3)
  Clock Path Skew:      -0.156ns (1.573 - 1.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_16 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y89.AQ      Tcko                  0.456   div/count<19>
                                                       div/count_16
    SLICE_X88Y88.B3      net (fanout=2)        0.671   div/count<16>
    SLICE_X88Y88.B       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X88Y88.C2      net (fanout=1)        0.844   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X88Y88.C       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X88Y88.A5      net (fanout=2)        0.494   div/count[31]_GND_2_o_equal_2_o
    SLICE_X88Y88.AMUX    Tilo                  0.332   div/count<1>
                                                       div/clkout_rstpot
    OLOGIC_X1Y103.D1     net (fanout=1)        1.054   div/clkout_rstpot
    OLOGIC_X1Y103.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.933ns (1.870ns logic, 3.063ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  4.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_23 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.901ns (Levels of Logic = 3)
  Clock Path Skew:      -0.156ns (1.573 - 1.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_23 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y90.DQ      Tcko                  0.456   div/count<23>
                                                       div/count_23
    SLICE_X88Y90.A3      net (fanout=2)        0.674   div/count<23>
    SLICE_X88Y90.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o<31>1
                                                       div/count[31]_GND_2_o_equal_2_o<31>2
    SLICE_X88Y88.C3      net (fanout=1)        0.809   div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X88Y88.C       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X88Y88.A5      net (fanout=2)        0.494   div/count[31]_GND_2_o_equal_2_o
    SLICE_X88Y88.AMUX    Tilo                  0.332   div/count<1>
                                                       div/clkout_rstpot
    OLOGIC_X1Y103.D1     net (fanout=1)        1.054   div/clkout_rstpot
    OLOGIC_X1Y103.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.901ns (1.870ns logic, 3.031ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  4.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_27 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.845ns (Levels of Logic = 3)
  Clock Path Skew:      -0.157ns (1.573 - 1.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_27 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y91.DQ      Tcko                  0.456   div/count<27>
                                                       div/count_27
    SLICE_X88Y91.A1      net (fanout=2)        0.691   div/count<27>
    SLICE_X88Y91.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o<31>4
                                                       div/count[31]_GND_2_o_equal_2_o<31>5
    SLICE_X88Y88.C4      net (fanout=1)        0.736   div/count[31]_GND_2_o_equal_2_o<31>4
    SLICE_X88Y88.C       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X88Y88.A5      net (fanout=2)        0.494   div/count[31]_GND_2_o_equal_2_o
    SLICE_X88Y88.AMUX    Tilo                  0.332   div/count<1>
                                                       div/clkout_rstpot
    OLOGIC_X1Y103.D1     net (fanout=1)        1.054   div/clkout_rstpot
    OLOGIC_X1Y103.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.845ns (1.870ns logic, 2.975ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  4.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_3 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.835ns (Levels of Logic = 3)
  Clock Path Skew:      -0.153ns (1.573 - 1.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_3 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y85.DQ      Tcko                  0.456   div/count<3>
                                                       div/count_3
    SLICE_X88Y86.A4      net (fanout=2)        0.604   div/count<3>
    SLICE_X88Y86.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o<31>2
                                                       div/count[31]_GND_2_o_equal_2_o<31>3
    SLICE_X88Y88.C1      net (fanout=1)        0.813   div/count[31]_GND_2_o_equal_2_o<31>2
    SLICE_X88Y88.C       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X88Y88.A5      net (fanout=2)        0.494   div/count[31]_GND_2_o_equal_2_o
    SLICE_X88Y88.AMUX    Tilo                  0.332   div/count<1>
                                                       div/clkout_rstpot
    OLOGIC_X1Y103.D1     net (fanout=1)        1.054   div/clkout_rstpot
    OLOGIC_X1Y103.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.835ns (1.870ns logic, 2.965ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  4.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_28 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.827ns (Levels of Logic = 3)
  Clock Path Skew:      -0.157ns (1.573 - 1.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_28 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y92.AQ      Tcko                  0.456   div/count<31>
                                                       div/count_28
    SLICE_X88Y91.A3      net (fanout=2)        0.673   div/count<28>
    SLICE_X88Y91.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o<31>4
                                                       div/count[31]_GND_2_o_equal_2_o<31>5
    SLICE_X88Y88.C4      net (fanout=1)        0.736   div/count[31]_GND_2_o_equal_2_o<31>4
    SLICE_X88Y88.C       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X88Y88.A5      net (fanout=2)        0.494   div/count[31]_GND_2_o_equal_2_o
    SLICE_X88Y88.AMUX    Tilo                  0.332   div/count<1>
                                                       div/clkout_rstpot
    OLOGIC_X1Y103.D1     net (fanout=1)        1.054   div/clkout_rstpot
    OLOGIC_X1Y103.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.827ns (1.870ns logic, 2.957ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  4.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_30 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.809ns (Levels of Logic = 3)
  Clock Path Skew:      -0.157ns (1.573 - 1.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_30 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y92.CQ      Tcko                  0.456   div/count<31>
                                                       div/count_30
    SLICE_X88Y88.D2      net (fanout=2)        0.963   div/count<30>
    SLICE_X88Y88.DMUX    Tilo                  0.388   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>6
    SLICE_X88Y88.C6      net (fanout=1)        0.164   div/count[31]_GND_2_o_equal_2_o<31>5
    SLICE_X88Y88.C       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X88Y88.A5      net (fanout=2)        0.494   div/count[31]_GND_2_o_equal_2_o
    SLICE_X88Y88.AMUX    Tilo                  0.332   div/count<1>
                                                       div/clkout_rstpot
    OLOGIC_X1Y103.D1     net (fanout=1)        1.054   div/clkout_rstpot
    OLOGIC_X1Y103.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.809ns (2.134ns logic, 2.675ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack:                  5.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_13 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.722ns (Levels of Logic = 3)
  Clock Path Skew:      -0.155ns (1.573 - 1.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_13 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y88.BQ      Tcko                  0.456   div/count<15>
                                                       div/count_13
    SLICE_X88Y88.B4      net (fanout=2)        0.460   div/count<13>
    SLICE_X88Y88.B       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X88Y88.C2      net (fanout=1)        0.844   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X88Y88.C       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X88Y88.A5      net (fanout=2)        0.494   div/count[31]_GND_2_o_equal_2_o
    SLICE_X88Y88.AMUX    Tilo                  0.332   div/count<1>
                                                       div/clkout_rstpot
    OLOGIC_X1Y103.D1     net (fanout=1)        1.054   div/clkout_rstpot
    OLOGIC_X1Y103.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.722ns (1.870ns logic, 2.852ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  5.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_10 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.704ns (Levels of Logic = 3)
  Clock Path Skew:      -0.154ns (1.573 - 1.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_10 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y87.CQ      Tcko                  0.456   div/count<11>
                                                       div/count_10
    SLICE_X88Y87.A2      net (fanout=2)        0.861   div/count<10>
    SLICE_X88Y87.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o<31>3
                                                       div/count[31]_GND_2_o_equal_2_o<31>4
    SLICE_X88Y88.C5      net (fanout=1)        0.425   div/count[31]_GND_2_o_equal_2_o<31>3
    SLICE_X88Y88.C       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X88Y88.A5      net (fanout=2)        0.494   div/count[31]_GND_2_o_equal_2_o
    SLICE_X88Y88.AMUX    Tilo                  0.332   div/count<1>
                                                       div/clkout_rstpot
    OLOGIC_X1Y103.D1     net (fanout=1)        1.054   div/clkout_rstpot
    OLOGIC_X1Y103.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.704ns (1.870ns logic, 2.834ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  5.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_21 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.690ns (Levels of Logic = 3)
  Clock Path Skew:      -0.156ns (1.573 - 1.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_21 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y90.BQ      Tcko                  0.456   div/count<23>
                                                       div/count_21
    SLICE_X88Y90.A4      net (fanout=2)        0.463   div/count<21>
    SLICE_X88Y90.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o<31>1
                                                       div/count[31]_GND_2_o_equal_2_o<31>2
    SLICE_X88Y88.C3      net (fanout=1)        0.809   div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X88Y88.C       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X88Y88.A5      net (fanout=2)        0.494   div/count[31]_GND_2_o_equal_2_o
    SLICE_X88Y88.AMUX    Tilo                  0.332   div/count<1>
                                                       div/clkout_rstpot
    OLOGIC_X1Y103.D1     net (fanout=1)        1.054   div/clkout_rstpot
    OLOGIC_X1Y103.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.690ns (1.870ns logic, 2.820ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  5.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_7 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.675ns (Levels of Logic = 3)
  Clock Path Skew:      -0.153ns (1.573 - 1.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_7 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y86.DQ      Tcko                  0.456   div/count<7>
                                                       div/count_7
    SLICE_X88Y87.A1      net (fanout=2)        0.832   div/count<7>
    SLICE_X88Y87.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o<31>3
                                                       div/count[31]_GND_2_o_equal_2_o<31>4
    SLICE_X88Y88.C5      net (fanout=1)        0.425   div/count[31]_GND_2_o_equal_2_o<31>3
    SLICE_X88Y88.C       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X88Y88.A5      net (fanout=2)        0.494   div/count[31]_GND_2_o_equal_2_o
    SLICE_X88Y88.AMUX    Tilo                  0.332   div/count<1>
                                                       div/clkout_rstpot
    OLOGIC_X1Y103.D1     net (fanout=1)        1.054   div/clkout_rstpot
    OLOGIC_X1Y103.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.675ns (1.870ns logic, 2.805ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  5.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_0 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.659ns (Levels of Logic = 3)
  Clock Path Skew:      -0.153ns (1.573 - 1.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_0 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y85.AQ      Tcko                  0.456   div/count<3>
                                                       div/count_0
    SLICE_X88Y86.A5      net (fanout=2)        0.428   div/count<0>
    SLICE_X88Y86.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o<31>2
                                                       div/count[31]_GND_2_o_equal_2_o<31>3
    SLICE_X88Y88.C1      net (fanout=1)        0.813   div/count[31]_GND_2_o_equal_2_o<31>2
    SLICE_X88Y88.C       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X88Y88.A5      net (fanout=2)        0.494   div/count[31]_GND_2_o_equal_2_o
    SLICE_X88Y88.AMUX    Tilo                  0.332   div/count<1>
                                                       div/clkout_rstpot
    OLOGIC_X1Y103.D1     net (fanout=1)        1.054   div/clkout_rstpot
    OLOGIC_X1Y103.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.659ns (1.870ns logic, 2.789ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  5.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_25 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.617ns (Levels of Logic = 3)
  Clock Path Skew:      -0.157ns (1.573 - 1.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_25 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y91.BQ      Tcko                  0.456   div/count<27>
                                                       div/count_25
    SLICE_X88Y91.A4      net (fanout=2)        0.463   div/count<25>
    SLICE_X88Y91.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o<31>4
                                                       div/count[31]_GND_2_o_equal_2_o<31>5
    SLICE_X88Y88.C4      net (fanout=1)        0.736   div/count[31]_GND_2_o_equal_2_o<31>4
    SLICE_X88Y88.C       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X88Y88.A5      net (fanout=2)        0.494   div/count[31]_GND_2_o_equal_2_o
    SLICE_X88Y88.AMUX    Tilo                  0.332   div/count<1>
                                                       div/clkout_rstpot
    OLOGIC_X1Y103.D1     net (fanout=1)        1.054   div/clkout_rstpot
    OLOGIC_X1Y103.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.617ns (1.870ns logic, 2.747ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  5.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_12 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.559ns (Levels of Logic = 3)
  Clock Path Skew:      -0.155ns (1.573 - 1.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_12 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y88.AQ      Tcko                  0.456   div/count<15>
                                                       div/count_12
    SLICE_X88Y88.B5      net (fanout=2)        0.297   div/count<12>
    SLICE_X88Y88.B       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X88Y88.C2      net (fanout=1)        0.844   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X88Y88.C       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X88Y88.A5      net (fanout=2)        0.494   div/count[31]_GND_2_o_equal_2_o
    SLICE_X88Y88.AMUX    Tilo                  0.332   div/count<1>
                                                       div/clkout_rstpot
    OLOGIC_X1Y103.D1     net (fanout=1)        1.054   div/clkout_rstpot
    OLOGIC_X1Y103.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.559ns (1.870ns logic, 2.689ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  5.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_2 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.548ns (Levels of Logic = 3)
  Clock Path Skew:      -0.153ns (1.573 - 1.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_2 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y85.CQ      Tcko                  0.456   div/count<3>
                                                       div/count_2
    SLICE_X88Y86.A6      net (fanout=2)        0.317   div/count<2>
    SLICE_X88Y86.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o<31>2
                                                       div/count[31]_GND_2_o_equal_2_o<31>3
    SLICE_X88Y88.C1      net (fanout=1)        0.813   div/count[31]_GND_2_o_equal_2_o<31>2
    SLICE_X88Y88.C       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X88Y88.A5      net (fanout=2)        0.494   div/count[31]_GND_2_o_equal_2_o
    SLICE_X88Y88.AMUX    Tilo                  0.332   div/count<1>
                                                       div/clkout_rstpot
    OLOGIC_X1Y103.D1     net (fanout=1)        1.054   div/clkout_rstpot
    OLOGIC_X1Y103.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.548ns (1.870ns logic, 2.678ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  5.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_11 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.517ns (Levels of Logic = 3)
  Clock Path Skew:      -0.154ns (1.573 - 1.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_11 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y87.DQ      Tcko                  0.456   div/count<11>
                                                       div/count_11
    SLICE_X88Y87.A3      net (fanout=2)        0.674   div/count<11>
    SLICE_X88Y87.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o<31>3
                                                       div/count[31]_GND_2_o_equal_2_o<31>4
    SLICE_X88Y88.C5      net (fanout=1)        0.425   div/count[31]_GND_2_o_equal_2_o<31>3
    SLICE_X88Y88.C       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X88Y88.A5      net (fanout=2)        0.494   div/count[31]_GND_2_o_equal_2_o
    SLICE_X88Y88.AMUX    Tilo                  0.332   div/count<1>
                                                       div/clkout_rstpot
    OLOGIC_X1Y103.D1     net (fanout=1)        1.054   div/clkout_rstpot
    OLOGIC_X1Y103.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.870ns logic, 2.647ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  5.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_20 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.513ns (Levels of Logic = 3)
  Clock Path Skew:      -0.156ns (1.573 - 1.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_20 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y90.AQ      Tcko                  0.456   div/count<23>
                                                       div/count_20
    SLICE_X88Y90.A5      net (fanout=2)        0.286   div/count<20>
    SLICE_X88Y90.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o<31>1
                                                       div/count[31]_GND_2_o_equal_2_o<31>2
    SLICE_X88Y88.C3      net (fanout=1)        0.809   div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X88Y88.C       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X88Y88.A5      net (fanout=2)        0.494   div/count[31]_GND_2_o_equal_2_o
    SLICE_X88Y88.AMUX    Tilo                  0.332   div/count<1>
                                                       div/clkout_rstpot
    OLOGIC_X1Y103.D1     net (fanout=1)        1.054   div/clkout_rstpot
    OLOGIC_X1Y103.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.513ns (1.870ns logic, 2.643ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  5.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_24 (FF)
  Destination:          div/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.440ns (Levels of Logic = 3)
  Clock Path Skew:      -0.157ns (1.573 - 1.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_24 to div/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y91.AQ      Tcko                  0.456   div/count<27>
                                                       div/count_24
    SLICE_X88Y91.A5      net (fanout=2)        0.286   div/count<24>
    SLICE_X88Y91.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o<31>4
                                                       div/count[31]_GND_2_o_equal_2_o<31>5
    SLICE_X88Y88.C4      net (fanout=1)        0.736   div/count[31]_GND_2_o_equal_2_o<31>4
    SLICE_X88Y88.C       Tilo                  0.124   div/count<1>
                                                       div/count[31]_GND_2_o_equal_2_o<31>7
    SLICE_X88Y88.A5      net (fanout=2)        0.494   div/count[31]_GND_2_o_equal_2_o
    SLICE_X88Y88.AMUX    Tilo                  0.332   div/count<1>
                                                       div/clkout_rstpot
    OLOGIC_X1Y103.D1     net (fanout=1)        1.054   div/clkout_rstpot
    OLOGIC_X1Y103.CLK    Todck                 0.834   div/clkout_1
                                                       div/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.440ns (1.870ns logic, 2.570ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y29.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: div/led/CLK
  Logical resource: div/led/CK
  Location pin: OLOGIC_X1Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: div/clkout_1/CLK
  Logical resource: div/clkout_1/CK
  Location pin: OLOGIC_X1Y103.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: div/clkout_1/SR
  Logical resource: div/clkout_1/SR
  Location pin: OLOGIC_X1Y103.SR
  Clock network: div/reset_inv
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: div/count<3>/CLK
  Logical resource: div/count_0/CK
  Location pin: SLICE_X89Y85.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: div/count<3>/CLK
  Logical resource: div/count_0/CK
  Location pin: SLICE_X89Y85.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: div/count<3>/CLK
  Logical resource: div/count_0/CK
  Location pin: SLICE_X89Y85.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: div/count<3>/CLK
  Logical resource: div/count_2/CK
  Location pin: SLICE_X89Y85.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: div/count<3>/CLK
  Logical resource: div/count_2/CK
  Location pin: SLICE_X89Y85.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: div/count<3>/CLK
  Logical resource: div/count_2/CK
  Location pin: SLICE_X89Y85.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: div/count<3>/CLK
  Logical resource: div/count_3/CK
  Location pin: SLICE_X89Y85.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: div/count<3>/CLK
  Logical resource: div/count_3/CK
  Location pin: SLICE_X89Y85.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: div/count<3>/CLK
  Logical resource: div/count_3/CK
  Location pin: SLICE_X89Y85.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: div/count<7>/CLK
  Logical resource: div/count_4/CK
  Location pin: SLICE_X89Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: div/count<7>/CLK
  Logical resource: div/count_4/CK
  Location pin: SLICE_X89Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: div/count<7>/CLK
  Logical resource: div/count_4/CK
  Location pin: SLICE_X89Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: div/count<7>/CLK
  Logical resource: div/count_5/CK
  Location pin: SLICE_X89Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: div/count<7>/CLK
  Logical resource: div/count_5/CK
  Location pin: SLICE_X89Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: div/count<7>/CLK
  Logical resource: div/count_5/CK
  Location pin: SLICE_X89Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: div/count<7>/CLK
  Logical resource: div/count_6/CK
  Location pin: SLICE_X89Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: div/count<7>/CLK
  Logical resource: div/count_6/CK
  Location pin: SLICE_X89Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: div/count<7>/CLK
  Logical resource: div/count_6/CK
  Location pin: SLICE_X89Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: div/count<7>/CLK
  Logical resource: div/count_7/CK
  Location pin: SLICE_X89Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: div/count<7>/CLK
  Logical resource: div/count_7/CK
  Location pin: SLICE_X89Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: div/count<7>/CLK
  Logical resource: div/count_7/CK
  Location pin: SLICE_X89Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.297|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1618 paths, 0 nets, and 101 connections

Design statistics:
   Minimum period:   5.297ns{1}   (Maximum frequency: 188.786MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 23 14:02:13 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



