<html><body><samp><pre>
<!@TC:1757015694>

#####  START OF RAM REPORT FOR COMPILE POINT: CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS
---------------------------------------------------------------
===============================================================

#####  END OF RAM REPORT FOR COMPILE POINT: CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s  #####


#####  START OF RAM REPORT FOR COMPILE POINT: top  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                                            DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS                                                     
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               envelope_0.delay_line_signext_0.shift_reg[47:0]                                                                                                                  SEQSHIFT           DEFAULT            envelope_0.delay_line_signext_0.shift_reg_seqshift_shift_reg_seqshift_0_0                                                                                                                  64X12             0                  0       0(0/0/0)                     0(0/0/0)                          Instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                        envelope_0.delay_line_signext_0.shift_reg_seqshift_shift_reg_seqshift_0_1                                                                                                                  64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                       
                                                                                                                                                                                                                        envelope_0.delay_line_signext_0.shift_reg_seqshift_shift_reg_seqshift_0_2                                                                                                                  64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                       
                                                                                                                                                                                                                        envelope_0.delay_line_signext_0.shift_reg_seqshift_shift_reg_seqshift_0_3                                                                                                                  64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
NO               envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.1\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine[17:0]     SEQSHIFT           DEFAULT            envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.1\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift_delayLine_seqshift_0_0     64X12             0                  0       0(0/0/0)                     1(1/1/1)                          Instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                        envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.1\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift_delayLine_seqshift_0_1     64X12             0                  0       0(0/0/0)                     1(1/1/1)                                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
NO               envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.2\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine[17:0]     SEQSHIFT           DEFAULT            envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.2\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift_delayLine_seqshift_0_0     64X12             0                  0       0(0/0/0)                     1(1/1/1)                          Instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                        envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.2\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift_delayLine_seqshift_0_1     64X12             0                  0       0(0/0/0)                     1(1/1/1)                                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
NO               envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine[17:0]                                       SEQSHIFT           DEFAULT            envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_seqshift_delayLine_seqshift_0_0                                       64X12             0                  0       0(0/0/0)                     1(0/1/1)                          Instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                        envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_seqshift_delayLine_seqshift_0_1                                       64X12             0                  0       0(0/0/0)                     1(0/1/1)                                                                                       
============================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                   PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_logc_0.log_frac_calc_0.un9_z_reg[15:0]     ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                         
top_logc_0.log_frac_calc_0.un1_i[14:0]         ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
=========================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: top  #####


#####  START OF RAM REPORT FOR COMPILE POINT: top_bf  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                    PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                      DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.buffer[15:0]     RAM                DEFAULT            top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.buffer_buffer_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using LSRAM.                  
                                                                                                                       top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.buffer_buffer_1_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          Could not find a packable register for LSRAM mapping. Inferring instance using URAM.
                                                                                                                       top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.buffer_buffer_2_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                       top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.buffer_buffer_3_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                            
NO               top_bf_0.delay_ctrl.sample_array\[1\]\.sd_inst.buffer[15:0]     RAM                DEFAULT            top_bf_0.delay_ctrl.sample_array\[1\]\.sd_inst.buffer_buffer_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using LSRAM.                  
                                                                                                                       top_bf_0.delay_ctrl.sample_array\[1\]\.sd_inst.buffer_buffer_1_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          Could not find a packable register for LSRAM mapping. Inferring instance using URAM.
                                                                                                                       top_bf_0.delay_ctrl.sample_array\[1\]\.sd_inst.buffer_buffer_2_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                       top_bf_0.delay_ctrl.sample_array\[1\]\.sd_inst.buffer_buffer_3_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                            
NO               top_bf_0.delay_ctrl.sample_array\[2\]\.sd_inst.buffer[15:0]     RAM                DEFAULT            top_bf_0.delay_ctrl.sample_array\[2\]\.sd_inst.buffer_buffer_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using LSRAM.                  
                                                                                                                       top_bf_0.delay_ctrl.sample_array\[2\]\.sd_inst.buffer_buffer_1_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          Could not find a packable register for LSRAM mapping. Inferring instance using URAM.
                                                                                                                       top_bf_0.delay_ctrl.sample_array\[2\]\.sd_inst.buffer_buffer_2_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                       top_bf_0.delay_ctrl.sample_array\[2\]\.sd_inst.buffer_buffer_3_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                            
NO               top_bf_0.delay_ctrl.sample_array\[3\]\.sd_inst.buffer[15:0]     RAM                DEFAULT            top_bf_0.delay_ctrl.sample_array\[3\]\.sd_inst.buffer_buffer_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using LSRAM.                  
                                                                                                                       top_bf_0.delay_ctrl.sample_array\[3\]\.sd_inst.buffer_buffer_1_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          Could not find a packable register for LSRAM mapping. Inferring instance using URAM.
                                                                                                                       top_bf_0.delay_ctrl.sample_array\[3\]\.sd_inst.buffer_buffer_2_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                       top_bf_0.delay_ctrl.sample_array\[3\]\.sd_inst.buffer_buffer_3_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
============================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                      PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_bf_0.read_vals.val4_2[7:0]                    ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                            
top_bf_0.read_vals.val2_2[7:0]                    ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                            
top_bf_0.read_vals.val1_2[7:0]                    ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                            
top_bf_0.delay_ctrl.coord_inst.x_out_1[15:13]     ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
============================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: top_bf  #####


</pre></samp></body></html>
