/****************************************
*
*     Module: clock_ctrl
*     Date: Tue Mar 10 15:17:53 2020
*     Generated by IO Assigner
*
****************************************/
module clock_ctrl_withio(
	input		test_ctl_PORT,
	input		test_clk_PORT,
	input		osci_clk_PORT,
	input		rst_n_PORT,
	output		int_clk_o_PORT,
	output		int_clk_PORT
);

/**************************************
*
*     Module to Cell wire instance
*
**************************************/
wire	test_ctl_PORT_A;
wire	test_ctl_PORT_D;
wire	test_clk_PORT_A;
wire	test_clk_PORT_D;
wire	osci_clk_PORT_A;
wire	osci_clk_PORT_D;
wire	rst_n_PORT_A;
wire	rst_n_PORT_D;
wire	int_clk_o_PORT_D;
wire	int_clk_o_PORT_A;
wire	int_clk_PORT_D;
wire	int_clk_PORT_A;
/**********************************
*
*     Module pin wire instance
*
**********************************/
wire		test_ctl	;
wire		test_clk	;
wire		osci_clk	;
wire		rst_n	;
wire		int_clk_o	;
wire		int_clk	;
/************************
*
*     Pin assignment
*
************************/

assign	test_ctl	=	test_ctl_PORT_D;
assign	test_clk	=	test_clk_PORT_D;
assign	osci_clk	=	osci_clk_PORT_D;
assign	rst_n	=	rst_n_PORT_D;
assign	int_clk_o_PORT_A	=	int_clk_o;
assign	int_clk_PORT_A	=	int_clk;


/***********************
*
*     Cell instance
*
***********************/
MDSDUSX16	MDSDUSX16_test_ctl_inst
(
	.DS0(1'b1),
	.DS1(1'b1),
	.DS2(1'b0),
	.SMT(1'b0),
	.PU(1'b0),
	.PD(1'b0),
	.OEN(1'b1),
	.IE(1'b1),
	.A(1'b0),
	.D(test_ctl_PORT_D),
	.PAD(test_ctl_PORT)
);

MDSDUSX16	MDSDUSX16_test_clk_inst
(
	.DS0(1'b1),
	.DS1(1'b1),
	.DS2(1'b0),
	.SMT(1'b0),
	.PU(1'b0),
	.PD(1'b0),
	.OEN(1'b1),
	.IE(1'b1),
	.A(1'b0),
	.D(test_clk_PORT_D),
	.PAD(test_clk_PORT)
);

MDSDUSX16	MDSDUSX16_osci_clk_inst
(
	.DS0(1'b1),
	.DS1(1'b1),
	.DS2(1'b0),
	.SMT(1'b0),
	.PU(1'b0),
	.PD(1'b0),
	.OEN(1'b1),
	.IE(1'b1),
	.A(1'b0),
	.D(osci_clk_PORT_D),
	.PAD(osci_clk_PORT)
);

MDSDUSX16	MDSDUSX16_rst_n_inst
(
	.DS0(1'b1),
	.DS1(1'b1),
	.DS2(1'b0),
	.SMT(1'b1),
	.PU(1'b0),
	.PD(1'b0),
	.OEN(1'b1),
	.IE(1'b1),
	.A(1'b0),
	.D(rst_n_PORT_D),
	.PAD(rst_n_PORT)
);

MDSDUSX16	MDSDUSX16_int_clk_o_inst
(
	.DS0(1'b1),
	.DS1(1'b1),
	.DS2(1'b0),
	.SMT(1'b0),
	.PU(1'b0),
	.PD(1'b0),
	.OEN(1'b0),
	.IE(1'b0),
	.A(int_clk_o_PORT_A),
	.D(),
	.PAD(int_clk_o_PORT)
);

MDSDUSX16	MDSDUSX16_int_clk_inst
(
	.DS0(1'b1),
	.DS1(1'b1),
	.DS2(1'b0),
	.SMT(1'b0),
	.PU(1'b0),
	.PD(1'b0),
	.OEN(1'b0),
	.IE(1'b0),
	.A(int_clk_PORT_A),
	.D(),
	.PAD(int_clk_PORT)
);



/*************************
*
*     Module instance
*
*************************/
clock_ctrl clock_ctrl_inst
(
	.test_ctl(test_ctl),
	.test_clk(test_clk),
	.osci_clk(osci_clk),
	.rst_n(rst_n),
	.int_clk_o(int_clk_o),
	.int_clk(int_clk)
);


endmodule
