{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd " "Source file: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1450011173351 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1450011173351 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd " "Source file: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1450011173601 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1450011173601 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd " "Source file: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1450011173851 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1450011173851 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1450011177382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1450011177382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 04:52:57 2015 " "Processing started: Sun Dec 13 04:52:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1450011177382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011177382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off C5G -c C5G " "Command: quartus_map --read_settings_files=on --write_settings_files=off C5G -c C5G" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011177382 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1450011178523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "FIFO.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191820 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011191820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/cicu.v 1 1 " "Found 1 design units, including 1 entities, in source file cicu/synthesis/cicu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CICU " "Found entity 1: CICU" {  } { { "CICU/synthesis/CICU.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011191820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cicu/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (cicu) " "Found design unit 1: auk_dspip_math_pkg (cicu)" {  } { { "CICU/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191835 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "CICU/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011191835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cicu/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (cicu) " "Found design unit 1: auk_dspip_text_pkg (cicu)" {  } { { "CICU/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191835 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "CICU/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011191835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cicu/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (cicu) " "Found design unit 1: auk_dspip_lib_pkg (cicu)" {  } { { "CICU/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011191835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_small_fifo-arch " "Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch" {  } { { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191866 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_small_fifo " "Found entity 1: auk_dspip_avalon_streaming_small_fifo" {  } { { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011191866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191898 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011191898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191929 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011191929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191960 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011191960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay-rtl " "Found design unit 1: auk_dspip_delay-rtl" {  } { { "CICU/synthesis/submodules/auk_dspip_delay.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_delay.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191960 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay " "Found entity 1: auk_dspip_delay" {  } { { "CICU/synthesis/submodules/auk_dspip_delay.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_delay.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011191960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_fastaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_fastaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub-beh " "Found design unit 1: auk_dspip_fastaddsub-beh" {  } { { "CICU/synthesis/submodules/auk_dspip_fastaddsub.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_fastaddsub.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191960 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub " "Found entity 1: auk_dspip_fastaddsub" {  } { { "CICU/synthesis/submodules/auk_dspip_fastaddsub.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_fastaddsub.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011191960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_fastadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_fastadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd-beh " "Found design unit 1: auk_dspip_fastadd-beh" {  } { { "CICU/synthesis/submodules/auk_dspip_fastadd.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_fastadd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191960 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd " "Found entity 1: auk_dspip_fastadd" {  } { { "CICU/synthesis/submodules/auk_dspip_fastadd.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_fastadd.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011191960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_pipelined_adder-rtl " "Found design unit 1: auk_dspip_pipelined_adder-rtl" {  } { { "CICU/synthesis/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_pipelined_adder.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191976 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_pipelined_adder " "Found entity 1: auk_dspip_pipelined_adder" {  } { { "CICU/synthesis/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_pipelined_adder.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011191976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "CICU/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191976 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "CICU/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011191976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/alt_dsp_cic_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file cicu/synthesis/submodules/alt_dsp_cic_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dsp_cic_common_pkg (SystemVerilog) (CICU) " "Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (CICU)" {  } { { "CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011191991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011191991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cicu/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg (cicu) " "Found design unit 1: auk_dspip_cic_lib_pkg (cicu)" {  } { { "CICU/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_differentiator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_differentiator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator-SYN " "Found design unit 1: auk_dspip_differentiator-SYN" {  } { { "CICU/synthesis/submodules/auk_dspip_differentiator.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_differentiator.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192054 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator " "Found entity 1: auk_dspip_differentiator" {  } { { "CICU/synthesis/submodules/auk_dspip_differentiator.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_differentiator.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample " "Found entity 1: auk_dspip_downsample" {  } { { "CICU/synthesis/submodules/auk_dspip_downsample.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_integrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_integrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator-SYN " "Found design unit 1: auk_dspip_integrator-SYN" {  } { { "CICU/synthesis/submodules/auk_dspip_integrator.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_integrator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192116 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator " "Found entity 1: auk_dspip_integrator" {  } { { "CICU/synthesis/submodules/auk_dspip_integrator.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_integrator.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_upsample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_upsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample-SYN " "Found design unit 1: auk_dspip_upsample-SYN" {  } { { "CICU/synthesis/submodules/auk_dspip_upsample.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_upsample.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192148 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample " "Found entity 1: auk_dspip_upsample" {  } { { "CICU/synthesis/submodules/auk_dspip_upsample.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_upsample.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_channel_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_channel_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_channel_buffer-SYN " "Found design unit 1: auk_dspip_channel_buffer-SYN" {  } { { "CICU/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_channel_buffer.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192179 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_channel_buffer " "Found entity 1: auk_dspip_channel_buffer" {  } { { "CICU/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_channel_buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_variable_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_variable_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample " "Found entity 1: auk_dspip_variable_downsample" {  } { { "CICU/synthesis/submodules/auk_dspip_variable_downsample.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_variable_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "CICU/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "CICU/synthesis/submodules/counter_module.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/alt_cic_int_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/alt_cic_int_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_siso " "Found entity 1: alt_cic_int_siso" {  } { { "CICU/synthesis/submodules/alt_cic_int_siso.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/alt_cic_dec_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/alt_cic_dec_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_siso " "Found entity 1: alt_cic_dec_siso" {  } { { "CICU/synthesis/submodules/alt_cic_dec_siso.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_dec_siso.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/alt_cic_int_simo.sv 1 1 " "Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/alt_cic_int_simo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_simo " "Found entity 1: alt_cic_int_simo" {  } { { "CICU/synthesis/submodules/alt_cic_int_simo.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_simo.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/alt_cic_dec_miso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/alt_cic_dec_miso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_miso " "Found entity 1: alt_cic_dec_miso" {  } { { "CICU/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_dec_miso.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/alt_cic_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/alt_cic_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_core " "Found entity 1: alt_cic_core" {  } { { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/cicu_cic_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/cicu_cic_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CICU_cic_ii_0 " "Found entity 1: CICU_cic_ii_0" {  } { { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO " "Found entity 1: NCO" {  } { { "NCO/synthesis/NCO.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/NCO.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/nco_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/nco_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_nco_ii_0 " "Found entity 1: NCO_nco_ii_0" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/sid_2c_1p.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/sid_2c_1p.v" { { "Info" "ISGN_ENTITY_NAME" "1 sid_2c_1p " "Found entity 1: sid_2c_1p" {  } { { "NCO/synthesis/submodules/sid_2c_1p.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/sid_2c_1p.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_nco_fxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_fxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_fxx " "Found entity 1: asj_nco_fxx" {  } { { "NCO/synthesis/submodules/asj_nco_fxx.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_fxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_gar.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_gar.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gar " "Found entity 1: asj_gar" {  } { { "NCO/synthesis/submodules/asj_gar.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_gar.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "NCO/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "NCO/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "NCO/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "NCO/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "NCO/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/segment_arr_tdl.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/segment_arr_tdl.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_arr_tdl " "Found entity 1: segment_arr_tdl" {  } { { "NCO/synthesis/submodules/segment_arr_tdl.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_arr_tdl.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/segment_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/segment_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_sel " "Found entity 1: segment_sel" {  } { { "NCO/synthesis/submodules/segment_sel.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_sel.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "NCO/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_xnqg.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_xnqg.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_xnqg " "Found entity 1: asj_xnqg" {  } { { "NCO/synthesis/submodules/asj_xnqg.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_xnqg.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232/synthesis/rs232.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232/synthesis/rs232.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232 " "Found entity 1: RS232" {  } { { "RS232/synthesis/RS232.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/RS232.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "RS232/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "RS232/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "RS232/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192866 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "RS232/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1450011192866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "RS232/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232/synthesis/submodules/rs232_rs232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232/synthesis/submodules/rs232_rs232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232_rs232_0 " "Found entity 1: RS232_rs232_0" {  } { { "RS232/synthesis/submodules/RS232_rs232_0.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/RS232_rs232_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_reset-rtl " "Found design unit 1: tx_reset-rtl" {  } { { "tx_reset.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192882 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_reset " "Found entity 1: tx_reset" {  } { { "tx_reset.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_reconfig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_reconfig-rtl " "Found design unit 1: tx_reconfig-rtl" {  } { { "tx_reconfig.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192882 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_reconfig " "Found entity 1: tx_reconfig" {  } { { "tx_reconfig.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_native.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_native-rtl " "Found design unit 1: tx_native-rtl" {  } { { "tx_native.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192882 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_native " "Found entity 1: tx_native" {  } { { "tx_native.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx-structure " "Found design unit 1: tx-structure" {  } { { "tx.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192882 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "tx.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MODULATOR-structure " "Found design unit 1: MODULATOR-structure" {  } { { "MODULATOR.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192882 ""} { "Info" "ISGN_ENTITY_NAME" "1 MODULATOR " "Found entity 1: MODULATOR" {  } { { "MODULATOR.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSHIFT-structure " "Found design unit 1: FSHIFT-structure" {  } { { "FSHIFT.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FSHIFT.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192882 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSHIFT " "Found entity 1: FSHIFT" {  } { { "FSHIFT.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FSHIFT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DSM-beh1 " "Found design unit 1: DSM-beh1" {  } { { "DSM.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/DSM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192898 ""} { "Info" "ISGN_ENTITY_NAME" "1 DSM " "Found entity 1: DSM" {  } { { "DSM.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/DSM.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_native/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (tx_native) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (tx_native)" {  } { { "tx_native/altera_xcvr_functions.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192898 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 tx_native/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at tx_native/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "tx_native/sv_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1450011192898 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 tx_native/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at tx_native/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "tx_native/sv_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1450011192898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "tx_native/sv_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "tx_native/sv_reconfig_bundle_to_ip.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "tx_native/sv_reconfig_bundle_merger.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_native/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (tx_native) " "Found design unit 1: av_xcvr_h (SystemVerilog) (tx_native)" {  } { { "tx_native/av_xcvr_h.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "tx_native/av_xcvr_avmm_csr.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma_ch " "Found entity 1: av_tx_pma_ch" {  } { { "tx_native/av_tx_pma_ch.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_tx_pma_ch.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma " "Found entity 1: av_tx_pma" {  } { { "tx_native/av_tx_pma.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_tx_pma.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_rx_pma " "Found entity 1: av_rx_pma" {  } { { "tx_native/av_rx_pma.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pma " "Found entity 1: av_pma" {  } { { "tx_native/av_pma.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs_ch " "Found entity 1: av_pcs_ch" {  } { { "tx_native/av_pcs_ch.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pcs_ch.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs " "Found entity 1: av_pcs" {  } { { "tx_native/av_pcs.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm " "Found entity 1: av_xcvr_avmm" {  } { { "tx_native/av_xcvr_avmm.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_native " "Found entity 1: av_xcvr_native" {  } { { "tx_native/av_xcvr_native.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "tx_native/av_xcvr_plls.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_data_adapter " "Found entity 1: av_xcvr_data_adapter" {  } { { "tx_native/av_xcvr_data_adapter.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "tx_native/av_reconfig_bundle_to_basic.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192945 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 tx_native/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at tx_native/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "tx_native/av_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1450011192945 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 tx_native/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at tx_native/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "tx_native/av_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1450011192945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "tx_native/av_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_rx_pcs_rbc " "Found entity 1: av_hssi_8g_rx_pcs_rbc" {  } { { "tx_native/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_tx_pcs_rbc " "Found entity 1: av_hssi_8g_tx_pcs_rbc" {  } { { "tx_native/av_hssi_8g_tx_pcs_rbc.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pcs_pma_interface_rbc " "Found entity 1: av_hssi_common_pcs_pma_interface_rbc" {  } { { "tx_native/av_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pld_pcs_interface_rbc " "Found entity 1: av_hssi_common_pld_pcs_interface_rbc" {  } { { "tx_native/av_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_pipe_gen1_2_rbc " "Found entity 1: av_hssi_pipe_gen1_2_rbc" {  } { { "tx_native/av_hssi_pipe_gen1_2_rbc.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_rx_pcs_pma_interface_rbc" {  } { { "tx_native/av_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_rx_pld_pcs_interface_rbc" {  } { { "tx_native/av_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_tx_pcs_pma_interface_rbc" {  } { { "tx_native/av_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_tx_pld_pcs_interface_rbc" {  } { { "tx_native/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_reset_ctrl_lego.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/alt_reset_ctrl_lego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_lego " "Found entity 1: alt_reset_ctrl_lego" {  } { { "tx_native/alt_reset_ctrl_lego.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_reset_ctrl_lego.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_reset_ctrl_tgx_cdrauto.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/alt_reset_ctrl_tgx_cdrauto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_tgx_cdrauto " "Found entity 1: alt_reset_ctrl_tgx_cdrauto" {  } { { "tx_native/alt_reset_ctrl_tgx_cdrauto.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_reset_ctrl_tgx_cdrauto.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "tx_native/alt_xcvr_resync.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_xcvr_csr_common_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_native/alt_xcvr_csr_common_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_common_h (SystemVerilog) (tx_native) " "Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (tx_native)" {  } { { "tx_native/alt_xcvr_csr_common_h.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_csr_common_h.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_xcvr_csr_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/alt_xcvr_csr_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_common " "Found entity 1: alt_xcvr_csr_common" {  } { { "tx_native/alt_xcvr_csr_common.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_csr_common.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_xcvr_csr_pcs8g_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_native/alt_xcvr_csr_pcs8g_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_pcs8g_h (SystemVerilog) (tx_native) " "Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (tx_native)" {  } { { "tx_native/alt_xcvr_csr_pcs8g_h.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_csr_pcs8g_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_xcvr_csr_pcs8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/alt_xcvr_csr_pcs8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_pcs8g " "Found entity 1: alt_xcvr_csr_pcs8g" {  } { { "tx_native/alt_xcvr_csr_pcs8g.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_csr_pcs8g.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011192991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011192991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file tx_native/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "tx_native/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193007 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "tx_native/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193007 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "tx_native/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_xcvr_mgmt2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/alt_xcvr_mgmt2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_mgmt2dec " "Found entity 1: alt_xcvr_mgmt2dec" {  } { { "tx_native/alt_xcvr_mgmt2dec.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_mgmt2dec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "tx_native/altera_wait_generate.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/altera_xcvr_native_av_functions_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_native/altera_xcvr_native_av_functions_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_native_av_functions_h (SystemVerilog) (tx_native) " "Found design unit 1: altera_xcvr_native_av_functions_h (SystemVerilog) (tx_native)" {  } { { "tx_native/altera_xcvr_native_av_functions_h.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_native_av_functions_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/altera_xcvr_native_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/altera_xcvr_native_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_native_av " "Found entity 1: altera_xcvr_native_av" {  } { { "tx_native/altera_xcvr_native_av.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_native_av.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/altera_xcvr_data_adapter_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/altera_xcvr_data_adapter_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_data_adapter_av " "Found entity 1: altera_xcvr_data_adapter_av" {  } { { "tx_native/altera_xcvr_data_adapter_av.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_data_adapter_av.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reset/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_reset/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (tx_reset) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (tx_reset)" {  } { { "tx_reset/altera_xcvr_functions.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reset/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reset/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "tx_reset/alt_xcvr_resync.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reset/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reset/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "tx_reset/altera_xcvr_reset_control.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/altera_xcvr_reset_control.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reset/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reset/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "tx_reset/alt_xcvr_reset_counter.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_reconfig/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (tx_reconfig) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (tx_reconfig)" {  } { { "tx_reconfig/altera_xcvr_functions.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_reconfig/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (tx_reconfig) " "Found design unit 1: av_xcvr_h (SystemVerilog) (tx_reconfig)" {  } { { "tx_reconfig/av_xcvr_h.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "tx_reconfig/alt_xcvr_resync.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_reconfig/alt_xcvr_reconfig_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_reconfig_h (SystemVerilog) (tx_reconfig) " "Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (tx_reconfig)" {  } { { "tx_reconfig/alt_xcvr_reconfig_h.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig " "Found entity 1: alt_xcvr_reconfig" {  } { { "tx_reconfig/alt_xcvr_reconfig.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cal_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cal_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cal_seq " "Found entity 1: alt_xcvr_reconfig_cal_seq" {  } { { "tx_reconfig/alt_xcvr_reconfig_cal_seq.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cal_seq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xreconf_cif.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_cif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_cif " "Found entity 1: alt_xreconf_cif" {  } { { "tx_reconfig/alt_xreconf_cif.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_cif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xreconf_uif.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_uif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_uif " "Found entity 1: alt_xreconf_uif" {  } { { "tx_reconfig/alt_xreconf_uif.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_uif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xreconf_basic_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_basic_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_basic_acq " "Found entity 1: alt_xreconf_basic_acq" {  } { { "tx_reconfig/alt_xreconf_basic_acq.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_basic_acq.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_analog.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_analog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog " "Found entity 1: alt_xcvr_reconfig_analog" {  } { { "tx_reconfig/alt_xcvr_reconfig_analog.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_analog.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_analog_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_analog_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog_av " "Found entity 1: alt_xcvr_reconfig_analog_av" {  } { { "tx_reconfig/alt_xcvr_reconfig_analog_av.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_analog_av.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xreconf_analog_datactrl_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_analog_datactrl_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_datactrl_av " "Found entity 1: alt_xreconf_analog_datactrl_av" {  } { { "tx_reconfig/alt_xreconf_analog_datactrl_av.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_analog_datactrl_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xreconf_analog_rmw_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_analog_rmw_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_rmw_av " "Found entity 1: alt_xreconf_analog_rmw_av" {  } { { "tx_reconfig/alt_xreconf_analog_rmw_av.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_analog_rmw_av.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xreconf_analog_ctrlsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_analog_ctrlsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_ctrlsm " "Found entity 1: alt_xreconf_analog_ctrlsm" {  } { { "tx_reconfig/alt_xreconf_analog_ctrlsm.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_analog_ctrlsm.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation " "Found entity 1: alt_xcvr_reconfig_offset_cancellation" {  } { { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation_av " "Found entity 1: alt_xcvr_reconfig_offset_cancellation_av" {  } { { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_eyemon.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_eyemon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon " "Found entity 1: alt_xcvr_reconfig_eyemon" {  } { { "tx_reconfig/alt_xcvr_reconfig_eyemon.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_eyemon.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_dfe.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_dfe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe " "Found entity 1: alt_xcvr_reconfig_dfe" {  } { { "tx_reconfig/alt_xcvr_reconfig_dfe.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_dfe.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_adce.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_adce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce " "Found entity 1: alt_xcvr_reconfig_adce" {  } { { "tx_reconfig/alt_xcvr_reconfig_adce.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_adce.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd " "Found entity 1: alt_xcvr_reconfig_dcd" {  } { { "tx_reconfig/alt_xcvr_reconfig_dcd.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_dcd.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_dcd_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_dcd_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_av " "Found entity 1: alt_xcvr_reconfig_dcd_av" {  } { { "tx_reconfig/alt_xcvr_reconfig_dcd_av.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_dcd_av.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_cal_av " "Found entity 1: alt_xcvr_reconfig_dcd_cal_av" {  } { { "tx_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_dcd_control_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_control_av " "Found entity 1: alt_xcvr_reconfig_dcd_control_av" {  } { { "tx_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_mif " "Found entity 1: alt_xcvr_reconfig_mif" {  } { { "tx_reconfig/alt_xcvr_reconfig_mif.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif " "Found entity 1: av_xcvr_reconfig_mif" {  } { { "tx_reconfig/av_xcvr_reconfig_mif.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xcvr_reconfig_mif_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_mif_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_ctrl " "Found entity 1: av_xcvr_reconfig_mif_ctrl" {  } { { "tx_reconfig/av_xcvr_reconfig_mif_ctrl.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_mif_ctrl.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xcvr_reconfig_mif_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_mif_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_avmm " "Found entity 1: av_xcvr_reconfig_mif_avmm" {  } { { "tx_reconfig/av_xcvr_reconfig_mif_avmm.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_mif_avmm.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_pll " "Found entity 1: alt_xcvr_reconfig_pll" {  } { { "tx_reconfig/alt_xcvr_reconfig_pll.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll " "Found entity 1: av_xcvr_reconfig_pll" {  } { { "tx_reconfig/av_xcvr_reconfig_pll.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xcvr_reconfig_pll_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_pll_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll_ctrl " "Found entity 1: av_xcvr_reconfig_pll_ctrl" {  } { { "tx_reconfig/av_xcvr_reconfig_pll_ctrl.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_pll_ctrl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_soc " "Found entity 1: alt_xcvr_reconfig_soc" {  } { { "tx_reconfig/alt_xcvr_reconfig_soc.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_soc.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_ram " "Found entity 1: alt_xcvr_reconfig_cpu_ram" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_ram.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_ram.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_direct.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_direct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_direct " "Found entity 1: alt_xcvr_reconfig_direct" {  } { { "tx_reconfig/alt_xcvr_reconfig_direct.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_direct.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_arbiter_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_arbiter_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_arbiter_acq " "Found entity 1: alt_arbiter_acq" {  } { { "tx_reconfig/alt_arbiter_acq.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_arbiter_acq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_basic " "Found entity 1: alt_xcvr_reconfig_basic" {  } { { "tx_reconfig/alt_xcvr_reconfig_basic.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_basic.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xrbasic_l2p_addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xrbasic_l2p_addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_addr " "Found entity 1: av_xrbasic_l2p_addr" {  } { { "tx_reconfig/av_xrbasic_l2p_addr.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_l2p_addr.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xrbasic_l2p_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xrbasic_l2p_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_ch " "Found entity 1: av_xrbasic_l2p_ch" {  } { { "tx_reconfig/av_xrbasic_l2p_ch.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_l2p_ch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xrbasic_l2p_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xrbasic_l2p_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_rom " "Found entity 1: av_xrbasic_l2p_rom" {  } { { "tx_reconfig/av_xrbasic_l2p_rom.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_l2p_rom.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xrbasic_lif_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xrbasic_lif_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif_csr " "Found entity 1: av_xrbasic_lif_csr" {  } { { "tx_reconfig/av_xrbasic_lif_csr.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_lif_csr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xrbasic_lif.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xrbasic_lif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif " "Found entity 1: av_xrbasic_lif" {  } { { "tx_reconfig/av_xrbasic_lif.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_lif.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_basic " "Found entity 1: av_xcvr_reconfig_basic" {  } { { "tx_reconfig/av_xcvr_reconfig_basic.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "tx_reconfig/alt_xcvr_arbiter.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "tx_reconfig/alt_xcvr_m2s.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "tx_reconfig/altera_wait_generate.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file tx_reconfig/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193148 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193148 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/sv_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/sv_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_basic " "Found entity 1: sv_reconfig_bundle_to_basic" {  } { { "tx_reconfig/sv_reconfig_bundle_to_basic.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/sv_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "tx_reconfig/av_reconfig_bundle_to_basic.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193163 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 tx_reconfig/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at tx_reconfig/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "tx_reconfig/av_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1450011193163 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 tx_reconfig/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at tx_reconfig/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "tx_reconfig/av_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1450011193163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "tx_reconfig/av_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu " "Found entity 1: alt_xcvr_reconfig_cpu" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193163 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module " "Found entity 2: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193163 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_xcvr_reconfig_cpu_reconfig_cpu " "Found entity 3: alt_xcvr_reconfig_cpu_reconfig_cpu" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_irq_mapper " "Found entity 1: alt_xcvr_reconfig_cpu_irq_mapper" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "tx_reconfig/altera_reset_controller.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "tx_reconfig/altera_reset_synchronizer.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "tx_reconfig/altera_merlin_master_translator.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "tx_reconfig/altera_merlin_slave_translator.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "tx_reconfig/altera_merlin_master_agent.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "tx_reconfig/altera_merlin_slave_agent.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "tx_reconfig/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "tx_reconfig/altera_avalon_sc_fifo.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1450011193210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1450011193210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193210 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1450011193210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1450011193210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193210 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1450011193210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1450011193210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193210 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1450011193210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1450011193210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193226 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file tx_reconfig/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "tx_reconfig/altera_merlin_arbitrator.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193226 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "tx_reconfig/altera_merlin_arbitrator.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c5g.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C5G-structure " "Found design unit 1: C5G-structure" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193241 ""} { "Info" "ISGN_ENTITY_NAME" "1 C5G " "Found entity 1: C5G" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL-rtl " "Found design unit 1: PLL-rtl" {  } { { "PLL.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/PLL.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193241 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/PLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011193241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193241 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "C5G " "Elaborating entity \"C5G\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1450011193741 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR C5G.vhd(18) " "VHDL Signal Declaration warning at C5G.vhd(18): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1450011193741 "|C5G"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "phi_inc_i C5G.vhd(135) " "VHDL Signal Declaration warning at C5G.vhd(135): used explicit default value for signal \"phi_inc_i\" because signal was never assigned a value" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 135 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1450011193741 "|C5G"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "from_uart_error C5G.vhd(142) " "Verilog HDL or VHDL warning at C5G.vhd(142): object \"from_uart_error\" assigned a value but never read" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1450011193741 "|C5G"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "to_uart_ready C5G.vhd(144) " "Verilog HDL or VHDL warning at C5G.vhd(144): object \"to_uart_ready\" assigned a value but never read" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1450011193741 "|C5G"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "in_error C5G.vhd(149) " "VHDL Signal Declaration warning at C5G.vhd(149): used explicit default value for signal \"in_error\" because signal was never assigned a value" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 149 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1450011193741 "|C5G"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready C5G.vhd(151) " "Verilog HDL or VHDL warning at C5G.vhd(151): object \"in_ready\" assigned a value but never read" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1450011193741 "|C5G"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_data C5G.vhd(153) " "Verilog HDL or VHDL warning at C5G.vhd(153): object \"out_data\" assigned a value but never read" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1450011193741 "|C5G"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error C5G.vhd(154) " "Verilog HDL or VHDL warning at C5G.vhd(154): object \"out_error\" assigned a value but never read" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1450011193741 "|C5G"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_out_valid C5G.vhd(155) " "Verilog HDL or VHDL warning at C5G.vhd(155): object \"c_out_valid\" assigned a value but never read" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1450011193741 "|C5G"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "to_uart_error C5G.vhd(285) " "VHDL Process Statement warning at C5G.vhd(285): inferring latch(es) for signal or variable \"to_uart_error\", which holds its previous value in one or more paths through the process" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 285 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1450011193741 "|C5G"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7..3\] C5G.vhd(17) " "Using initial value X (don't care) for net \"LEDG\[7..3\]\" at C5G.vhd(17)" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193741 "|C5G"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_uart_error C5G.vhd(285) " "Inferred latch for \"to_uart_error\" at C5G.vhd(285)" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011193741 "|C5G"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll_u0 " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll_u0\"" {  } { { "C5G.vhd" "pll_u0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011193757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0002 PLL:pll_u0\|PLL_0002:pll_inst " "Elaborating entity \"PLL_0002\" for hierarchy \"PLL:pll_u0\|PLL_0002:pll_inst\"" {  } { { "PLL.vhd" "pll_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/PLL.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011193757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL:pll_u0\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL:pll_u0\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "altera_pll_i" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/PLL/PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011193820 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1450011193835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll_u0\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL:pll_u0\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/PLL/PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011193835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll_u0\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL:pll_u0\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 125.0 MHz " "Parameter \"reference_clock_frequency\" = \"125.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 49.881600 MHz " "Parameter \"output_clock_frequency0\" = \"49.881600 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011193835 ""}  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/PLL/PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1450011193835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232 RS232:r0 " "Elaborating entity \"RS232\" for hierarchy \"RS232:r0\"" {  } { { "C5G.vhd" "r0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011193851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_rs232_0 RS232:r0\|RS232_rs232_0:rs232_0 " "Elaborating entity \"RS232_rs232_0\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\"" {  } { { "RS232/synthesis/RS232.v" "rs232_0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/RS232.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011193851 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity RS232_rs232_0.v(103) " "Verilog HDL or VHDL warning at RS232_rs232_0.v(103): object \"write_data_parity\" assigned a value but never read" {  } { { "RS232/synthesis/submodules/RS232_rs232_0.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/RS232_rs232_0.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1450011193851 "|C5G|RS232:r0|RS232_rs232_0:rs232_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "RS232/synthesis/submodules/RS232_rs232_0.v" "RS232_In_Deserializer" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/RS232_rs232_0.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011193866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "RS232/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011193882 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (9)" {  } { { "RS232/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1450011193882 "|C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "RS232/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011193882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "RS232/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011194101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "RS232/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011194116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011194116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011194116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011194116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011194116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011194116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011194116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011194116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011194116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011194116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011194116 ""}  } { { "RS232/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1450011194116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_q9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_q9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_q9a1 " "Found entity 1: scfifo_q9a1" {  } { { "db/scfifo_q9a1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_q9a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011194163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011194163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_q9a1 RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated " "Elaborating entity \"scfifo_q9a1\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011194163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d1a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d1a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d1a1 " "Found entity 1: a_dpfifo_d1a1" {  } { { "db/a_dpfifo_d1a1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_d1a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011194179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011194179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d1a1 RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo " "Elaborating entity \"a_dpfifo_d1a1\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\"" {  } { { "db/scfifo_q9a1.tdf" "dpfifo" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_q9a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011194179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t0i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t0i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t0i1 " "Found entity 1: altsyncram_t0i1" {  } { { "db/altsyncram_t0i1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_t0i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011194241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011194241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t0i1 RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram " "Elaborating entity \"altsyncram_t0i1\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram\"" {  } { { "db/a_dpfifo_d1a1.tdf" "FIFOram" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_d1a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011194241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011194288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011194288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_d1a1.tdf" "almost_full_comparer" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_d1a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011194304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_d1a1.tdf" "three_comparison" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_d1a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011194304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011194366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011194366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_d1a1.tdf" "rd_ptr_msb" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_d1a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011194366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011194413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011194413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_d1a1.tdf" "usedw_counter" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_d1a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011194429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011194476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011194476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_d1a1.tdf" "wr_ptr" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_d1a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011194476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "RS232/synthesis/submodules/RS232_rs232_0.v" "RS232_Out_Serializer" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/RS232_rs232_0.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011194491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO NCO:u0 " "Elaborating entity \"NCO\" for hierarchy \"NCO:u0\"" {  } { { "C5G.vhd" "u0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011194695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_nco_ii_0 NCO:u0\|NCO_nco_ii_0:nco_ii_0 " "Elaborating entity \"NCO_nco_ii_0\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\"" {  } { { "NCO/synthesis/NCO.v" "nco_ii_0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/NCO.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011194710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_xnqg NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_xnqg:u011 " "Elaborating entity \"asj_xnqg\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_xnqg:u011\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "u011" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011194741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_arr_tdl NCO:u0\|NCO_nco_ii_0:nco_ii_0\|segment_arr_tdl:tdl " "Elaborating entity \"segment_arr_tdl\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|segment_arr_tdl:tdl\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "tdl" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011194773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_fxx NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003 " "Elaborating entity \"asj_nco_fxx\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux003" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011194788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\"" {  } { { "NCO/synthesis/submodules/asj_nco_fxx.v" "acc" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_fxx.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011194851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\"" {  } { { "NCO/synthesis/submodules/asj_nco_fxx.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_fxx.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011194866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Instantiated megafunction \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011194866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011194866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011194866 ""}  } { { "NCO/synthesis/submodules/asj_nco_fxx.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_fxx.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1450011194866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_q0h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_q0h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_q0h " "Found entity 1: add_sub_q0h" {  } { { "db/add_sub_q0h.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/add_sub_q0h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011194913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011194913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_q0h NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\|add_sub_q0h:auto_generated " "Elaborating entity \"add_sub_q0h\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\|add_sub_q0h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011194913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux000" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011194929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "NCO/synthesis/submodules/asj_altqmcpipe.v" "acc" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011194976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hth " "Found entity 1: add_sub_hth" {  } { { "db/add_sub_hth.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/add_sub_hth.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011195038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011195038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hth NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_hth:auto_generated " "Elaborating entity \"add_sub_hth\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_hth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011195038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux001" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011195054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux002" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011195085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_apr_dxx NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219 " "Elaborating entity \"asj_nco_apr_dxx\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux0219" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011195116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gar NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_gar:ux007 " "Elaborating entity \"asj_gar\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_gar:ux007\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux007" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011195132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sid_2c_1p NCO:u0\|NCO_nco_ii_0:nco_ii_0\|sid_2c_1p:sid2c " "Elaborating entity \"sid_2c_1p\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|sid_2c_1p:sid2c\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "sid2c" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011195163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux0120" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011195195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "NCO/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011195273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011195288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NCO_nco_ii_0_sin.hex " "Parameter \"init_file\" = \"NCO_nco_ii_0_sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195288 ""}  } { { "NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1450011195288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1vf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1vf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1vf1 " "Found entity 1: altsyncram_1vf1" {  } { { "db/altsyncram_1vf1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_1vf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011195335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011195335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1vf1 NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_1vf1:auto_generated " "Elaborating entity \"altsyncram_1vf1\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_1vf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011195335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux0121" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011195460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\"" {  } { { "NCO/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011195476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\"" {  } { { "NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011195491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NCO_nco_ii_0_cos.hex " "Parameter \"init_file\" = \"NCO_nco_ii_0_cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195491 ""}  } { { "NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1450011195491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_suf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_suf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_suf1 " "Found entity 1: altsyncram_suf1" {  } { { "db/altsyncram_suf1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_suf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011195538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011195538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_suf1 NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_suf1:auto_generated " "Elaborating entity \"altsyncram_suf1\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_suf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011195554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_sel NCO:u0\|NCO_nco_ii_0:nco_ii_0\|segment_sel:rot " "Elaborating entity \"segment_sel\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|segment_sel:rot\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "rot" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011195679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_rw NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_mob_rw:ux122 " "Elaborating entity \"asj_nco_mob_rw\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_mob_rw:ux122\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux122" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011195710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux710isdr" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011195726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "NCO/synthesis/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011195804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "NCO/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011195820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011195820 ""}  } { { "NCO/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1450011195820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ski.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ski.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ski " "Found entity 1: cntr_ski" {  } { { "db/cntr_ski.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_ski.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011195866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011195866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ski NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_ski:auto_generated " "Elaborating entity \"cntr_ski\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_ski:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011195866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CICU CICU:cic_0 " "Elaborating entity \"CICU\" for hierarchy \"CICU:cic_0\"" {  } { { "C5G.vhd" "cic_0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011195882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CICU_cic_ii_0 CICU:cic_0\|CICU_cic_ii_0:cic_ii_0 " "Elaborating entity \"CICU_cic_ii_0\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\"" {  } { { "CICU/synthesis/CICU.v" "cic_ii_0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011195882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_core CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core " "Elaborating entity \"alt_cic_core\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\"" {  } { { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "core" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011195913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\"" {  } { { "CICU/synthesis/submodules/alt_cic_core.sv" "input_sink" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011195960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\"" {  } { { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "sink_FIFO" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011196148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_old1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_old1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_old1 " "Found entity 1: scfifo_old1" {  } { { "db/scfifo_old1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_old1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011196210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011196210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_old1 CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated " "Elaborating entity \"scfifo_old1\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011196210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_9r51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_9r51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_9r51 " "Found entity 1: a_dpfifo_9r51" {  } { { "db/a_dpfifo_9r51.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011196226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011196226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_9r51 CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo " "Elaborating entity \"a_dpfifo_9r51\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\"" {  } { { "db/scfifo_old1.tdf" "dpfifo" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_old1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011196226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ldn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ldn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ldn1 " "Found entity 1: altsyncram_ldn1" {  } { { "db/altsyncram_ldn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_ldn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011196288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011196288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ldn1 CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram " "Elaborating entity \"altsyncram_ldn1\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram\"" {  } { { "db/a_dpfifo_9r51.tdf" "FIFOram" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011196288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2l8 " "Found entity 1: cmpr_2l8" {  } { { "db/cmpr_2l8.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cmpr_2l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011196351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011196351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|cmpr_2l8:almost_full_comparer " "Elaborating entity \"cmpr_2l8\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|cmpr_2l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_9r51.tdf" "almost_full_comparer" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011196351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|cmpr_2l8:two_comparison " "Elaborating entity \"cmpr_2l8\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|cmpr_2l8:two_comparison\"" {  } { { "db/a_dpfifo_9r51.tdf" "two_comparison" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011196351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d2b " "Found entity 1: cntr_d2b" {  } { { "db/cntr_d2b.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_d2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011196413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011196413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d2b CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|cntr_d2b:rd_ptr_msb " "Elaborating entity \"cntr_d2b\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|cntr_d2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_9r51.tdf" "rd_ptr_msb" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011196413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q27 " "Found entity 1: cntr_q27" {  } { { "db/cntr_q27.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_q27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011196460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011196460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q27 CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|cntr_q27:usedw_counter " "Elaborating entity \"cntr_q27\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|cntr_q27:usedw_counter\"" {  } { { "db/a_dpfifo_9r51.tdf" "usedw_counter" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011196476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e2b " "Found entity 1: cntr_e2b" {  } { { "db/cntr_e2b.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_e2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011196523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011196523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e2b CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|cntr_e2b:wr_ptr " "Elaborating entity \"cntr_e2b\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|cntr_e2b:wr_ptr\"" {  } { { "db/a_dpfifo_9r51.tdf" "wr_ptr" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011196523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0 " "Elaborating entity \"auk_dspip_avalon_streaming_source\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\"" {  } { { "CICU/synthesis/submodules/alt_cic_core.sv" "output_source_0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011196554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\"" {  } { { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "source_FIFO" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011196741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9nd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9nd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9nd1 " "Found entity 1: scfifo_9nd1" {  } { { "db/scfifo_9nd1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_9nd1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011196804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011196804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9nd1 CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated " "Elaborating entity \"scfifo_9nd1\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011196804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l061.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l061.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l061 " "Found entity 1: a_dpfifo_l061" {  } { { "db/a_dpfifo_l061.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_l061.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011196820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011196820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l061 CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo " "Elaborating entity \"a_dpfifo_l061\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\"" {  } { { "db/scfifo_9nd1.tdf" "dpfifo" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_9nd1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011196820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgn1 " "Found entity 1: altsyncram_rgn1" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_rgn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011196882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011196882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgn1 CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram " "Elaborating entity \"altsyncram_rgn1\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\"" {  } { { "db/a_dpfifo_l061.tdf" "FIFOram" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_l061.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011196882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3l8 " "Found entity 1: cmpr_3l8" {  } { { "db/cmpr_3l8.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cmpr_3l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011196945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011196945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|cmpr_3l8:almost_full_comparer " "Elaborating entity \"cmpr_3l8\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|cmpr_3l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_l061.tdf" "almost_full_comparer" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_l061.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011196945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|cmpr_3l8:two_comparison " "Elaborating entity \"cmpr_3l8\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|cmpr_3l8:two_comparison\"" {  } { { "db/a_dpfifo_l061.tdf" "two_comparison" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_l061.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011196960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r27 " "Found entity 1: cntr_r27" {  } { { "db/cntr_r27.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_r27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011197007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011197007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r27 CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|cntr_r27:usedw_counter " "Elaborating entity \"cntr_r27\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|cntr_r27:usedw_counter\"" {  } { { "db/a_dpfifo_l061.tdf" "usedw_counter" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_l061.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011197007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f2b " "Found entity 1: cntr_f2b" {  } { { "db/cntr_f2b.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_f2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011197070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011197070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f2b CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|cntr_f2b:wr_ptr " "Elaborating entity \"cntr_f2b\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|cntr_f2b:wr_ptr\"" {  } { { "db/a_dpfifo_l061.tdf" "wr_ptr" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_l061.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011197070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller " "Elaborating entity \"auk_dspip_avalon_streaming_controller\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\"" {  } { { "CICU/synthesis/submodules/alt_cic_core.sv" "avalon_controller" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011197085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_small_fifo CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO " "Elaborating entity \"auk_dspip_avalon_streaming_small_fifo\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO\"" {  } { { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "ready_FIFO" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011197116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_int_siso CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one " "Elaborating entity \"alt_cic_int_siso\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\"" {  } { { "CICU/synthesis/submodules/alt_cic_core.sv" "int_one" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011197132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|counter_module:latency_cnt_inst " "Elaborating entity \"counter_module\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|counter_module:latency_cnt_inst\"" {  } { { "CICU/synthesis/submodules/alt_cic_int_siso.sv" "latency_cnt_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011197195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|counter_module:counter_fs_inst " "Elaborating entity \"counter_module\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|counter_module:counter_fs_inst\"" {  } { { "CICU/synthesis/submodules/alt_cic_int_siso.sv" "counter_fs_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011197210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|counter_module:counter_ch_inst " "Elaborating entity \"counter_module\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|counter_module:counter_ch_inst\"" {  } { { "CICU/synthesis/submodules/alt_cic_int_siso.sv" "counter_ch_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011197226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_differentiator:COMB_LOOP\[0\].auk_dsp_diff " "Elaborating entity \"auk_dspip_differentiator\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_differentiator:COMB_LOOP\[0\].auk_dsp_diff\"" {  } { { "CICU/synthesis/submodules/alt_cic_int_siso.sv" "COMB_LOOP\[0\].auk_dsp_diff" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011197241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_differentiator:COMB_LOOP\[0\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_differentiator:COMB_LOOP\[0\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0\"" {  } { { "CICU/synthesis/submodules/auk_dspip_differentiator.vhd" "\\glogic:u0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_differentiator.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011197257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_upsample CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_upsample:first_upsample " "Elaborating entity \"auk_dspip_upsample\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_upsample:first_upsample\"" {  } { { "CICU/synthesis/submodules/alt_cic_int_siso.sv" "first_upsample" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011197335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_integrator:integrator_loop\[0\].auK_integrator " "Elaborating entity \"auk_dspip_integrator\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_integrator:integrator_loop\[0\].auK_integrator\"" {  } { { "CICU/synthesis/submodules/alt_cic_int_siso.sv" "integrator_loop\[0\].auK_integrator" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011197366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:FIFO_inst " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:FIFO_inst\"" {  } { { "C5G.vhd" "FIFO_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011197445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO:FIFO_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "FIFO.vhd" "dcfifo_component" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011197835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:FIFO_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "FIFO.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011197835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:FIFO_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011197835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011197835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011197835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011197835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011197835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011197835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011197835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011197835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011197835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011197835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011197835 ""}  } { { "FIFO.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1450011197835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_0ml1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_0ml1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_0ml1 " "Found entity 1: dcfifo_0ml1" {  } { { "db/dcfifo_0ml1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_0ml1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011197898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011197898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_0ml1 FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_0ml1:auto_generated " "Elaborating entity \"dcfifo_0ml1\" for hierarchy \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_0ml1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011197898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_oh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_oh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_oh6 " "Found entity 1: a_graycounter_oh6" {  } { { "db/a_graycounter_oh6.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_graycounter_oh6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011197945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011197945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_oh6 FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_0ml1:auto_generated\|a_graycounter_oh6:rdptr_g1p " "Elaborating entity \"a_graycounter_oh6\" for hierarchy \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_0ml1:auto_generated\|a_graycounter_oh6:rdptr_g1p\"" {  } { { "db/dcfifo_0ml1.tdf" "rdptr_g1p" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_0ml1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011197945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kvb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kvb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kvb " "Found entity 1: a_graycounter_kvb" {  } { { "db/a_graycounter_kvb.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_graycounter_kvb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011198007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011198007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kvb FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_0ml1:auto_generated\|a_graycounter_kvb:wrptr_g1p " "Elaborating entity \"a_graycounter_kvb\" for hierarchy \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_0ml1:auto_generated\|a_graycounter_kvb:wrptr_g1p\"" {  } { { "db/dcfifo_0ml1.tdf" "wrptr_g1p" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_0ml1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011198007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aia1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aia1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aia1 " "Found entity 1: altsyncram_aia1" {  } { { "db/altsyncram_aia1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_aia1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011198054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011198054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aia1 FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_0ml1:auto_generated\|altsyncram_aia1:fifo_ram " "Elaborating entity \"altsyncram_aia1\" for hierarchy \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_0ml1:auto_generated\|altsyncram_aia1:fifo_ram\"" {  } { { "db/dcfifo_0ml1.tdf" "fifo_ram" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_0ml1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011198070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sal " "Found entity 1: alt_synch_pipe_sal" {  } { { "db/alt_synch_pipe_sal.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/alt_synch_pipe_sal.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011198085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011198085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sal FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_0ml1:auto_generated\|alt_synch_pipe_sal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_sal\" for hierarchy \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_0ml1:auto_generated\|alt_synch_pipe_sal:rs_dgwp\"" {  } { { "db/dcfifo_0ml1.tdf" "rs_dgwp" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_0ml1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011198085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d09 " "Found entity 1: dffpipe_d09" {  } { { "db/dffpipe_d09.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dffpipe_d09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011198101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011198101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d09 FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_0ml1:auto_generated\|alt_synch_pipe_sal:rs_dgwp\|dffpipe_d09:dffpipe12 " "Elaborating entity \"dffpipe_d09\" for hierarchy \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_0ml1:auto_generated\|alt_synch_pipe_sal:rs_dgwp\|dffpipe_d09:dffpipe12\"" {  } { { "db/alt_synch_pipe_sal.tdf" "dffpipe12" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/alt_synch_pipe_sal.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011198101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_val.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_val.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_val " "Found entity 1: alt_synch_pipe_val" {  } { { "db/alt_synch_pipe_val.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/alt_synch_pipe_val.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011198116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011198116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_val FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_0ml1:auto_generated\|alt_synch_pipe_val:ws_dgrp " "Elaborating entity \"alt_synch_pipe_val\" for hierarchy \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_0ml1:auto_generated\|alt_synch_pipe_val:ws_dgrp\"" {  } { { "db/dcfifo_0ml1.tdf" "ws_dgrp" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_0ml1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011198132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_g09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_g09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_g09 " "Found entity 1: dffpipe_g09" {  } { { "db/dffpipe_g09.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dffpipe_g09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011198148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011198148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_g09 FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_0ml1:auto_generated\|alt_synch_pipe_val:ws_dgrp\|dffpipe_g09:dffpipe15 " "Elaborating entity \"dffpipe_g09\" for hierarchy \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_0ml1:auto_generated\|alt_synch_pipe_val:ws_dgrp\|dffpipe_g09:dffpipe15\"" {  } { { "db/alt_synch_pipe_val.tdf" "dffpipe15" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/alt_synch_pipe_val.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011198148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c06 " "Found entity 1: cmpr_c06" {  } { { "db/cmpr_c06.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cmpr_c06.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011198195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011198195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c06 FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_0ml1:auto_generated\|cmpr_c06:rdempty_eq_comp " "Elaborating entity \"cmpr_c06\" for hierarchy \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_0ml1:auto_generated\|cmpr_c06:rdempty_eq_comp\"" {  } { { "db/dcfifo_0ml1.tdf" "rdempty_eq_comp" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_0ml1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011198195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODULATOR MODULATOR:m_0 " "Elaborating entity \"MODULATOR\" for hierarchy \"MODULATOR:m_0\"" {  } { { "C5G.vhd" "m_0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011198210 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_std_clkout MODULATOR.vhd(58) " "Verilog HDL or VHDL warning at MODULATOR.vhd(58): object \"tx_std_clkout\" assigned a value but never read" {  } { { "MODULATOR.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1450011198210 "|C5G|MODULATOR:m_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_ready MODULATOR.vhd(59) " "Verilog HDL or VHDL warning at MODULATOR.vhd(59): object \"tx_ready\" assigned a value but never read" {  } { { "MODULATOR.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1450011198210 "|C5G|MODULATOR:m_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reconfig_mgmt_readdata MODULATOR.vhd(60) " "Verilog HDL or VHDL warning at MODULATOR.vhd(60): object \"reconfig_mgmt_readdata\" assigned a value but never read" {  } { { "MODULATOR.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1450011198210 "|C5G|MODULATOR:m_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reconfig_busy MODULATOR.vhd(61) " "Verilog HDL or VHDL warning at MODULATOR.vhd(61): object \"reconfig_busy\" assigned a value but never read" {  } { { "MODULATOR.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1450011198210 "|C5G|MODULATOR:m_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reconfig_mgmt_waitrequest MODULATOR.vhd(62) " "Verilog HDL or VHDL warning at MODULATOR.vhd(62): object \"reconfig_mgmt_waitrequest\" assigned a value but never read" {  } { { "MODULATOR.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1450011198210 "|C5G|MODULATOR:m_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DSM MODULATOR:m_0\|DSM:dsm_0 " "Elaborating entity \"DSM\" for hierarchy \"MODULATOR:m_0\|DSM:dsm_0\"" {  } { { "MODULATOR.vhd" "dsm_0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011198226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSHIFT MODULATOR:m_0\|FSHIFT:fshift_0 " "Elaborating entity \"FSHIFT\" for hierarchy \"MODULATOR:m_0\|FSHIFT:fshift_0\"" {  } { { "MODULATOR.vhd" "fshift_0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011198226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx MODULATOR:m_0\|tx:tx_0 " "Elaborating entity \"tx\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\"" {  } { { "MODULATOR.vhd" "tx_0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011198241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_native MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0 " "Elaborating entity \"tx_native\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\"" {  } { { "tx.vhd" "tx_native_inst0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011198241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_native_av MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst " "Elaborating entity \"altera_xcvr_native_av\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\"" {  } { { "tx_native.vhd" "tx_native_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011198273 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_xcvr_functions.sv(220) " "Verilog HDL assignment warning at altera_xcvr_functions.sv(220): truncated value with size 32 to match size of target (4)" {  } { { "tx_native/altera_xcvr_functions.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_functions.sv" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1450011198585 "|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_plls MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls " "Elaborating entity \"av_xcvr_plls\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\"" {  } { { "tx_native/altera_xcvr_native_av.sv" "gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_native_av.sv" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011199210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_reconfig_bundle_to_xcvr MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_reconfig_bundle_to_xcvr:pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst " "Elaborating entity \"av_reconfig_bundle_to_xcvr\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_reconfig_bundle_to_xcvr:pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst\"" {  } { { "tx_native/av_xcvr_plls.sv" "pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_plls.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011201335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm_csr MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst " "Elaborating entity \"av_xcvr_avmm_csr\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\"" {  } { { "tx_native/av_xcvr_plls.sv" "pll\[0\].avmm.av_xcvr_avmm_csr_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_plls.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011201351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst\"" {  } { { "tx_native/av_xcvr_avmm_csr.sv" "gen_status_reg_pll.alt_xcvr_resync_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_avmm_csr.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011201366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_native MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst " "Elaborating entity \"av_xcvr_native\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\"" {  } { { "tx_native/altera_xcvr_native_av.sv" "gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_native_av.sv" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011201366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pma MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma " "Elaborating entity \"av_pma\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\"" {  } { { "tx_native/av_xcvr_native.sv" "inst_av_pma" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_native.sv" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011201616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma " "Elaborating entity \"av_tx_pma\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\"" {  } { { "tx_native/av_pma.sv" "av_tx_pma" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pma.sv" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011201820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma_ch MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst " "Elaborating entity \"av_tx_pma_ch\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\"" {  } { { "tx_native/av_tx_pma.sv" "tx_pma_insts\[0\].av_tx_pma_ch_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_tx_pma.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011202538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs " "Elaborating entity \"av_pcs\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\"" {  } { { "tx_native/av_xcvr_native.sv" "inst_av_pcs" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_native.sv" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011202741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs_ch MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch " "Elaborating entity \"av_pcs_ch\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\"" {  } { { "tx_native/av_pcs.sv" "ch\[0\].inst_av_pcs_ch" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pcs.sv" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011202820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_tx_pcs_pma_interface_rbc MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface " "Elaborating entity \"av_hssi_tx_pcs_pma_interface_rbc\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface\"" {  } { { "tx_native/av_pcs_ch.sv" "inst_av_hssi_tx_pcs_pma_interface" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pcs_ch.sv" 2053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011202913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_tx_pcs_rbc MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs " "Elaborating entity \"av_hssi_8g_tx_pcs_rbc\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\"" {  } { { "tx_native/av_pcs_ch.sv" "inst_av_hssi_8g_tx_pcs" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pcs_ch.sv" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011203085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_tx_pld_pcs_interface_rbc MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface " "Elaborating entity \"av_hssi_tx_pld_pcs_interface_rbc\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\"" {  } { { "tx_native/av_pcs_ch.sv" "inst_av_hssi_tx_pld_pcs_interface" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pcs_ch.sv" 2495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011204179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm " "Elaborating entity \"av_xcvr_avmm\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\"" {  } { { "tx_native/av_xcvr_native.sv" "inst_av_xcvr_avmm" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_native.sv" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011204429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm_csr MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst " "Elaborating entity \"av_xcvr_avmm_csr\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\"" {  } { { "tx_native/av_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_avmm.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011204788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_reconfig_bundle_merger MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst " "Elaborating entity \"sv_reconfig_bundle_merger\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst\"" {  } { { "tx_native/altera_xcvr_native_av.sv" "av_reconfig_bundle_merger_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_native_av.sv" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011204788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_reconfig MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0 " "Elaborating entity \"tx_reconfig\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\"" {  } { { "tx.vhd" "tx_reconfig_inst0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011204835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst " "Elaborating entity \"alt_xcvr_reconfig\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\"" {  } { { "tx_reconfig.vhd" "tx_reconfig_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011204851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_resync:inst_reconfig_reset_sync " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_resync:inst_reconfig_reset_sync\"" {  } { { "tx_reconfig/alt_xcvr_reconfig.sv" "inst_reconfig_reset_sync" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_arbiter MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_arbiter:arbiter " "Elaborating entity \"alt_xcvr_arbiter\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_arbiter:arbiter\"" {  } { { "tx_reconfig/alt_xcvr_reconfig.sv" "arbiter" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_offset_cancellation MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset " "Elaborating entity \"alt_xcvr_reconfig_offset_cancellation\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\"" {  } { { "tx_reconfig/alt_xcvr_reconfig.sv" "offset.sc_offset" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_offset_cancellation_av MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av " "Elaborating entity \"alt_xcvr_reconfig_offset_cancellation_av\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" "offset_cancellation_av" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_wait_generate MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|altera_wait_generate:wait_gen " "Elaborating entity \"altera_wait_generate\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|altera_wait_generate:wait_gen\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "wait_gen" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_av MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Elaborating entity \"alt_cal_av\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "alt_cal_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205148 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(292) " "Verilog HDL assignment warning at alt_cal_av.v(292): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1450011205163 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(299) " "Verilog HDL assignment warning at alt_cal_av.v(299): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1450011205163 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(313) " "Verilog HDL assignment warning at alt_cal_av.v(313): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1450011205163 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Info" "ISGN_ELABORATION_HEADER" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Elaborated megafunction instantiation \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Instantiated megafunction \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 2 " "Parameter \"number_of_channels\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011205210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "channel_address_width 2 " "Parameter \"channel_address_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011205210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pma_base_address 0 " "Parameter \"pma_base_address\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011205210 ""}  } { { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1450011205210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_edge_detect MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det " "Elaborating entity \"alt_cal_edge_detect\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\"" {  } { { "alt_cal_av.v" "pd0_det" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205210 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Elaborated megafunction instantiation \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\", which is child of megafunction instantiation \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\"" {  } { { "alt_cal_av.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 170 0 0 } } { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_arbiter_acq MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_arbiter_acq:mutex_inst " "Elaborating entity \"alt_arbiter_acq\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_arbiter_acq:mutex_inst\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "mutex_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_analog MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog " "Elaborating entity \"alt_xcvr_reconfig_analog\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\"" {  } { { "tx_reconfig/alt_xcvr_reconfig.sv" "analog.sc_analog" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig.sv" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_analog_av MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv " "Elaborating entity \"alt_xcvr_reconfig_analog_av\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_analog.sv" "reconfig_analog_cv" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_analog.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_uif MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_uif:inst_xreconf_uif " "Elaborating entity \"alt_xreconf_uif\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_uif:inst_xreconf_uif\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_analog_av.sv" "inst_xreconf_uif" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_analog_av.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_datactrl_av MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl " "Elaborating entity \"alt_xreconf_analog_datactrl_av\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_analog_av.sv" "inst_analog_datactrl" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_analog_av.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_ctrlsm MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm " "Elaborating entity \"alt_xreconf_analog_ctrlsm\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm\"" {  } { { "tx_reconfig/alt_xreconf_analog_datactrl_av.sv" "inst_analog_ctrlsm" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_analog_datactrl_av.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_rmw_av MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_rmw_av:inst_rmw_sm " "Elaborating entity \"alt_xreconf_analog_rmw_av\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_rmw_av:inst_rmw_sm\"" {  } { { "tx_reconfig/alt_xreconf_analog_datactrl_av.sv" "inst_rmw_sm" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_analog_datactrl_av.sv" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_cif MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif " "Elaborating entity \"alt_xreconf_cif\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_analog_av.sv" "inst_xreconf_cif" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_analog_av.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_basic_acq MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq " "Elaborating entity \"alt_xreconf_basic_acq\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\"" {  } { { "tx_reconfig/alt_xreconf_cif.sv" "inst_basic_acq" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_cif.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_direct MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_direct:direct.sc_direct " "Elaborating entity \"alt_xcvr_reconfig_direct\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_direct:direct.sc_direct\"" {  } { { "tx_reconfig/alt_xcvr_reconfig.sv" "direct.sc_direct" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig.sv" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_dcd MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_dcd:dcd.sc_dcd " "Elaborating entity \"alt_xcvr_reconfig_dcd\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_dcd:dcd.sc_dcd\"" {  } { { "tx_reconfig/alt_xcvr_reconfig.sv" "dcd.sc_dcd" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig.sv" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_dcd_av MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_dcd:dcd.sc_dcd\|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av " "Elaborating entity \"alt_xcvr_reconfig_dcd_av\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_dcd:dcd.sc_dcd\|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_dcd.sv" "inst_alt_xcvr_reconfig_dcd_av" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_dcd.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_dcd_cal_av MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_dcd:dcd.sc_dcd\|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av\|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal " "Elaborating entity \"alt_xcvr_reconfig_dcd_cal_av\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_dcd:dcd.sc_dcd\|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av\|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_dcd_av.sv" "inst_alt_xcvr_reconfig_dcd_cal" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_dcd_av.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_dcd_control_av MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_dcd:dcd.sc_dcd\|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av\|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal\|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control " "Elaborating entity \"alt_xcvr_reconfig_dcd_control_av\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_dcd:dcd.sc_dcd\|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av\|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal\|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv" "inst_alt_xcvr_reconfig_dcd_control" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205507 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alt_xcvr_reconfig_dcd_control_av.sv(444) " "Verilog HDL Case Statement information at alt_xcvr_reconfig_dcd_control_av.sv(444): all case item expressions in this case statement are onehot" {  } { { "tx_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" 444 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1450011205507 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alt_xcvr_reconfig_dcd_control_av.sv(615) " "Verilog HDL Case Statement information at alt_xcvr_reconfig_dcd_control_av.sv(615): all case item expressions in this case statement are onehot" {  } { { "tx_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" 615 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1450011205523 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_cif MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_dcd:dcd.sc_dcd\|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av\|alt_xreconf_cif:inst_alt_xreconf_cif " "Elaborating entity \"alt_xreconf_cif\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_dcd:dcd.sc_dcd\|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av\|alt_xreconf_cif:inst_alt_xreconf_cif\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_dcd_av.sv" "inst_alt_xreconf_cif" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_dcd_av.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_basic_acq MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_dcd:dcd.sc_dcd\|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av\|alt_xreconf_cif:inst_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq " "Elaborating entity \"alt_xreconf_basic_acq\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_dcd:dcd.sc_dcd\|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av\|alt_xreconf_cif:inst_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\"" {  } { { "tx_reconfig/alt_xreconf_cif.sv" "inst_basic_acq" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_cif.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cal_seq MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_cal_seq:cal_seq " "Elaborating entity \"alt_xcvr_reconfig_cal_seq\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_cal_seq:cal_seq\"" {  } { { "tx_reconfig/alt_xcvr_reconfig.sv" "cal_seq" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig.sv" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_basic MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic " "Elaborating entity \"alt_xcvr_reconfig_basic\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\"" {  } { { "tx_reconfig/alt_xcvr_reconfig.sv" "basic" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig.sv" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_reconfig_basic MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5 " "Elaborating entity \"av_xcvr_reconfig_basic\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_basic.sv" "a5" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_basic.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_lif MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if " "Elaborating entity \"av_xrbasic_lif\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\"" {  } { { "tx_reconfig/av_xcvr_reconfig_basic.sv" "lif\[0\].logical_if" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_basic.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_lif_csr MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr " "Elaborating entity \"av_xrbasic_lif_csr\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\"" {  } { { "tx_reconfig/av_xrbasic_lif.sv" "lif_csr" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_lif.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_l2p_rom MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch " "Elaborating entity \"av_xrbasic_l2p_rom\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\"" {  } { { "tx_reconfig/av_xrbasic_lif_csr.sv" "l2pch" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_lif_csr.sv" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205726 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.data_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.data_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "tx_reconfig/av_xrbasic_l2p_rom.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1450011205741 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.waddr_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.waddr_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "tx_reconfig/av_xrbasic_l2p_rom.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1450011205741 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.we_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.we_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "tx_reconfig/av_xrbasic_l2p_rom.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1450011205741 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_l2p_addr MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_addr:l2paddr " "Elaborating entity \"av_xrbasic_l2p_addr\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_addr:l2paddr\"" {  } { { "tx_reconfig/av_xrbasic_lif_csr.sv" "l2paddr" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_lif_csr.sv" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux " "Elaborating entity \"csr_mux\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\"" {  } { { "tx_reconfig/av_xrbasic_lif.sv" "pif_tbus_mux" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_lif.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_arbiter MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|alt_xcvr_arbiter:pif\[0\].pif_arb " "Elaborating entity \"alt_xcvr_arbiter\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|alt_xcvr_arbiter:pif\[0\].pif_arb\"" {  } { { "tx_reconfig/av_xcvr_reconfig_basic.sv" "pif\[0\].pif_arb" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_basic.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_reconfig_bundle_to_basic MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_reconfig_bundle_to_basic:bundle " "Elaborating entity \"av_reconfig_bundle_to_basic\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_reconfig_bundle_to_basic:bundle\"" {  } { { "tx_reconfig/av_xcvr_reconfig_basic.sv" "bundle" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_basic.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_reset MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0 " "Elaborating entity \"tx_reset\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0\"" {  } { { "tx.vhd" "tx_reset_inst0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_reset_control MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst " "Elaborating entity \"altera_xcvr_reset_control\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\"" {  } { { "tx_reset.vhd" "tx_reset_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset\"" {  } { { "tx_reset/altera_xcvr_reset_control.sv" "g_reset_sync.alt_xcvr_resync_reset" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/altera_xcvr_reset_control.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown\"" {  } { { "tx_reset/altera_xcvr_reset_control.sv" "g_pll.counter_pll_powerdown" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/altera_xcvr_reset_control.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_resync:g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_resync:g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy\"" {  } { { "tx_reset/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/altera_xcvr_reset_control.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset\"" {  } { { "tx_reset/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/altera_xcvr_reset_control.sv" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready\"" {  } { { "tx_reset/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.counter_tx_ready" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/altera_xcvr_reset_control.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011205976 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CICU/synthesis/submodules/alt_cic_int_siso.sv" "counter_ch_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv" 310 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1450011206835 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 2 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "CICU/synthesis/submodules/alt_cic_int_siso.sv" "counter_fs_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv" 295 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1450011206835 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max latency_cnt_inst 32 4 " "Port \"counter_max\" on the entity instantiation of \"latency_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "CICU/synthesis/submodules/alt_cic_int_siso.sv" "latency_cnt_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv" 267 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1450011206835 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1450011207257 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2015.12.13.04:53:32 Progress: Loading sldd5822a23/alt_sld_fab_wrapper_hw.tcl " "2015.12.13.04:53:32 Progress: Loading sldd5822a23/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011212726 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011215132 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011215320 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011216765 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011216796 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011216843 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011216890 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011216906 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011216906 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1450011217609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd5822a23/alt_sld_fab.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011217812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011217812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011217859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011217859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011217859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011217859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011217874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011217874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011217921 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011217921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011217921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011217937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011217937 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\|q_b\[0\] " "Synthesized away node \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_rgn1.tdf" 40 2 0 } } { "db/a_dpfifo_l061.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_l061.tdf" 45 2 0 } } { "db/scfifo_9nd1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_9nd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 113 0 0 } } { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 354 0 0 } } { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } } { "CICU/synthesis/CICU.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.v" 31 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011218827 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_9nd1:auto_generated|a_dpfifo_l061:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\|q_b\[1\] " "Synthesized away node \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_rgn1.tdf" 72 2 0 } } { "db/a_dpfifo_l061.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_l061.tdf" 45 2 0 } } { "db/scfifo_9nd1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_9nd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 113 0 0 } } { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 354 0 0 } } { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } } { "CICU/synthesis/CICU.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.v" 31 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011218827 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_9nd1:auto_generated|a_dpfifo_l061:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\|q_b\[2\] " "Synthesized away node \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_rgn1.tdf" 104 2 0 } } { "db/a_dpfifo_l061.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_l061.tdf" 45 2 0 } } { "db/scfifo_9nd1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_9nd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 113 0 0 } } { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 354 0 0 } } { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } } { "CICU/synthesis/CICU.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.v" 31 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011218827 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_9nd1:auto_generated|a_dpfifo_l061:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\|q_b\[3\] " "Synthesized away node \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_rgn1.tdf" 136 2 0 } } { "db/a_dpfifo_l061.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_l061.tdf" 45 2 0 } } { "db/scfifo_9nd1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_9nd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 113 0 0 } } { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 354 0 0 } } { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } } { "CICU/synthesis/CICU.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.v" 31 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011218827 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_9nd1:auto_generated|a_dpfifo_l061:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\|q_b\[4\] " "Synthesized away node \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_rgn1.tdf" 168 2 0 } } { "db/a_dpfifo_l061.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_l061.tdf" 45 2 0 } } { "db/scfifo_9nd1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_9nd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 113 0 0 } } { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 354 0 0 } } { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } } { "CICU/synthesis/CICU.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.v" 31 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011218827 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_9nd1:auto_generated|a_dpfifo_l061:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\|q_b\[5\] " "Synthesized away node \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_rgn1.tdf" 200 2 0 } } { "db/a_dpfifo_l061.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_l061.tdf" 45 2 0 } } { "db/scfifo_9nd1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_9nd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 113 0 0 } } { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 354 0 0 } } { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } } { "CICU/synthesis/CICU.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.v" 31 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011218827 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_9nd1:auto_generated|a_dpfifo_l061:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\|q_b\[6\] " "Synthesized away node \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_rgn1.tdf" 232 2 0 } } { "db/a_dpfifo_l061.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_l061.tdf" 45 2 0 } } { "db/scfifo_9nd1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_9nd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 113 0 0 } } { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 354 0 0 } } { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } } { "CICU/synthesis/CICU.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.v" 31 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011218827 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_9nd1:auto_generated|a_dpfifo_l061:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\|q_b\[7\] " "Synthesized away node \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_rgn1.tdf" 264 2 0 } } { "db/a_dpfifo_l061.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_l061.tdf" 45 2 0 } } { "db/scfifo_9nd1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_9nd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 113 0 0 } } { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 354 0 0 } } { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } } { "CICU/synthesis/CICU.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.v" 31 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011218827 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_9nd1:auto_generated|a_dpfifo_l061:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\|q_b\[8\] " "Synthesized away node \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_rgn1.tdf" 296 2 0 } } { "db/a_dpfifo_l061.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_l061.tdf" 45 2 0 } } { "db/scfifo_9nd1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_9nd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 113 0 0 } } { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 354 0 0 } } { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } } { "CICU/synthesis/CICU.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.v" 31 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011218827 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_9nd1:auto_generated|a_dpfifo_l061:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\|q_b\[9\] " "Synthesized away node \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_rgn1.tdf" 328 2 0 } } { "db/a_dpfifo_l061.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_l061.tdf" 45 2 0 } } { "db/scfifo_9nd1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_9nd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 113 0 0 } } { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 354 0 0 } } { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } } { "CICU/synthesis/CICU.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.v" 31 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011218827 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_9nd1:auto_generated|a_dpfifo_l061:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\|q_b\[10\] " "Synthesized away node \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_rgn1.tdf" 360 2 0 } } { "db/a_dpfifo_l061.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_l061.tdf" 45 2 0 } } { "db/scfifo_9nd1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_9nd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 113 0 0 } } { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 354 0 0 } } { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } } { "CICU/synthesis/CICU.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.v" 31 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011218827 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_9nd1:auto_generated|a_dpfifo_l061:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\|q_b\[11\] " "Synthesized away node \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_rgn1.tdf" 392 2 0 } } { "db/a_dpfifo_l061.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_l061.tdf" 45 2 0 } } { "db/scfifo_9nd1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_9nd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 113 0 0 } } { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 354 0 0 } } { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } } { "CICU/synthesis/CICU.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.v" 31 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011218827 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_9nd1:auto_generated|a_dpfifo_l061:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\|q_b\[12\] " "Synthesized away node \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_9nd1:auto_generated\|a_dpfifo_l061:dpfifo\|altsyncram_rgn1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_rgn1.tdf" 424 2 0 } } { "db/a_dpfifo_l061.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_l061.tdf" 45 2 0 } } { "db/scfifo_9nd1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_9nd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 113 0 0 } } { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 354 0 0 } } { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } } { "CICU/synthesis/CICU.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.v" 31 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011218827 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_9nd1:auto_generated|a_dpfifo_l061:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram\|q_b\[8\] " "Synthesized away node \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_ldn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_ldn1.tdf" 296 2 0 } } { "db/a_dpfifo_9r51.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf" 45 2 0 } } { "db/scfifo_old1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_old1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 322 0 0 } } { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } } { "CICU/synthesis/CICU.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.v" 31 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011218827 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|altsyncram_ldn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram\|q_b\[9\] " "Synthesized away node \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_ldn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_ldn1.tdf" 328 2 0 } } { "db/a_dpfifo_9r51.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf" 45 2 0 } } { "db/scfifo_old1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_old1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 322 0 0 } } { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } } { "CICU/synthesis/CICU.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.v" 31 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011218827 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|altsyncram_ldn1:FIFOram|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1450011218827 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1450011218827 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram\|q_b\[0\] " "Synthesized away node \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_ldn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_ldn1.tdf" 40 2 0 } } { "db/a_dpfifo_9r51.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf" 45 2 0 } } { "db/scfifo_old1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_old1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 322 0 0 } } { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } } { "CICU/synthesis/CICU.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.v" 31 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011218843 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|altsyncram_ldn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram\|q_b\[1\] " "Synthesized away node \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_ldn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_ldn1.tdf" 72 2 0 } } { "db/a_dpfifo_9r51.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf" 45 2 0 } } { "db/scfifo_old1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_old1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 322 0 0 } } { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } } { "CICU/synthesis/CICU.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.v" 31 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011218843 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|altsyncram_ldn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram\|q_b\[2\] " "Synthesized away node \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_ldn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_ldn1.tdf" 104 2 0 } } { "db/a_dpfifo_9r51.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf" 45 2 0 } } { "db/scfifo_old1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_old1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 322 0 0 } } { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } } { "CICU/synthesis/CICU.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.v" 31 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011218843 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|altsyncram_ldn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram\|q_b\[3\] " "Synthesized away node \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_ldn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_ldn1.tdf" 136 2 0 } } { "db/a_dpfifo_9r51.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf" 45 2 0 } } { "db/scfifo_old1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_old1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 322 0 0 } } { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } } { "CICU/synthesis/CICU.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.v" 31 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011218843 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|altsyncram_ldn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram\|q_b\[4\] " "Synthesized away node \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_ldn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_ldn1.tdf" 168 2 0 } } { "db/a_dpfifo_9r51.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf" 45 2 0 } } { "db/scfifo_old1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_old1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 322 0 0 } } { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } } { "CICU/synthesis/CICU.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.v" 31 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011218843 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|altsyncram_ldn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram\|q_b\[5\] " "Synthesized away node \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_ldn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_ldn1.tdf" 200 2 0 } } { "db/a_dpfifo_9r51.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf" 45 2 0 } } { "db/scfifo_old1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_old1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 322 0 0 } } { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } } { "CICU/synthesis/CICU.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.v" 31 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011218843 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|altsyncram_ldn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram\|q_b\[6\] " "Synthesized away node \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_ldn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_ldn1.tdf" 232 2 0 } } { "db/a_dpfifo_9r51.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf" 45 2 0 } } { "db/scfifo_old1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_old1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 322 0 0 } } { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } } { "CICU/synthesis/CICU.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.v" 31 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011218843 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|altsyncram_ldn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram\|q_b\[7\] " "Synthesized away node \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_ldn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_ldn1.tdf" 264 2 0 } } { "db/a_dpfifo_9r51.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf" 45 2 0 } } { "db/scfifo_old1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_old1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 322 0 0 } } { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } } { "CICU/synthesis/CICU.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.v" 31 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011218843 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|altsyncram_ldn1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1450011218843 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1450011218843 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[0\]~0 " "Found clock multiplexer MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[0\]~0" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1450011220577 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[0]~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[0\]~1 " "Found clock multiplexer MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[0\]~1" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1450011220577 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[0]~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[1\]~2 " "Found clock multiplexer MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[1\]~2" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1450011220577 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[1]~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[1\]~3 " "Found clock multiplexer MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[1\]~3" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1450011220577 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[1]~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[2\]~4 " "Found clock multiplexer MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[2\]~4" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1450011220577 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[2]~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[2\]~5 " "Found clock multiplexer MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[2\]~5" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1450011220577 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[2]~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[3\]~6 " "Found clock multiplexer MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[3\]~6" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1450011220577 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[3]~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[3\]~7 " "Found clock multiplexer MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[3\]~7" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1450011220577 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[3]~7"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1450011220577 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|rom_l2p_ch_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|rom_l2p_ch_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1450011220937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1450011220937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1450011220937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1450011220937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1450011220937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1450011220937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1450011220937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1450011220937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1450011220937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1450011220937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1450011220937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1450011220937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1450011220937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1450011220937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1450011220937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1450011220937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1450011220937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1450011220937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/C5G.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif " "Parameter INIT_FILE set to db/C5G.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1450011220937 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1450011220937 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1450011220937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0 " "Elaborated megafunction instantiation \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011220984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0 " "Instantiated megafunction \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011220984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011220984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011220984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011220984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011220984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011220984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011220984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011220984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011220984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011220984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011220984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011220984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011220984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011220984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011220984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011220984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011220984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011220984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/C5G.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/C5G.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1450011220984 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1450011220984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ee12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ee12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ee12 " "Found entity 1: altsyncram_ee12" {  } { { "db/altsyncram_ee12.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_ee12.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1450011221046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011221046 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "NCO Compiler " "\"NCO Compiler\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1450011221999 ""} { "Warning" "WSGN_FOUND_OCP_CORE" "CIC Compiler " "\"CIC Compiler\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1450011221999 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1450011221999 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "altera_cic_ii " "Messages from megafunction that supports OpenCore Plus feature altera_cic_ii" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals fsin_o and fcos_o are forced low when the evaluation time expires " "The output signals fsin_o and fcos_o are forced low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1450011222046 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1450011222046 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "NCO MegaCore " "Messages from megafunction that supports OpenCore Plus feature NCO MegaCore" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals fsin_o and fcos_o are forced low when the evaluation time expires " "The output signals fsin_o and fcos_o are forced low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1450011222046 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1450011222046 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1450011222046 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1450011222046 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1450011222046 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1450011222062 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_cal_av.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 56 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1450011222312 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1450011222312 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1450011223702 "|C5G|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1450011223702 "|C5G|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1450011223702 "|C5G|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1450011223702 "|C5G|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1450011223702 "|C5G|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1450011223702 "|C5G|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1450011223702 "|C5G|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1450011223702 "|C5G|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1450011223702 "|C5G|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1450011223702 "|C5G|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1450011223702 "|C5G|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1450011223702 "|C5G|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1450011223702 "|C5G|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1450011223702 "|C5G|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1450011223702 "|C5G|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1450011223702 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011223874 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "443 " "443 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1450011225327 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\|pd_xor~0 " "Logic cell \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011225343 ""} { "Info" "ISCL_SCL_CELL_NAME" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd90_det\|pd_xor~0 " "Logic cell \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd90_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011225343 ""} { "Info" "ISCL_SCL_CELL_NAME" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd180_det\|pd_xor~0 " "Logic cell \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd180_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011225343 ""} { "Info" "ISCL_SCL_CELL_NAME" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|pd_xor~0 " "Logic cell \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011225343 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1450011225343 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011225562 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL1 3 " "Ignored 3 assignments for entity \"PLL1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL1 -sip PLL1.sip -library lib_PLL1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL1 -sip PLL1.sip -library lib_PLL1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1450011225781 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.1 -entity PLL1 -sip PLL1.sip -library lib_PLL1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.1 -entity PLL1 -sip PLL1.sip -library lib_PLL1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1450011225781 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL1 -sip PLL1.sip -library lib_PLL1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL1 -sip PLL1.sip -library lib_PLL1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1450011225781 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1450011225781 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.map.smsg " "Generated suppressed messages file C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011226249 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "34 0 1 0 0 " "Adding 34 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1450011227593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1450011227593 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B5B " "No output dependent on input pin \"CLOCK_50_B5B\"" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011227999 "|C5G|CLOCK_50_B5B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B6A " "No output dependent on input pin \"CLOCK_50_B6A\"" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011227999 "|C5G|CLOCK_50_B6A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B7A " "No output dependent on input pin \"CLOCK_50_B7A\"" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011227999 "|C5G|CLOCK_50_B7A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B8A " "No output dependent on input pin \"CLOCK_50_B8A\"" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011227999 "|C5G|CLOCK_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011227999 "|C5G|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011227999 "|C5G|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011227999 "|C5G|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1450011227999 "|C5G|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1450011227999 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2167 " "Implemented 2167 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1450011228015 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1450011228015 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2038 " "Implemented 2038 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1450011228015 ""} { "Info" "ICUT_CUT_TM_RAMS" "78 " "Implemented 78 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1450011228015 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1450011228015 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1450011228015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1141 " "Peak virtual memory: 1141 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1450011228124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 04:53:48 2015 " "Processing ended: Sun Dec 13 04:53:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1450011228124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1450011228124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1450011228124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1450011228124 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1450011233124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1450011233124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 04:53:52 2015 " "Processing started: Sun Dec 13 04:53:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1450011233124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1450011233124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off C5G -c C5G " "Command: quartus_fit --read_settings_files=off --write_settings_files=off C5G -c C5G" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1450011233124 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1450011233327 ""}
{ "Info" "0" "" "Project  = C5G" {  } {  } 0 0 "Project  = C5G" 0 0 "Fitter" 0 0 1450011233327 ""}
{ "Info" "0" "" "Revision = C5G" {  } {  } 0 0 "Revision = C5G" 0 0 "Fitter" 0 0 1450011233327 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1450011233546 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "C5G 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"C5G\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1450011233577 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1450011233624 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1450011233624 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_ee12:auto_generated\|ram_block1a3 " "Atom \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_ee12:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1450011233749 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_ee12:auto_generated|ram_block1a3"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1450011233749 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1450011234140 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1450011234156 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1450011234734 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1450011234937 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 33 " "No exact pin location assignment(s) for 1 pins of 33 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1450011235156 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1450011240702 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "3 " "3 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "SMA_GXB_TX_p SMA_GXB_TX_p(n) " "differential I/O pin \"SMA_GXB_TX_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"SMA_GXB_TX_p(n)\"." {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SMA_GXB_TX_p } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_GXB_TX_p" } } } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/" { { 0 { 0 ""} 0 235 10611 11489 0 0 ""} { 0 { 0 ""} 0 7988 10611 11489 0 0 ""}  }  } } { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SMA_GXB_TX_p(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1450011240718 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "CLOCK_125_p CLOCK_125_p(n) " "differential I/O pin \"CLOCK_125_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"CLOCK_125_p(n)\"." {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { CLOCK_125_p } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_125_p" } } } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/" { { 0 { 0 ""} 0 228 10611 11489 0 0 ""} { 0 { 0 ""} 0 7990 10611 11489 0 0 ""}  }  } } { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { CLOCK_125_p(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1450011240718 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "REFCLK_p0 REFCLK_p0(n) " "differential I/O pin \"REFCLK_p0\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"REFCLK_p0(n)\"." {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { REFCLK_p0 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REFCLK_p0" } } } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/" { { 0 { 0 ""} 0 234 10611 11489 0 0 ""} { 0 { 0 ""} 0 7991 10611 11489 0 0 ""}  }  } } { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { REFCLK_p0(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1450011240718 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1450011240718 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1450011240859 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1450011241234 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (2 global, 1 periphery) " "Promoted 3 clocks (2 global, 1 periphery)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 1 periphery CLKCTRL_X0_Y60_N4 " "MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 with 1 fanout uses periphery clock CLKCTRL_X0_Y60_N4" { { "Info" "ICCLK_PROMOTED_REGION" "Periphery Clock Region 1 0 35 26 61 " "Node drives Periphery Clock Region 1 from (0, 35) to (26, 61)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1450011241296 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1450011241296 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL:pll_u0\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 234 global CLKCTRL_G9 " "PLL:pll_u0\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 234 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1450011241296 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "REFCLK_p0~input~FITTER_INSERTEDCLKENA0 649 global CLKCTRL_G3 " "REFCLK_p0~input~FITTER_INSERTEDCLKENA0 with 649 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1450011241296 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1450011241296 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_125_p~inputCLKENA0 330 global CLKCTRL_G2 " "CLOCK_125_p~inputCLKENA0 with 330 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1450011241296 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1450011241296 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450011241327 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_av " "Entity alt_cal_av" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\] " "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\] " "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0ml1 " "Entity dcfifo_0ml1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_g09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_g09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1450011243265 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1450011243265 ""}
{ "Info" "ISTA_SDC_FOUND" "C5G.SDC " "Reading SDC File: 'C5G.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1450011243312 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 5 -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} " "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 5 -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011243327 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011243327 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011243327 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011243327 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 10 -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 10 -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011243327 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 20 -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 20 -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011243327 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 40 -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 40 -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011243327 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} " "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011243327 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 64 -multiply_by 281 -duty_cycle 50.00 -name \{pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 64 -multiply_by 281 -duty_cycle 50.00 -name \{pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011243327 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 11 -duty_cycle 50.00 -name \{pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 11 -duty_cycle 50.00 -name \{pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011243327 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000 " "set_max_delay -to \[get_ports \{ MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011243327 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000 " "set_min_delay -to \[get_ports \{ MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011243327 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000 " "set_max_delay -from \[get_ports \{ MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011243327 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000 " "set_min_delay -from \[get_ports \{ MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011243327 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0\|inclk\}\] " "set_false_path -from \[get_pins \{ m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011243327 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1450011243327 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1450011243327 ""}
{ "Info" "ISTA_SDC_FOUND" "tx_reconfig/av_xcvr_reconfig.sdc " "Reading SDC File: 'tx_reconfig/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1450011243327 ""}
{ "Info" "ISTA_SDC_FOUND" "tx_reconfig/altera_reset_controller.sdc " "Reading SDC File: 'tx_reconfig/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1450011243327 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "The master clock for this clock assignment could not be derived.  Clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "No clocks found on or feeding the specified source node: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1450011243343 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1450011243343 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1450011243343 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1450011243343 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1450011243343 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1450011243343 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1450011243343 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1450011243343 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1450011243343 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "sv_reconfig_pma_testbus_clk_0 " "The master clock for this clock assignment could not be derived.  Clock: sv_reconfig_pma_testbus_clk_0 was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "m_0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk " "No clocks found on or feeding the specified source node: m_0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1450011243343 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1450011243343 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFCLK_p0 " "Node: REFCLK_p0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 REFCLK_p0 " "Register MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 is being clocked by REFCLK_p0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1450011243359 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1450011243359 "|C5G|REFCLK_p0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Node: MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Register MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 is being clocked by MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1450011243359 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1450011243359 "|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1450011243359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1450011243359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1450011243359 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1450011243359 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1450011243374 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1450011243374 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1450011243374 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1450011243374 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1450011243374 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1450011243374 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1450011243374 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 alt_cal_av_edge_detect_clk " "  10.000 alt_cal_av_edge_detect_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1450011243374 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1450011243374 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B5B " "  20.000 CLOCK_50_B5B" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1450011243374 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B6A " "  20.000 CLOCK_50_B6A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1450011243374 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B7A " "  20.000 CLOCK_50_B7A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1450011243374 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B8A " "  20.000 CLOCK_50_B8A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1450011243374 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000  CLOCK_125_p " "   8.000  CLOCK_125_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1450011243374 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.822 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.822 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1450011243374 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.042 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.042 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1450011243374 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1450011243374 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1450011243452 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1450011243468 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1450011243484 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1450011243484 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1450011243484 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1450011243499 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1450011243765 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1450011243765 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1450011243765 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1450011243874 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "REFCLK_p1 " "Node \"REFCLK_p1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REFCLK_p1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1450011243952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_GXB_RX_p " "Node \"SMA_GXB_RX_p\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_GXB_RX_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1450011243952 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1450011243952 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450011243952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1450011247499 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1450011248077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450011252546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1450011255749 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1450011258546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450011258546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1450011261249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X11_Y37 X22_Y48 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y37 to location X22_Y48" {  } { { "loc" "" { Generic "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y37 to location X22_Y48"} { { 12 { 0 ""} 11 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1450011266515 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1450011266515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1450011268656 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1450011268656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450011268656 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.36 " "Total time spent on timing analysis during the Fitter is 2.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1450011272827 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1450011272999 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1450011274171 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1450011274296 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1450011277109 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450011284171 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1450011284468 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.fit.smsg " "Generated suppressed messages file C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1450011284781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2632 " "Peak virtual memory: 2632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1450011286234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 04:54:46 2015 " "Processing ended: Sun Dec 13 04:54:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1450011286234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1450011286234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1450011286234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1450011286234 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1450011290952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1450011290952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 04:54:50 2015 " "Processing started: Sun Dec 13 04:54:50 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1450011290952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1450011290952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off C5G -c C5G " "Command: quartus_asm --read_settings_files=off --write_settings_files=off C5G -c C5G" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1450011290952 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1450011298921 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1450011298921 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1450011299187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "883 " "Peak virtual memory: 883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1450011300859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 04:55:00 2015 " "Processing ended: Sun Dec 13 04:55:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1450011300859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1450011300859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1450011300859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1450011300859 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1450011301531 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1450011305671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1450011305671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 04:55:05 2015 " "Processing started: Sun Dec 13 04:55:05 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1450011305671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011305671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta C5G -c C5G " "Command: quartus_sta C5G -c C5G" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011305671 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1450011305890 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL1 3 " "Ignored 3 assignments for entity \"PLL1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL1 -sip PLL1.sip -library lib_PLL1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL1 -sip PLL1.sip -library lib_PLL1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1450011307015 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.1 -entity PLL1 -sip PLL1.sip -library lib_PLL1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.1 -entity PLL1 -sip PLL1.sip -library lib_PLL1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1450011307015 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL1 -sip PLL1.sip -library lib_PLL1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL1 -sip PLL1.sip -library lib_PLL1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1450011307015 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011307015 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dcfifo_unl1 2 " "Ignored 2 assignments for entity \"dcfifo_unl1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CUT ON -from delayed_wrptr_g -to \"rs_dgwp\|dffpipe_h09:dffpipe14\|dffe15a\" -entity dcfifo_unl1 -tag quartusii " "Assignment for entity set_instance_assignment -name CUT ON -from delayed_wrptr_g -to \"rs_dgwp\|dffpipe_h09:dffpipe14\|dffe15a\" -entity dcfifo_unl1 -tag quartusii was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1450011307015 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CUT ON -from rdptr_g -to \"ws_dgrp\|dffpipe_i09:dffpipe17\|dffe18a\" -entity dcfifo_unl1 -tag quartusii " "Assignment for entity set_instance_assignment -name CUT ON -from rdptr_g -to \"ws_dgrp\|dffpipe_i09:dffpipe17\|dffe18a\" -entity dcfifo_unl1 -tag quartusii was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1450011307015 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011307015 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011307249 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011307281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011307281 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_av " "Entity alt_cal_av" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\] " "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\] " "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0ml1 " "Entity dcfifo_0ml1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_g09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_g09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1450011308015 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308015 ""}
{ "Info" "ISTA_SDC_FOUND" "C5G.SDC " "Reading SDC File: 'C5G.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308062 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 5 -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} " "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 5 -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011308062 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011308062 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011308062 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011308062 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 10 -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 10 -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011308062 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 20 -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 20 -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011308062 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 40 -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 40 -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011308062 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} " "create_generated_clock -source \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} \{m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011308062 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 64 -multiply_by 281 -duty_cycle 50.00 -name \{pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 64 -multiply_by 281 -duty_cycle 50.00 -name \{pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011308062 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 11 -duty_cycle 50.00 -name \{pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 11 -duty_cycle 50.00 -name \{pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011308062 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000 " "set_max_delay -to \[get_ports \{ MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011308062 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000 " "set_min_delay -to \[get_ports \{ MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011308062 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000 " "set_max_delay -from \[get_ports \{ MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011308062 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000 " "set_min_delay -from \[get_ports \{ MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011308062 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0\|inclk\}\] " "set_false_path -from \[get_pins \{ m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1450011308062 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308062 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308062 ""}
{ "Info" "ISTA_SDC_FOUND" "tx_reconfig/av_xcvr_reconfig.sdc " "Reading SDC File: 'tx_reconfig/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308077 ""}
{ "Info" "ISTA_SDC_FOUND" "tx_reconfig/altera_reset_controller.sdc " "Reading SDC File: 'tx_reconfig/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308077 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "The master clock for this clock assignment could not be derived.  Clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "No clocks found on or feeding the specified source node: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1450011308093 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308093 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308093 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308093 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308093 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308093 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308093 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308093 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308093 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "sv_reconfig_pma_testbus_clk_0 " "The master clock for this clock assignment could not be derived.  Clock: sv_reconfig_pma_testbus_clk_0 was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "m_0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk " "No clocks found on or feeding the specified source node: m_0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1450011308093 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308093 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFCLK_p0 " "Node: REFCLK_p0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 REFCLK_p0 " "Register MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 is being clocked by REFCLK_p0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1450011308093 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308093 "|C5G|REFCLK_p0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Node: MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Register MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 is being clocked by MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1450011308093 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308093 "|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1450011308109 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1450011308109 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1450011308109 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308109 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308156 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1450011308171 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1450011308171 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308171 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1450011308171 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1450011308187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.418 " "Worst-case setup slack is 3.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011308234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011308234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.418               0.000 CLOCK_125_p  " "    3.418               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011308234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.819               0.000 altera_reserved_tck  " "   11.819               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011308234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.058               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.058               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011308234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.313 " "Worst-case hold slack is 0.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011308249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011308249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.313               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011308249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 CLOCK_125_p  " "    0.355               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011308249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.575               0.000 altera_reserved_tck  " "    0.575               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011308249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.136 " "Worst-case recovery slack is 14.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011308249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011308249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.136               0.000 altera_reserved_tck  " "   14.136               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011308249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.995 " "Worst-case removal slack is 0.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011308249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011308249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.995               0.000 altera_reserved_tck  " "    0.995               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011308249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.911 " "Worst-case minimum pulse width slack is 0.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011308249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011308249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.911               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.911               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011308249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.527               0.000 CLOCK_125_p  " "    2.527               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011308249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.332               0.000 alt_cal_av_edge_detect_clk  " "    4.332               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011308249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.595               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.595               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011308249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.741               0.000 altera_reserved_tck  " "   15.741               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011308249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308249 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 50 synchronizer chains. " "Report Metastability: Found 50 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011308281 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011308281 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 50 " "Number of Synchronizer Chains Found: 50" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011308281 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011308281 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.480 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.480" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011308281 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.091 ns " "Worst Case Available Settling Time: 11.091 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011308281 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011308281 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011308281 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011308281 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011308281 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011308281 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308281 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1450011308296 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011308343 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011312921 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "The master clock for this clock assignment could not be derived.  Clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "No clocks found on or feeding the specified source node: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1450011313187 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011313187 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011313187 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011313187 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011313187 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011313187 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011313187 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011313187 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011313187 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "sv_reconfig_pma_testbus_clk_0 " "The master clock for this clock assignment could not be derived.  Clock: sv_reconfig_pma_testbus_clk_0 was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "m_0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk " "No clocks found on or feeding the specified source node: m_0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1450011313187 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011313187 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFCLK_p0 " "Node: REFCLK_p0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 REFCLK_p0 " "Register MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 is being clocked by REFCLK_p0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1450011313187 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011313187 "|C5G|REFCLK_p0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Node: MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Register MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 is being clocked by MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1450011313187 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011313187 "|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1450011313187 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1450011313187 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1450011313187 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011313187 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011313234 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1450011313234 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1450011313234 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011313234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.445 " "Worst-case setup slack is 3.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011313265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011313265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.445               0.000 CLOCK_125_p  " "    3.445               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011313265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.952               0.000 altera_reserved_tck  " "   11.952               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011313265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.965               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.965               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011313265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011313265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.296 " "Worst-case hold slack is 0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011313265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011313265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.296               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011313265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 CLOCK_125_p  " "    0.331               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011313265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.552               0.000 altera_reserved_tck  " "    0.552               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011313265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011313265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.284 " "Worst-case recovery slack is 14.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011313265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011313265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.284               0.000 altera_reserved_tck  " "   14.284               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011313265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011313265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.935 " "Worst-case removal slack is 0.935" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011313281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011313281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.935               0.000 altera_reserved_tck  " "    0.935               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011313281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011313281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.911 " "Worst-case minimum pulse width slack is 0.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011313281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011313281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.911               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.911               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011313281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.469               0.000 CLOCK_125_p  " "    2.469               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011313281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.297               0.000 alt_cal_av_edge_detect_clk  " "    4.297               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011313281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.552               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.552               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011313281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.751               0.000 altera_reserved_tck  " "   15.751               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011313281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011313281 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 50 synchronizer chains. " "Report Metastability: Found 50 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011313296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011313296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 50 " "Number of Synchronizer Chains Found: 50" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011313296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011313296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.480 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.480" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011313296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.023 ns " "Worst Case Available Settling Time: 11.023 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011313296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011313296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011313296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011313296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011313296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011313296 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011313296 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1450011313312 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011313671 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316218 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "The master clock for this clock assignment could not be derived.  Clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "No clocks found on or feeding the specified source node: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1450011316390 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316390 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316390 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316390 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316390 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316390 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316390 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316390 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316390 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "sv_reconfig_pma_testbus_clk_0 " "The master clock for this clock assignment could not be derived.  Clock: sv_reconfig_pma_testbus_clk_0 was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "m_0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk " "No clocks found on or feeding the specified source node: m_0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1450011316390 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316390 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFCLK_p0 " "Node: REFCLK_p0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 REFCLK_p0 " "Register MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 is being clocked by REFCLK_p0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1450011316390 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316390 "|C5G|REFCLK_p0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Node: MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Register MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 is being clocked by MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1450011316390 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316390 "|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1450011316406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1450011316406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1450011316406 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316406 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316452 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1450011316452 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1450011316452 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.305 " "Worst-case setup slack is 5.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.305               0.000 CLOCK_125_p  " "    5.305               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.410               0.000 altera_reserved_tck  " "   14.410               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.883               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.883               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.163 " "Worst-case hold slack is 0.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.163               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 CLOCK_125_p  " "    0.178               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 altera_reserved_tck  " "    0.225               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.560 " "Worst-case recovery slack is 15.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.560               0.000 altera_reserved_tck  " "   15.560               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.370 " "Worst-case removal slack is 0.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 altera_reserved_tck  " "    0.370               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.911 " "Worst-case minimum pulse width slack is 0.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.911               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.911               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.882               0.000 CLOCK_125_p  " "    2.882               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.644               0.000 alt_cal_av_edge_detect_clk  " "    4.644               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.909               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.909               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.778               0.000 altera_reserved_tck  " "   15.778               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316484 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 50 synchronizer chains. " "Report Metastability: Found 50 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011316499 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011316499 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 50 " "Number of Synchronizer Chains Found: 50" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011316499 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011316499 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.480 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.480" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011316499 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.659 ns " "Worst Case Available Settling Time: 13.659 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011316499 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011316499 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011316499 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011316499 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011316499 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011316499 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316499 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1450011316515 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "The master clock for this clock assignment could not be derived.  Clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "No clocks found on or feeding the specified source node: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1450011316812 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316812 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316812 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316812 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316812 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316812 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316812 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316812 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "Ignoring clock spec: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316812 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "sv_reconfig_pma_testbus_clk_0 " "The master clock for this clock assignment could not be derived.  Clock: sv_reconfig_pma_testbus_clk_0 was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "m_0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk " "No clocks found on or feeding the specified source node: m_0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1450011316812 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316812 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFCLK_p0 " "Node: REFCLK_p0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 REFCLK_p0 " "Register MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 is being clocked by REFCLK_p0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1450011316812 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316812 "|C5G|REFCLK_p0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Node: MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Register MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 is being clocked by MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1450011316812 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316812 "|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1450011316812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1450011316812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1450011316812 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316812 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316859 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1450011316874 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: m_0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1450011316874 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.670 " "Worst-case setup slack is 5.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.670               0.000 CLOCK_125_p  " "    5.670               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.642               0.000 altera_reserved_tck  " "   14.642               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.207               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.207               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.149               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 CLOCK_125_p  " "    0.169               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 altera_reserved_tck  " "    0.191               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.708 " "Worst-case recovery slack is 15.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.708               0.000 altera_reserved_tck  " "   15.708               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.326 " "Worst-case removal slack is 0.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 altera_reserved_tck  " "    0.326               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.911 " "Worst-case minimum pulse width slack is 0.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.911               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.911               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.875               0.000 CLOCK_125_p  " "    2.875               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.643               0.000 alt_cal_av_edge_detect_clk  " "    4.643               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.911               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.911               0.000 pll_u0\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.794               0.000 altera_reserved_tck  " "   15.794               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1450011316890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316890 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 50 synchronizer chains. " "Report Metastability: Found 50 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011316921 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011316921 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 50 " "Number of Synchronizer Chains Found: 50" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011316921 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011316921 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.480 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.480" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011316921 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.792 ns " "Worst Case Available Settling Time: 13.792 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011316921 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011316921 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011316921 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011316921 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011316921 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1450011316921 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011316921 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011318437 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011318452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 71 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1380 " "Peak virtual memory: 1380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1450011318546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 04:55:18 2015 " "Processing ended: Sun Dec 13 04:55:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1450011318546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1450011318546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1450011318546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011318546 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1450011323062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1450011323077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 04:55:22 2015 " "Processing started: Sun Dec 13 04:55:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1450011323077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1450011323077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off C5G -c C5G " "Command: quartus_eda --read_settings_files=off --write_settings_files=off C5G -c C5G" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1450011323077 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_integrator.vhd " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_integrator.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_isdr.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_isdr.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_fxx.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_fxx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx_g.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx_g.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_mob_rw.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_mob_rw.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/sid_2c_1p.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/sid_2c_1p.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_sel.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_sel.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_apr_dxx.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_apr_dxx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/counter_module.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_differentiator.vhd " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_differentiator.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_altqmcpipe.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_altqmcpipe.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_upsample.vhd " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_upsample.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_arr_tdl.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_arr_tdl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_gar.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_gar.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_xnqg.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_xnqg.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_integrator.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_integrator.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_isdr.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_isdr.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_fxx.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_fxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx_g.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx_g.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_mob_rw.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_mob_rw.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/sid_2c_1p.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/sid_2c_1p.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325218 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_sel.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_sel.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325234 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325234 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_apr_dxx.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_apr_dxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325234 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/counter_module.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325234 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_differentiator.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_differentiator.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325234 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_altqmcpipe.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_altqmcpipe.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325234 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_upsample.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_upsample.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325234 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_arr_tdl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_arr_tdl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325234 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325234 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_gar.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_gar.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325234 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_xnqg.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_xnqg.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325234 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_integrator.vhd " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_integrator.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_isdr.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_isdr.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_fxx.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_fxx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx_g.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx_g.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_mob_rw.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_mob_rw.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/sid_2c_1p.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/sid_2c_1p.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_sel.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_sel.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_apr_dxx.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_apr_dxx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/counter_module.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_differentiator.vhd " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_differentiator.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_altqmcpipe.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_altqmcpipe.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_upsample.vhd " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_upsample.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_arr_tdl.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_arr_tdl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_gar.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_gar.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_xnqg.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_xnqg.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_integrator.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_integrator.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_isdr.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_isdr.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_fxx.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_fxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325546 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325562 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325562 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx_g.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx_g.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325562 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325562 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_mob_rw.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_mob_rw.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325562 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/sid_2c_1p.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/sid_2c_1p.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325562 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_sel.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_sel.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325562 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325562 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_apr_dxx.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_apr_dxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325562 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/counter_module.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325562 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_differentiator.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_differentiator.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325562 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_altqmcpipe.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_altqmcpipe.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325562 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_upsample.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_upsample.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325562 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_arr_tdl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_arr_tdl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325562 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325562 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_gar.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_gar.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325562 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_xnqg.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_xnqg.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325562 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_integrator.vhd " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_integrator.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_isdr.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_isdr.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_fxx.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_fxx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx_g.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx_g.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_mob_rw.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_mob_rw.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/sid_2c_1p.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/sid_2c_1p.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_sel.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_sel.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_apr_dxx.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_apr_dxx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/counter_module.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_differentiator.vhd " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_differentiator.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_altqmcpipe.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_altqmcpipe.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_upsample.vhd " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_upsample.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_arr_tdl.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_arr_tdl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_gar.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_gar.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_xnqg.v " "Can't generate netlist output files because the file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_xnqg.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_integrator.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_integrator.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_isdr.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_isdr.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_fxx.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_fxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx_g.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx_g.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_mob_rw.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_mob_rw.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/sid_2c_1p.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/sid_2c_1p.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_sel.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_sel.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_apr_dxx.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_apr_dxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/counter_module.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_differentiator.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_differentiator.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_altqmcpipe.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_altqmcpipe.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_upsample.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_upsample.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_arr_tdl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_arr_tdl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325874 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_gar.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_gar.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325890 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_xnqg.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_xnqg.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450011325890 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 144 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 144 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "779 " "Peak virtual memory: 779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1450011325999 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 13 04:55:25 2015 " "Processing ended: Sun Dec 13 04:55:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1450011325999 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1450011325999 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1450011325999 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1450011325999 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 146 s 174 s " "Quartus Prime Full Compilation was unsuccessful. 146 errors, 174 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1450011326749 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd " "Source file: C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1450011464833 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "EDA Netlist Writer" 0 -1 1450011464833 ""}
