<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_pit.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_pit.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_PIT_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_PIT_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 PIT</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * Periodic Interrupt Timer</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_PIT_MCR - PIT Module Control Register</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_PIT_LDVALn - Timer Load Value Register</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_PIT_CVALn - Current Timer Value Register</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_PIT_TCTRLn - Timer Control Register</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * - HW_PIT_TFLGn - Timer Flag Register</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * - hw_pit_t - Struct containing all module registers.</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define HW_PIT_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * HW_PIT_MCR - PIT Module Control Register</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="union__hw__pit__mcr.html">  115</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__pit__mcr.html">_hw_pit_mcr</a></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;{</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    uint32_t U;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="struct__hw__pit__mcr_1_1__hw__pit__mcr__bitfields.html">  118</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__pit__mcr_1_1__hw__pit__mcr__bitfields.html">_hw_pit_mcr_bitfields</a></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    {</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="struct__hw__pit__mcr_1_1__hw__pit__mcr__bitfields.html#a4c6071f9d0d35e2086ac341040daacf0">  120</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pit__mcr_1_1__hw__pit__mcr__bitfields.html#a4c6071f9d0d35e2086ac341040daacf0">FRZ</a> : 1;              </div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="struct__hw__pit__mcr_1_1__hw__pit__mcr__bitfields.html#a01a3e4b24e739a93559063480625821c">  121</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pit__mcr_1_1__hw__pit__mcr__bitfields.html#a01a3e4b24e739a93559063480625821c">MDIS</a> : 1;             </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="struct__hw__pit__mcr_1_1__hw__pit__mcr__bitfields.html#ad4ae1856cd1e546f5f5f9f5885afa808">  122</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pit__mcr_1_1__hw__pit__mcr__bitfields.html#ad4ae1856cd1e546f5f5f9f5885afa808">RESERVED0</a> : 30;       </div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    } B;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;} <a class="code" href="union__hw__pit__mcr.html">hw_pit_mcr_t</a>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define HW_PIT_MCR_ADDR(x)       ((x) + 0x0U)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define HW_PIT_MCR(x)            (*(__IO hw_pit_mcr_t *) HW_PIT_MCR_ADDR(x))</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define HW_PIT_MCR_RD(x)         (HW_PIT_MCR(x).U)</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define HW_PIT_MCR_WR(x, v)      (HW_PIT_MCR(x).U = (v))</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define HW_PIT_MCR_SET(x, v)     (HW_PIT_MCR_WR(x, HW_PIT_MCR_RD(x) |  (v)))</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define HW_PIT_MCR_CLR(x, v)     (HW_PIT_MCR_WR(x, HW_PIT_MCR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define HW_PIT_MCR_TOG(x, v)     (HW_PIT_MCR_WR(x, HW_PIT_MCR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"> * Constants &amp; macros for individual PIT_MCR bitfields</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define BP_PIT_MCR_FRZ       (0U)          </span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define BM_PIT_MCR_FRZ       (0x00000001U) </span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define BS_PIT_MCR_FRZ       (1U)          </span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define BR_PIT_MCR_FRZ(x)    (BITBAND_ACCESS32(HW_PIT_MCR_ADDR(x), BP_PIT_MCR_FRZ))</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define BF_PIT_MCR_FRZ(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PIT_MCR_FRZ) &amp; BM_PIT_MCR_FRZ)</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define BW_PIT_MCR_FRZ(x, v) (BITBAND_ACCESS32(HW_PIT_MCR_ADDR(x), BP_PIT_MCR_FRZ) = (v))</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define BP_PIT_MCR_MDIS      (1U)          </span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define BM_PIT_MCR_MDIS      (0x00000002U) </span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define BS_PIT_MCR_MDIS      (1U)          </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define BR_PIT_MCR_MDIS(x)   (BITBAND_ACCESS32(HW_PIT_MCR_ADDR(x), BP_PIT_MCR_MDIS))</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define BF_PIT_MCR_MDIS(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PIT_MCR_MDIS) &amp; BM_PIT_MCR_MDIS)</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define BW_PIT_MCR_MDIS(x, v) (BITBAND_ACCESS32(HW_PIT_MCR_ADDR(x), BP_PIT_MCR_MDIS) = (v))</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"> * HW_PIT_LDVALn - Timer Load Value Register</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="union__hw__pit__ldvaln.html">  204</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__pit__ldvaln.html">_hw_pit_ldvaln</a></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;{</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    uint32_t U;</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="struct__hw__pit__ldvaln_1_1__hw__pit__ldvaln__bitfields.html">  207</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__pit__ldvaln_1_1__hw__pit__ldvaln__bitfields.html">_hw_pit_ldvaln_bitfields</a></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    {</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="struct__hw__pit__ldvaln_1_1__hw__pit__ldvaln__bitfields.html#a7f7b735d83b7e834278f8e1f68a9c6da">  209</a></span>&#160;        uint32_t TSV : 32;             </div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    } B;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;} <a class="code" href="union__hw__pit__ldvaln.html">hw_pit_ldvaln_t</a>;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define HW_PIT_LDVALn_COUNT (4U)</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define HW_PIT_LDVALn_ADDR(x, n) ((x) + 0x100U + (0x10U * (n)))</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define HW_PIT_LDVALn(x, n)      (*(__IO hw_pit_ldvaln_t *) HW_PIT_LDVALn_ADDR(x, n))</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define HW_PIT_LDVALn_RD(x, n)   (HW_PIT_LDVALn(x, n).U)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define HW_PIT_LDVALn_WR(x, n, v) (HW_PIT_LDVALn(x, n).U = (v))</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define HW_PIT_LDVALn_SET(x, n, v) (HW_PIT_LDVALn_WR(x, n, HW_PIT_LDVALn_RD(x, n) |  (v)))</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define HW_PIT_LDVALn_CLR(x, n, v) (HW_PIT_LDVALn_WR(x, n, HW_PIT_LDVALn_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define HW_PIT_LDVALn_TOG(x, n, v) (HW_PIT_LDVALn_WR(x, n, HW_PIT_LDVALn_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"> * Constants &amp; macros for individual PIT_LDVALn bitfields</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define BP_PIT_LDVALn_TSV    (0U)          </span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define BM_PIT_LDVALn_TSV    (0xFFFFFFFFU) </span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define BS_PIT_LDVALn_TSV    (32U)         </span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define BR_PIT_LDVALn_TSV(x, n) (HW_PIT_LDVALn(x, n).U)</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define BF_PIT_LDVALn_TSV(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PIT_LDVALn_TSV) &amp; BM_PIT_LDVALn_TSV)</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define BW_PIT_LDVALn_TSV(x, n, v) (HW_PIT_LDVALn_WR(x, n, v))</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"> * HW_PIT_CVALn - Current Timer Value Register</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="union__hw__pit__cvaln.html">  267</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__pit__cvaln.html">_hw_pit_cvaln</a></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;{</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    uint32_t U;</div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="struct__hw__pit__cvaln_1_1__hw__pit__cvaln__bitfields.html">  270</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__pit__cvaln_1_1__hw__pit__cvaln__bitfields.html">_hw_pit_cvaln_bitfields</a></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    {</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="struct__hw__pit__cvaln_1_1__hw__pit__cvaln__bitfields.html#a3bfc81bf37fadc7bf572c5317634ab8e">  272</a></span>&#160;        uint32_t TVL : 32;             </div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    } B;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;} <a class="code" href="union__hw__pit__cvaln.html">hw_pit_cvaln_t</a>;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define HW_PIT_CVALn_COUNT (4U)</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define HW_PIT_CVALn_ADDR(x, n)  ((x) + 0x104U + (0x10U * (n)))</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define HW_PIT_CVALn(x, n)       (*(__I hw_pit_cvaln_t *) HW_PIT_CVALn_ADDR(x, n))</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define HW_PIT_CVALn_RD(x, n)    (HW_PIT_CVALn(x, n).U)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"> * Constants &amp; macros for individual PIT_CVALn bitfields</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define BP_PIT_CVALn_TVL     (0U)          </span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define BM_PIT_CVALn_TVL     (0xFFFFFFFFU) </span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define BS_PIT_CVALn_TVL     (32U)         </span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define BR_PIT_CVALn_TVL(x, n) (HW_PIT_CVALn(x, n).U)</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"> * HW_PIT_TCTRLn - Timer Control Register</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="union__hw__pit__tctrln.html">  318</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__pit__tctrln.html">_hw_pit_tctrln</a></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;{</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    uint32_t U;</div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="struct__hw__pit__tctrln_1_1__hw__pit__tctrln__bitfields.html">  321</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__pit__tctrln_1_1__hw__pit__tctrln__bitfields.html">_hw_pit_tctrln_bitfields</a></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    {</div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="struct__hw__pit__tctrln_1_1__hw__pit__tctrln__bitfields.html#a1a50e0c4edd650992ae48e240d6c4945">  323</a></span>&#160;        uint32_t TEN : 1;              </div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="struct__hw__pit__tctrln_1_1__hw__pit__tctrln__bitfields.html#ac7d0a641ba437fa6e5ee748e3681dac6">  324</a></span>&#160;        uint32_t TIE : 1;              </div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="struct__hw__pit__tctrln_1_1__hw__pit__tctrln__bitfields.html#a6925eadc4b8382d452823eae00eca58e">  325</a></span>&#160;        uint32_t CHN : 1;              </div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="struct__hw__pit__tctrln_1_1__hw__pit__tctrln__bitfields.html#a80be84f9714d4426b277093c24de0154">  326</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pit__mcr_1_1__hw__pit__mcr__bitfields.html#ad4ae1856cd1e546f5f5f9f5885afa808">RESERVED0</a> : 29;       </div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    } B;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;} <a class="code" href="union__hw__pit__tctrln.html">hw_pit_tctrln_t</a>;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define HW_PIT_TCTRLn_COUNT (4U)</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define HW_PIT_TCTRLn_ADDR(x, n) ((x) + 0x108U + (0x10U * (n)))</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define HW_PIT_TCTRLn(x, n)      (*(__IO hw_pit_tctrln_t *) HW_PIT_TCTRLn_ADDR(x, n))</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define HW_PIT_TCTRLn_RD(x, n)   (HW_PIT_TCTRLn(x, n).U)</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define HW_PIT_TCTRLn_WR(x, n, v) (HW_PIT_TCTRLn(x, n).U = (v))</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define HW_PIT_TCTRLn_SET(x, n, v) (HW_PIT_TCTRLn_WR(x, n, HW_PIT_TCTRLn_RD(x, n) |  (v)))</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define HW_PIT_TCTRLn_CLR(x, n, v) (HW_PIT_TCTRLn_WR(x, n, HW_PIT_TCTRLn_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define HW_PIT_TCTRLn_TOG(x, n, v) (HW_PIT_TCTRLn_WR(x, n, HW_PIT_TCTRLn_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"> * Constants &amp; macros for individual PIT_TCTRLn bitfields</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define BP_PIT_TCTRLn_TEN    (0U)          </span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define BM_PIT_TCTRLn_TEN    (0x00000001U) </span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define BS_PIT_TCTRLn_TEN    (1U)          </span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define BR_PIT_TCTRLn_TEN(x, n) (BITBAND_ACCESS32(HW_PIT_TCTRLn_ADDR(x, n), BP_PIT_TCTRLn_TEN))</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define BF_PIT_TCTRLn_TEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PIT_TCTRLn_TEN) &amp; BM_PIT_TCTRLn_TEN)</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define BW_PIT_TCTRLn_TEN(x, n, v) (BITBAND_ACCESS32(HW_PIT_TCTRLn_ADDR(x, n), BP_PIT_TCTRLn_TEN) = (v))</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define BP_PIT_TCTRLn_TIE    (1U)          </span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define BM_PIT_TCTRLn_TIE    (0x00000002U) </span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define BS_PIT_TCTRLn_TIE    (1U)          </span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define BR_PIT_TCTRLn_TIE(x, n) (BITBAND_ACCESS32(HW_PIT_TCTRLn_ADDR(x, n), BP_PIT_TCTRLn_TIE))</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define BF_PIT_TCTRLn_TIE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PIT_TCTRLn_TIE) &amp; BM_PIT_TCTRLn_TIE)</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define BW_PIT_TCTRLn_TIE(x, n, v) (BITBAND_ACCESS32(HW_PIT_TCTRLn_ADDR(x, n), BP_PIT_TCTRLn_TIE) = (v))</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define BP_PIT_TCTRLn_CHN    (2U)          </span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define BM_PIT_TCTRLn_CHN    (0x00000004U) </span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define BS_PIT_TCTRLn_CHN    (1U)          </span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define BR_PIT_TCTRLn_CHN(x, n) (BITBAND_ACCESS32(HW_PIT_TCTRLn_ADDR(x, n), BP_PIT_TCTRLn_CHN))</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define BF_PIT_TCTRLn_CHN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PIT_TCTRLn_CHN) &amp; BM_PIT_TCTRLn_CHN)</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define BW_PIT_TCTRLn_CHN(x, n, v) (BITBAND_ACCESS32(HW_PIT_TCTRLn_ADDR(x, n), BP_PIT_TCTRLn_CHN) = (v))</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment"> * HW_PIT_TFLGn - Timer Flag Register</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="union__hw__pit__tflgn.html">  436</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__pit__tflgn.html">_hw_pit_tflgn</a></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;{</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    uint32_t U;</div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="struct__hw__pit__tflgn_1_1__hw__pit__tflgn__bitfields.html">  439</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__pit__tflgn_1_1__hw__pit__tflgn__bitfields.html">_hw_pit_tflgn_bitfields</a></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    {</div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="struct__hw__pit__tflgn_1_1__hw__pit__tflgn__bitfields.html#a21fa53d33652f972ab1701f58794b3df">  441</a></span>&#160;        uint32_t TIF : 1;              </div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="struct__hw__pit__tflgn_1_1__hw__pit__tflgn__bitfields.html#a84432df800a782f5f2ba3b7c27313772">  442</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pit__mcr_1_1__hw__pit__mcr__bitfields.html#ad4ae1856cd1e546f5f5f9f5885afa808">RESERVED0</a> : 31;       </div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    } B;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;} <a class="code" href="union__hw__pit__tflgn.html">hw_pit_tflgn_t</a>;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define HW_PIT_TFLGn_COUNT (4U)</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define HW_PIT_TFLGn_ADDR(x, n)  ((x) + 0x10CU + (0x10U * (n)))</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define HW_PIT_TFLGn(x, n)       (*(__IO hw_pit_tflgn_t *) HW_PIT_TFLGn_ADDR(x, n))</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define HW_PIT_TFLGn_RD(x, n)    (HW_PIT_TFLGn(x, n).U)</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define HW_PIT_TFLGn_WR(x, n, v) (HW_PIT_TFLGn(x, n).U = (v))</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define HW_PIT_TFLGn_SET(x, n, v) (HW_PIT_TFLGn_WR(x, n, HW_PIT_TFLGn_RD(x, n) |  (v)))</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define HW_PIT_TFLGn_CLR(x, n, v) (HW_PIT_TFLGn_WR(x, n, HW_PIT_TFLGn_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define HW_PIT_TFLGn_TOG(x, n, v) (HW_PIT_TFLGn_WR(x, n, HW_PIT_TFLGn_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment"> * Constants &amp; macros for individual PIT_TFLGn bitfields</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define BP_PIT_TFLGn_TIF     (0U)          </span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define BM_PIT_TFLGn_TIF     (0x00000001U) </span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define BS_PIT_TFLGn_TIF     (1U)          </span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define BR_PIT_TFLGn_TIF(x, n) (BITBAND_ACCESS32(HW_PIT_TFLGn_ADDR(x, n), BP_PIT_TFLGn_TIF))</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define BF_PIT_TFLGn_TIF(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PIT_TFLGn_TIF) &amp; BM_PIT_TFLGn_TIF)</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define BW_PIT_TFLGn_TIF(x, n, v) (BITBAND_ACCESS32(HW_PIT_TFLGn_ADDR(x, n), BP_PIT_TFLGn_TIF) = (v))</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment"> * hw_pit_t - module struct</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="struct__hw__pit.html">  499</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__pit.html">_hw_pit</a></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;{</div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="struct__hw__pit.html#a38c7cbae6c7902108ce6d7c356b65d19">  501</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__pit__mcr.html">hw_pit_mcr_t</a> <a class="code" href="struct__hw__pit.html#a38c7cbae6c7902108ce6d7c356b65d19">MCR</a>;                 </div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    uint8_t _reserved0[252];</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="struct__hw__pit.html#aec4b30897f0e80f660ad105f7ce33d5c">  504</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__pit__ldvaln.html">hw_pit_ldvaln_t</a> <a class="code" href="struct__hw__pit.html#aec4b30897f0e80f660ad105f7ce33d5c">LDVALn</a>;       </div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="struct__hw__pit.html#a9b0880684600e18e71a009df99fac13c">  505</a></span>&#160;        <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__pit__cvaln.html">hw_pit_cvaln_t</a> <a class="code" href="struct__hw__pit.html#a9b0880684600e18e71a009df99fac13c">CVALn</a>;          </div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="struct__hw__pit.html#ab4be36541eebdc01d57596afbe548045">  506</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__pit__tctrln.html">hw_pit_tctrln_t</a> <a class="code" href="struct__hw__pit.html#ab4be36541eebdc01d57596afbe548045">TCTRLn</a>;       </div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="struct__hw__pit.html#a5a48af1605e50720a1e5865c8c58e145">  507</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__pit__tflgn.html">hw_pit_tflgn_t</a> <a class="code" href="struct__hw__pit.html#a5a48af1605e50720a1e5865c8c58e145">TFLGn</a>;         </div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    } CHANNEL[4];</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;} <a class="code" href="struct__hw__pit.html">hw_pit_t</a>;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define HW_PIT(x)      (*(hw_pit_t *)(x))</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_PIT_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="union__hw__pit__tflgn_html"><div class="ttname"><a href="union__hw__pit__tflgn.html">_hw_pit_tflgn</a></div><div class="ttdoc">HW_PIT_TFLGn - Timer Flag Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_pit.h:436</div></div>
<div class="ttc" id="struct__hw__pit_html_a5a48af1605e50720a1e5865c8c58e145"><div class="ttname"><a href="struct__hw__pit.html#a5a48af1605e50720a1e5865c8c58e145">_hw_pit::TFLGn</a></div><div class="ttdeci">__IO hw_pit_tflgn_t TFLGn</div><div class="ttdef"><b>Definition:</b> MK64F12_pit.h:507</div></div>
<div class="ttc" id="core__ca9_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_ca9.h:223</div></div>
<div class="ttc" id="union__hw__pit__tctrln_html"><div class="ttname"><a href="union__hw__pit__tctrln.html">_hw_pit_tctrln</a></div><div class="ttdoc">HW_PIT_TCTRLn - Timer Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_pit.h:318</div></div>
<div class="ttc" id="struct__hw__pit_html_ab4be36541eebdc01d57596afbe548045"><div class="ttname"><a href="struct__hw__pit.html#ab4be36541eebdc01d57596afbe548045">_hw_pit::TCTRLn</a></div><div class="ttdeci">__IO hw_pit_tctrln_t TCTRLn</div><div class="ttdef"><b>Definition:</b> MK64F12_pit.h:506</div></div>
<div class="ttc" id="union__hw__pit__cvaln_html"><div class="ttname"><a href="union__hw__pit__cvaln.html">_hw_pit_cvaln</a></div><div class="ttdoc">HW_PIT_CVALn - Current Timer Value Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_pit.h:267</div></div>
<div class="ttc" id="struct__hw__pit_html_a38c7cbae6c7902108ce6d7c356b65d19"><div class="ttname"><a href="struct__hw__pit.html#a38c7cbae6c7902108ce6d7c356b65d19">_hw_pit::MCR</a></div><div class="ttdeci">__IO hw_pit_mcr_t MCR</div><div class="ttdef"><b>Definition:</b> MK64F12_pit.h:501</div></div>
<div class="ttc" id="struct__hw__pit_html"><div class="ttname"><a href="struct__hw__pit.html">_hw_pit</a></div><div class="ttdoc">All PIT module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_pit.h:499</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="struct__hw__pit__mcr_1_1__hw__pit__mcr__bitfields_html"><div class="ttname"><a href="struct__hw__pit__mcr_1_1__hw__pit__mcr__bitfields.html">_hw_pit_mcr::_hw_pit_mcr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_pit.h:118</div></div>
<div class="ttc" id="struct__hw__pit__mcr_1_1__hw__pit__mcr__bitfields_html_a01a3e4b24e739a93559063480625821c"><div class="ttname"><a href="struct__hw__pit__mcr_1_1__hw__pit__mcr__bitfields.html#a01a3e4b24e739a93559063480625821c">_hw_pit_mcr::_hw_pit_mcr_bitfields::MDIS</a></div><div class="ttdeci">uint32_t MDIS</div><div class="ttdef"><b>Definition:</b> MK64F12_pit.h:121</div></div>
<div class="ttc" id="struct__hw__pit__mcr_1_1__hw__pit__mcr__bitfields_html_a4c6071f9d0d35e2086ac341040daacf0"><div class="ttname"><a href="struct__hw__pit__mcr_1_1__hw__pit__mcr__bitfields.html#a4c6071f9d0d35e2086ac341040daacf0">_hw_pit_mcr::_hw_pit_mcr_bitfields::FRZ</a></div><div class="ttdeci">uint32_t FRZ</div><div class="ttdef"><b>Definition:</b> MK64F12_pit.h:120</div></div>
<div class="ttc" id="union__hw__pit__mcr_html"><div class="ttname"><a href="union__hw__pit__mcr.html">_hw_pit_mcr</a></div><div class="ttdoc">HW_PIT_MCR - PIT Module Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_pit.h:115</div></div>
<div class="ttc" id="struct__hw__pit_html_a9b0880684600e18e71a009df99fac13c"><div class="ttname"><a href="struct__hw__pit.html#a9b0880684600e18e71a009df99fac13c">_hw_pit::CVALn</a></div><div class="ttdeci">__I hw_pit_cvaln_t CVALn</div><div class="ttdef"><b>Definition:</b> MK64F12_pit.h:505</div></div>
<div class="ttc" id="struct__hw__pit__tctrln_1_1__hw__pit__tctrln__bitfields_html"><div class="ttname"><a href="struct__hw__pit__tctrln_1_1__hw__pit__tctrln__bitfields.html">_hw_pit_tctrln::_hw_pit_tctrln_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_pit.h:321</div></div>
<div class="ttc" id="struct__hw__pit__mcr_1_1__hw__pit__mcr__bitfields_html_ad4ae1856cd1e546f5f5f9f5885afa808"><div class="ttname"><a href="struct__hw__pit__mcr_1_1__hw__pit__mcr__bitfields.html#ad4ae1856cd1e546f5f5f9f5885afa808">_hw_pit_mcr::_hw_pit_mcr_bitfields::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK64F12_pit.h:122</div></div>
<div class="ttc" id="struct__hw__pit_html_aec4b30897f0e80f660ad105f7ce33d5c"><div class="ttname"><a href="struct__hw__pit.html#aec4b30897f0e80f660ad105f7ce33d5c">_hw_pit::LDVALn</a></div><div class="ttdeci">__IO hw_pit_ldvaln_t LDVALn</div><div class="ttdef"><b>Definition:</b> MK64F12_pit.h:504</div></div>
<div class="ttc" id="struct__hw__pit__ldvaln_1_1__hw__pit__ldvaln__bitfields_html"><div class="ttname"><a href="struct__hw__pit__ldvaln_1_1__hw__pit__ldvaln__bitfields.html">_hw_pit_ldvaln::_hw_pit_ldvaln_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_pit.h:207</div></div>
<div class="ttc" id="union__hw__pit__ldvaln_html"><div class="ttname"><a href="union__hw__pit__ldvaln.html">_hw_pit_ldvaln</a></div><div class="ttdoc">HW_PIT_LDVALn - Timer Load Value Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_pit.h:204</div></div>
<div class="ttc" id="struct__hw__pit__cvaln_1_1__hw__pit__cvaln__bitfields_html"><div class="ttname"><a href="struct__hw__pit__cvaln_1_1__hw__pit__cvaln__bitfields.html">_hw_pit_cvaln::_hw_pit_cvaln_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_pit.h:270</div></div>
<div class="ttc" id="struct__hw__pit__tflgn_1_1__hw__pit__tflgn__bitfields_html"><div class="ttname"><a href="struct__hw__pit__tflgn_1_1__hw__pit__tflgn__bitfields.html">_hw_pit_tflgn::_hw_pit_tflgn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_pit.h:439</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
