
/*
 * Auto generated Run-Time-Environment Configuration File
 *      *** Do not modify ! ***
 *
 * Project: 'proj' 
 * Target:  'X-Track' 
 */

#ifndef RTE_COMPONENTS_H
#define RTE_COMPONENTS_H


/*
 * Define the Device Header File: 
 */
#define CMSIS_device_header "at32f435_437.h"

/* ArteryTek::Device:at32f435_437_firmware_library:adc:2.0.0 */
#define RTE_DEVICE_STDPERIPHERALS_ADC
/* ArteryTek::Device:at32f435_437_firmware_library:crm:2.0.0 */
#define RTE_DEVICE_STDPERIPHERALS_CRM
/* ArteryTek::Device:at32f435_437_firmware_library:dma:2.0.0 */
#define RTE_DEVICE_STDPERIPHERALS_DMA
/* ArteryTek::Device:at32f435_437_firmware_library:ertc:2.0.0 */
#define RTE_DEVICE_STDPERIPHERALS_ERTC
/* ArteryTek::Device:at32f435_437_firmware_library:exint:2.0.0 */
#define RTE_DEVICE_STDPERIPHERALS_EXINT
/* ArteryTek::Device:at32f435_437_firmware_library:gpio:2.0.0 */
#define RTE_DEVICE_STDPERIPHERALS_GPIO
/* ArteryTek::Device:at32f435_437_firmware_library:misc:2.0.0 */
#define RTE_DEVICE_STDPERIPHERALS_MISC
/* ArteryTek::Device:at32f435_437_firmware_library:pwc:2.0.0 */
#define RTE_DEVICE_STDPERIPHERALS_PWC
/* ArteryTek::Device:at32f435_437_firmware_library:scfg:2.0.0 */
#define RTE_DEVICE_STDPERIPHERALS_SCFG
/* ArteryTek::Device:at32f435_437_firmware_library:spi:2.0.0 */
#define RTE_DEVICE_STDPERIPHERALS_SPI
/* ArteryTek::Device:at32f435_437_firmware_library:tmr:2.0.0 */
#define RTE_DEVICE_STDPERIPHERALS_TMR
/* ArteryTek::Device:at32f435_437_firmware_library:usart:2.0.0 */
#define RTE_DEVICE_STDPERIPHERALS_USART
/* ArteryTek::Device:at32f435_437_firmware_library:wdt:2.0.0 */
#define RTE_DEVICE_STDPERIPHERALS_WDT


#endif /* RTE_COMPONENTS_H */
