Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: Des_Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Des_Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Des_Top"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : Des_Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Xor_permutation.v" in library work
Compiling verilog file "Xor_operation.v" in library work
Module <Xor_Permutation> compiled
Compiling verilog file "transfer.v" in library work
Module <Xor_Operation> compiled
Compiling verilog file "Sbox_Rom8.v" in library work
Module <transfer> compiled
Compiling verilog file "Sbox_Rom7.v" in library work
Module <Sbox_Rom8> compiled
Compiling verilog file "Sbox_Rom6.v" in library work
Module <Sbox_Rom7> compiled
Compiling verilog file "Sbox_Rom5.v" in library work
Module <Sbox_Rom6> compiled
Compiling verilog file "Sbox_Rom4.v" in library work
Module <Sbox_Rom5> compiled
Compiling verilog file "Sbox_Rom3.v" in library work
Module <Sbox_Rom4> compiled
Compiling verilog file "Sbox_Rom2.v" in library work
Module <Sbox_Rom3> compiled
Compiling verilog file "Sbox_Rom1.v" in library work
Module <Sbox_Rom2> compiled
Compiling verilog file "Sbox_output.v" in library work
Module <Sbox_Rom1> compiled
Compiling verilog file "rxd1.v" in library work
Module <Sbox_Output> compiled
Compiling verilog file "Reg32.v" in library work
Module <rxd1> compiled
Compiling verilog file "Permuted_Choice2.v" in library work
Module <Reg32> compiled
Compiling verilog file "Permutation.v" in library work
Module <Permuted_Choice2> compiled
Compiling verilog file "key_gen.v" in library work
Module <Permutation> compiled
Compiling verilog file "Expansion_P.v" in library work
Module <Key_Generation> compiled
Compiling verilog file "clk1.v" in library work
Module <Expansion_Permutation> compiled
Compiling verilog file "clk.v" in library work
Module <clk1> compiled
Compiling verilog file "uarttop.v" in library work
Module <clk2> compiled
Compiling verilog file "s_top.v" in library work
Module <uart> compiled
Compiling verilog file "Swap.v" in library work
Module <s_top> compiled
Compiling verilog file "Round1.v" in library work
Module <Swap> compiled
Compiling verilog file "key_top.v" in library work
Module <Round1> compiled
Compiling verilog file "ip.v" in library work
Module <Key_Top> compiled
Compiling verilog file "iip.v" in library work
Module <ip> compiled
Compiling verilog file "Top.v" in library work
Module <iip> compiled
Module <Des_Top> compiled
No errors in compilation
Analysis of file <"Des_Top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Des_Top> in library <work>.

Analyzing hierarchy for module <uart> in library <work>.

Analyzing hierarchy for module <ip> in library <work>.

Analyzing hierarchy for module <Key_Top> in library <work>.

Analyzing hierarchy for module <Round1> in library <work>.

Analyzing hierarchy for module <Swap> in library <work>.

Analyzing hierarchy for module <iip> in library <work>.

Analyzing hierarchy for module <s_top> in library <work>.

Analyzing hierarchy for module <clk1> in library <work>.

Analyzing hierarchy for module <rxd1> in library <work>.

Analyzing hierarchy for module <Key_Generation> in library <work>.

Analyzing hierarchy for module <Permuted_Choice2> in library <work>.

Analyzing hierarchy for module <Expansion_Permutation> in library <work>.

Analyzing hierarchy for module <Xor_Operation> in library <work>.

Analyzing hierarchy for module <Sbox_Rom1> in library <work>.

Analyzing hierarchy for module <Sbox_Rom2> in library <work>.

Analyzing hierarchy for module <Sbox_Rom3> in library <work>.

Analyzing hierarchy for module <Sbox_Rom4> in library <work>.

Analyzing hierarchy for module <Sbox_Rom5> in library <work>.

Analyzing hierarchy for module <Sbox_Rom6> in library <work>.

Analyzing hierarchy for module <Sbox_Rom7> in library <work>.

Analyzing hierarchy for module <Sbox_Rom8> in library <work>.

Analyzing hierarchy for module <Sbox_Output> in library <work>.

Analyzing hierarchy for module <Permutation> in library <work>.

Analyzing hierarchy for module <Xor_Permutation> in library <work>.

Analyzing hierarchy for module <Reg32> in library <work>.

Analyzing hierarchy for module <clk2> in library <work>.

Analyzing hierarchy for module <transfer> in library <work> with parameters.
	error = "00000000000000000000000000000101"
	idle = "00000000000000000000000000000000"
	parity = "00000000000000000000000000000011"
	shift = "00000000000000000000000000000010"
	start = "00000000000000000000000000000001"
	stop = "00000000000000000000000000000100"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Des_Top>.
Module <Des_Top> is correct for synthesis.
 
Analyzing module <uart> in library <work>.
Module <uart> is correct for synthesis.
 
Analyzing module <clk1> in library <work>.
Module <clk1> is correct for synthesis.
 
Analyzing module <rxd1> in library <work>.
Module <rxd1> is correct for synthesis.
 
Analyzing module <ip> in library <work>.
Module <ip> is correct for synthesis.
 
Analyzing module <Key_Top> in library <work>.
Module <Key_Top> is correct for synthesis.
 
Analyzing module <Key_Generation> in library <work>.
Module <Key_Generation> is correct for synthesis.
 
Analyzing module <Permuted_Choice2> in library <work>.
Module <Permuted_Choice2> is correct for synthesis.
 
Analyzing module <Round1> in library <work>.
Module <Round1> is correct for synthesis.
 
Analyzing module <Expansion_Permutation> in library <work>.
Module <Expansion_Permutation> is correct for synthesis.
 
Analyzing module <Xor_Operation> in library <work>.
Module <Xor_Operation> is correct for synthesis.
 
Analyzing module <Sbox_Rom1> in library <work>.
Module <Sbox_Rom1> is correct for synthesis.
 
Analyzing module <Sbox_Rom2> in library <work>.
Module <Sbox_Rom2> is correct for synthesis.
 
Analyzing module <Sbox_Rom3> in library <work>.
Module <Sbox_Rom3> is correct for synthesis.
 
Analyzing module <Sbox_Rom4> in library <work>.
Module <Sbox_Rom4> is correct for synthesis.
 
Analyzing module <Sbox_Rom5> in library <work>.
Module <Sbox_Rom5> is correct for synthesis.
 
Analyzing module <Sbox_Rom6> in library <work>.
Module <Sbox_Rom6> is correct for synthesis.
 
Analyzing module <Sbox_Rom7> in library <work>.
Module <Sbox_Rom7> is correct for synthesis.
 
Analyzing module <Sbox_Rom8> in library <work>.
Module <Sbox_Rom8> is correct for synthesis.
 
Analyzing module <Sbox_Output> in library <work>.
Module <Sbox_Output> is correct for synthesis.
 
Analyzing module <Permutation> in library <work>.
Module <Permutation> is correct for synthesis.
 
Analyzing module <Xor_Permutation> in library <work>.
Module <Xor_Permutation> is correct for synthesis.
 
Analyzing module <Reg32> in library <work>.
Module <Reg32> is correct for synthesis.
 
Analyzing module <Swap> in library <work>.
Module <Swap> is correct for synthesis.
 
Analyzing module <iip> in library <work>.
Module <iip> is correct for synthesis.
 
Analyzing module <s_top> in library <work>.
Module <s_top> is correct for synthesis.
 
Analyzing module <clk2> in library <work>.
Module <clk2> is correct for synthesis.
 
Analyzing module <transfer> in library <work>.
	error = 32'sb00000000000000000000000000000101
	idle = 32'sb00000000000000000000000000000000
	parity = 32'sb00000000000000000000000000000011
	shift = 32'sb00000000000000000000000000000010
	start = 32'sb00000000000000000000000000000001
	stop = 32'sb00000000000000000000000000000100
Module <transfer> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ip>.
    Related source file is "ip.v".
Unit <ip> synthesized.


Synthesizing Unit <Swap>.
    Related source file is "Swap.v".
Unit <Swap> synthesized.


Synthesizing Unit <iip>.
    Related source file is "iip.v".
Unit <iip> synthesized.


Synthesizing Unit <clk1>.
    Related source file is "clk1.v".
    Found 1-bit register for signal <sample_clk>.
    Found 15-bit up counter for signal <clk_counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clk1> synthesized.


Synthesizing Unit <rxd1>.
    Related source file is "rxd1.v".
    Found finite state machine <FSM_0> for signal <receiveflag>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 34                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | receiveflag$not0000       (positive)           |
    | Reset              | rst_n                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <fr>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit register for signal <r8>.
    Found 4-bit up counter for signal <bit_counter>.
    Found 1-bit xor2 for signal <fr$xor0000> created at line 89.
    Found 1-bit register for signal <parity1>.
    Found 1-bit adder for signal <parity1$addsub0000> created at line 75.
    Found 8-bit register for signal <rcv_data>.
    Found 8-bit register for signal <rcv_sr>.
    Found 3-bit register for signal <sample_counter>.
    Found 3-bit adder for signal <sample_counter$share0000>.
    Found 3-bit up counter for signal <wr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  85 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <rxd1> synthesized.


Synthesizing Unit <Key_Generation>.
    Related source file is "key_gen.v".
WARNING:Xst:647 - Input <KEY<64>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <KEY<56>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <KEY<48>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <KEY<40>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <KEY<32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <KEY<24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <KEY<16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <KEY<8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Key_Generation> synthesized.


Synthesizing Unit <Permuted_Choice2>.
    Related source file is "Permuted_Choice2.v".
WARNING:Xst:646 - Signal <PERMUTATION2_INPUT<54>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PERMUTATION2_INPUT<43>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PERMUTATION2_INPUT<38>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PERMUTATION2_INPUT<35>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PERMUTATION2_INPUT<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PERMUTATION2_INPUT<22>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PERMUTATION2_INPUT<18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PERMUTATION2_INPUT<9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Permuted_Choice2> synthesized.


Synthesizing Unit <Expansion_Permutation>.
    Related source file is "Expansion_P.v".
Unit <Expansion_Permutation> synthesized.


Synthesizing Unit <Xor_Operation>.
    Related source file is "Xor_operation.v".
    Found 48-bit xor2 for signal <SBOX_INPUT>.
Unit <Xor_Operation> synthesized.


Synthesizing Unit <Sbox_Rom1>.
    Related source file is "Sbox_Rom1.v".
    Found 64x4-bit ROM for signal <S1_OUTPUT>.
    Summary:
	inferred   1 ROM(s).
Unit <Sbox_Rom1> synthesized.


Synthesizing Unit <Sbox_Rom2>.
    Related source file is "Sbox_Rom2.v".
    Found 64x4-bit ROM for signal <S2_OUTPUT>.
    Summary:
	inferred   1 ROM(s).
Unit <Sbox_Rom2> synthesized.


Synthesizing Unit <Sbox_Rom3>.
    Related source file is "Sbox_Rom3.v".
    Found 64x4-bit ROM for signal <S3_OUTPUT>.
    Summary:
	inferred   1 ROM(s).
Unit <Sbox_Rom3> synthesized.


Synthesizing Unit <Sbox_Rom4>.
    Related source file is "Sbox_Rom4.v".
    Found 64x4-bit ROM for signal <S4_OUTPUT>.
    Summary:
	inferred   1 ROM(s).
Unit <Sbox_Rom4> synthesized.


Synthesizing Unit <Sbox_Rom5>.
    Related source file is "Sbox_Rom5.v".
    Found 64x4-bit ROM for signal <S5_OUTPUT>.
    Summary:
	inferred   1 ROM(s).
Unit <Sbox_Rom5> synthesized.


Synthesizing Unit <Sbox_Rom6>.
    Related source file is "Sbox_Rom6.v".
    Found 64x4-bit ROM for signal <S6_OUTPUT>.
    Summary:
	inferred   1 ROM(s).
Unit <Sbox_Rom6> synthesized.


Synthesizing Unit <Sbox_Rom7>.
    Related source file is "Sbox_Rom7.v".
    Found 64x4-bit ROM for signal <S7_OUTPUT>.
    Summary:
	inferred   1 ROM(s).
Unit <Sbox_Rom7> synthesized.


Synthesizing Unit <Sbox_Rom8>.
    Related source file is "Sbox_Rom8.v".
    Found 64x4-bit ROM for signal <S8_OUTPUT>.
    Summary:
	inferred   1 ROM(s).
Unit <Sbox_Rom8> synthesized.


Synthesizing Unit <Sbox_Output>.
    Related source file is "Sbox_output.v".
Unit <Sbox_Output> synthesized.


Synthesizing Unit <Permutation>.
    Related source file is "Permutation.v".
Unit <Permutation> synthesized.


Synthesizing Unit <Xor_Permutation>.
    Related source file is "Xor_permutation.v".
    Found 32-bit xor2 for signal <RIGHT_REG>.
Unit <Xor_Permutation> synthesized.


Synthesizing Unit <Reg32>.
    Related source file is "Reg32.v".
    Found 32-bit register for signal <RIGHT_REG1>.
    Found 32-bit register for signal <LEFT_REG1>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <Reg32> synthesized.


Synthesizing Unit <clk2>.
    Related source file is "clk.v".
    Found 1-bit register for signal <sample_clk>.
    Found 15-bit up counter for signal <clk_counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clk2> synthesized.


Synthesizing Unit <transfer>.
    Related source file is "transfer.v".
    Found 1-bit register for signal <ft>.
    Found 1-bit register for signal <txd>.
    Found 3-bit up counter for signal <ar>.
    Found 4-bit register for signal <bit_counter>.
    Found 4-bit adder for signal <bit_counter$addsub0000> created at line 145.
    Found 1-bit register for signal <buf_0>.
    Found 1-bit register for signal <buf_1>.
    Found 1-bit register for signal <buf_2>.
    Found 1-bit register for signal <buf_3>.
    Found 3-bit register for signal <curr_state>.
    Found T flip-flop for signal <parity1>.
    Found 8-bit register for signal <send_data>.
    Found 8-bit 8-to-1 multiplexer for signal <send_data$mux0000> created at line 70.
    Summary:
	inferred   1 Counter(s).
	inferred   1 T-type flip-flop(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   9 Multiplexer(s).
Unit <transfer> synthesized.


Synthesizing Unit <uart>.
    Related source file is "uarttop.v".
Unit <uart> synthesized.


Synthesizing Unit <Key_Top>.
    Related source file is "key_top.v".
Unit <Key_Top> synthesized.


Synthesizing Unit <Round1>.
    Related source file is "Round1.v".
Unit <Round1> synthesized.


Synthesizing Unit <s_top>.
    Related source file is "s_top.v".
Unit <s_top> synthesized.


Synthesizing Unit <Des_Top>.
    Related source file is "Top.v".
Unit <Des_Top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 128
 64x4-bit ROM                                          : 128
# Adders/Subtractors                                   : 3
 1-bit adder                                           : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 1
# Counters                                             : 5
 15-bit up counter                                     : 2
 3-bit up counter                                      : 2
 4-bit up counter                                      : 1
# Registers                                            : 56
 1-bit register                                        : 10
 3-bit register                                        : 2
 32-bit register                                       : 32
 4-bit register                                        : 1
 8-bit register                                        : 11
# Toggle Registers                                     : 1
 T flip-flop                                           : 1
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 33
 1-bit xor2                                            : 1
 32-bit xor2                                           : 16
 48-bit xor2                                           : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <u_uart/rxd1/receiveflag/FSM> on signal <receiveflag[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 128
 64x4-bit ROM                                          : 128
# Adders/Subtractors                                   : 3
 1-bit adder                                           : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 1
# Counters                                             : 5
 15-bit up counter                                     : 2
 3-bit up counter                                      : 2
 4-bit up counter                                      : 1
# Registers                                            : 1132
 Flip-Flops                                            : 1132
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 33
 1-bit xor2                                            : 1
 32-bit xor2                                           : 16
 48-bit xor2                                           : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit transfer : the following signal(s) form a combinatorial loop: _old_flag_1.

Optimizing unit <Des_Top> ...

Optimizing unit <rxd1> ...

Optimizing unit <Reg32> ...

Optimizing unit <transfer> ...

Optimizing unit <Round1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Des_Top, actual ratio is 37.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1175
 Flip-Flops                                            : 1175

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Des_Top.ngr
Top Level Output File Name         : Des_Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 77

Cell Usage :
# BELS                             : 4227
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 28
#      LUT2                        : 372
#      LUT2_D                      : 18
#      LUT2_L                      : 1
#      LUT3                        : 67
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 2396
#      LUT4_D                      : 3
#      LUT4_L                      : 8
#      MUXCY                       : 28
#      MUXF5                       : 1056
#      MUXF6                       : 208
#      VCC                         : 1
#      XORCY                       : 30
# FlipFlops/Latches                : 1175
#      FDC                         : 1075
#      FDCE                        : 84
#      FDCPE                       : 2
#      FDP                         : 1
#      FDPE                        : 13
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 76
#      IBUF                        : 9
#      OBUF                        : 67
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                     1761  out of   4656    37%  
 Number of Slice Flip Flops:           1175  out of   9312    12%  
 Number of 4 input LUTs:               2903  out of   9312    31%  
 Number of IOs:                          77
 Number of bonded IOBs:                  77  out of    232    33%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)           | Load  |
-----------------------------------+---------------------------------+-------+
CLK                                | BUFGP                           | 1165  |
u_txd/sampleclk2/sample_clk        | NONE(u_txd/u_tranfser/parity1_0)| 10    |
-----------------------------------+---------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------+-------------------------------------+-------+
Control Signal                                                             | Buffer(FF name)                     | Load  |
---------------------------------------------------------------------------+-------------------------------------+-------+
RST                                                                        | IBUF                                | 1024  |
rst_n_inv(u_uart/rxd1/receiveflag_FSM_Acst_FSM_inv1_INV_0:O)               | NONE(u_uart/rxd1/bit_counter_0)     | 109   |
rst_m_inv(u_txd/u_tranfser/rst_m_inv1_INV_0:O)                             | NONE(u_txd/sampleclk2/clk_counter_0)| 40    |
u_txd/u_tranfser/parity1_0__and0000(u_txd/u_tranfser/parity1_0__and00001:O)| NONE(u_txd/u_tranfser/parity1_0)    | 1     |
u_txd/u_tranfser/parity1_0__and0001(u_txd/u_tranfser/parity1_0__and00011:O)| NONE(u_txd/u_tranfser/parity1_0)    | 1     |
u_uart/rxd1/parity1_and0000(u_uart/rxd1/parity1_and00001:O)                | NONE(u_uart/rxd1/parity1)           | 1     |
u_uart/rxd1/parity1_and0001(u_uart/rxd1/parity1_and00011:O)                | NONE(u_uart/rxd1/parity1)           | 1     |
---------------------------------------------------------------------------+-------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.407ns (Maximum Frequency: 184.961MHz)
   Minimum input arrival time before clock: 6.609ns
   Maximum output required time after clock: 4.221ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.407ns (frequency: 184.961MHz)
  Total number of paths / destination ports: 12298 / 1259
-------------------------------------------------------------------------
Delay:               5.407ns (Levels of Logic = 5)
  Source:            u_uart/rxd1/r5_3 (FF)
  Destination:       u_round1/input_to_round2/RIGHT_REG1_1 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: u_uart/rxd1/r5_3 to u_round1/input_to_round2/RIGHT_REG1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.514   0.819  u_uart/rxd1/r5_3 (u_uart/rxd1/r5_3)
     LUT2:I1->O           16   0.612   0.882  u_round1/expansion_to_xor1/Mxor_SBOX_INPUT_Result<17>1 (u_round1/S5_INPUT<2>)
     LUT4:I3->O            1   0.612   0.000  u_round1/s5/Mrom_S5_OUTPUT34 (u_round1/s5/Mrom_S5_OUTPUT34)
     MUXF5:I0->O           2   0.278   0.532  u_round1/s5/Mrom_S5_OUTPUT3_f5_0 (u_round1/s5/Mrom_S5_OUTPUT3_f51)
     LUT4:I0->O            1   0.612   0.000  u_round1/permut_xor/Mxor_RIGHT_REG_Result<0>1_F (N69)
     MUXF5:I0->O           1   0.278   0.000  u_round1/permut_xor/Mxor_RIGHT_REG_Result<0>1 (u_round1/RIGHT_REG<1>)
     FDC:D                     0.268          u_round1/input_to_round2/RIGHT_REG1_1
    ----------------------------------------
    Total                      5.407ns (3.174ns logic, 2.233ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u_txd/sampleclk2/sample_clk'
  Clock period: 4.486ns (frequency: 222.901MHz)
  Total number of paths / destination ports: 103 / 11
-------------------------------------------------------------------------
Delay:               4.486ns (Levels of Logic = 4)
  Source:            u_txd/u_tranfser/bit_counter_0 (FF)
  Destination:       u_txd/u_tranfser/curr_state_0 (FF)
  Source Clock:      u_txd/sampleclk2/sample_clk rising
  Destination Clock: u_txd/sampleclk2/sample_clk rising

  Data Path: u_txd/u_tranfser/bit_counter_0 to u_txd/u_tranfser/curr_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.514   0.700  u_txd/u_tranfser/bit_counter_0 (u_txd/u_tranfser/bit_counter_0)
     LUT4:I3->O            3   0.612   0.451  u_txd/u_tranfser/next_state_cmp_eq00031 (u_txd/u_tranfser/next_state_cmp_eq0003)
     MUXF5:S->O            2   0.641   0.410  u_txd/u_tranfser/next_state<0>43 (u_txd/u_tranfser/next_state<0>43)
     LUT4:I2->O            1   0.612   0.000  u_txd/u_tranfser/next_state<0>58_G (N60)
     MUXF5:I1->O           1   0.278   0.000  u_txd/u_tranfser/next_state<0>58 (u_txd/u_tranfser/next_state<0>)
     FDC:D                     0.268          u_txd/u_tranfser/curr_state_0
    ----------------------------------------
    Total                      4.486ns (2.925ns logic, 1.561ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 2038 / 336
-------------------------------------------------------------------------
Offset:              6.609ns (Levels of Logic = 6)
  Source:            CHIP_SELECT_BAR (PAD)
  Destination:       u_round1/input_to_round2/RIGHT_REG1_1 (FF)
  Destination Clock: CLK rising

  Data Path: CHIP_SELECT_BAR to u_round1/input_to_round2/RIGHT_REG1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           184   1.106   1.266  CHIP_SELECT_BAR_IBUF (CHIP_SELECT_BAR_IBUF)
     LUT2:I0->O           17   0.612   1.045  u_ip/INITIAL_PERMUTATION_OUTPUT_15_mux00001 (RIGHT<15>)
     LUT4:I0->O            1   0.612   0.000  u_round1/s5/Mrom_S5_OUTPUT34 (u_round1/s5/Mrom_S5_OUTPUT34)
     MUXF5:I0->O           2   0.278   0.532  u_round1/s5/Mrom_S5_OUTPUT3_f5_0 (u_round1/s5/Mrom_S5_OUTPUT3_f51)
     LUT4:I0->O            1   0.612   0.000  u_round1/permut_xor/Mxor_RIGHT_REG_Result<0>1_F (N69)
     MUXF5:I0->O           1   0.278   0.000  u_round1/permut_xor/Mxor_RIGHT_REG_Result<0>1 (u_round1/RIGHT_REG<1>)
     FDC:D                     0.268          u_round1/input_to_round2/RIGHT_REG1_1
    ----------------------------------------
    Total                      6.609ns (3.766ns logic, 2.843ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_txd/sampleclk2/sample_clk'
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Offset:              4.066ns (Levels of Logic = 5)
  Source:            parity_en (PAD)
  Destination:       u_txd/u_tranfser/curr_state_0 (FF)
  Destination Clock: u_txd/sampleclk2/sample_clk rising

  Data Path: parity_en to u_txd/u_tranfser/curr_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.502  parity_en_IBUF (parity_en_IBUF)
     LUT4:I3->O            1   0.612   0.000  u_txd/u_tranfser/next_state<0>43_G (N40)
     MUXF5:I1->O           2   0.278   0.410  u_txd/u_tranfser/next_state<0>43 (u_txd/u_tranfser/next_state<0>43)
     LUT4:I2->O            1   0.612   0.000  u_txd/u_tranfser/next_state<0>58_G (N60)
     MUXF5:I1->O           1   0.278   0.000  u_txd/u_tranfser/next_state<0>58 (u_txd/u_tranfser/next_state<0>)
     FDC:D                     0.268          u_txd/u_tranfser/curr_state_0
    ----------------------------------------
    Total                      4.066ns (3.154ns logic, 0.912ns route)
                                       (77.6% logic, 22.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 65 / 65
-------------------------------------------------------------------------
Offset:              4.134ns (Levels of Logic = 1)
  Source:            u_uart/rxd1/fr (FF)
  Destination:       fr (PAD)
  Source Clock:      CLK rising

  Data Path: u_uart/rxd1/fr to fr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             3   0.514   0.451  u_uart/rxd1/fr (u_uart/rxd1/fr)
     OBUF:I->O                 3.169          fr_OBUF (fr)
    ----------------------------------------
    Total                      4.134ns (3.683ns logic, 0.451ns route)
                                       (89.1% logic, 10.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u_txd/sampleclk2/sample_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.221ns (Levels of Logic = 1)
  Source:            u_txd/u_tranfser/ft (FF)
  Destination:       ft (PAD)
  Source Clock:      u_txd/sampleclk2/sample_clk rising

  Data Path: u_txd/u_tranfser/ft to ft
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             5   0.514   0.538  u_txd/u_tranfser/ft (u_txd/u_tranfser/ft)
     OBUF:I->O                 3.169          ft_OBUF (ft)
    ----------------------------------------
    Total                      4.221ns (3.683ns logic, 0.538ns route)
                                       (87.3% logic, 12.7% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.59 secs
 
--> 

Total memory usage is 309236 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    2 (   0 filtered)

