{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1698298944788 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1698298944789 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1698298944789 ""}
{ "Info" "" "" "2023.10.26.08:42:40 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2023.10.26.08:42:40 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1698298960265 ""}
{ "Info" "" "" "2023.10.26.08:42:40 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2023.10.26.08:42:40 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1698298960279 ""}
{ "Info" "soc_system_generation.rpt" "" "2023.10.26.08:42:58 Info: Saving generation log to /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Saving generation log to /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system" 0 0 "Shell" 0 -1 1698298978221 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Starting: Create simulation model" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1698298978221 ""}
{ "Info" "simulation --family="Cyclone V" --part=5CSEBA6U23I7" "" "2023.10.26.08:42:58 Info: qsys-generate /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system" {  } {  } 0 0 "2023.10.26.08:42:58 Info: qsys-generate /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system" 0 0 "Shell" 0 -1 1698298978227 ""}
{ "Info" "soc_system.qsys" "" "2023.10.26.08:42:58 Info: Loading de10nano_template" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Loading de10nano_template" 0 0 "Shell" 0 -1 1698298978259 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Reading input file" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Reading input file" 0 0 "Shell" 0 -1 1698298978284 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Adding ILC \[interrupt_latency_counter 22.1\]" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Adding ILC \[interrupt_latency_counter 22.1\]" 0 0 "Shell" 0 -1 1698298978288 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Parameterizing module ILC" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1698298978289 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Adding button_pio \[altera_avalon_pio 22.1\]" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Adding button_pio \[altera_avalon_pio 22.1\]" 0 0 "Shell" 0 -1 1698298978290 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Parameterizing module button_pio" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1698298978290 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Adding clk_0 \[clock_source 22.1\]" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Adding clk_0 \[clock_source 22.1\]" 0 0 "Shell" 0 -1 1698298978291 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Parameterizing module clk_0" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1698298978292 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Adding dipsw_pio \[altera_avalon_pio 22.1\]" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Adding dipsw_pio \[altera_avalon_pio 22.1\]" 0 0 "Shell" 0 -1 1698298978293 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1698298978294 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 22.1\]" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 22.1\]" 0 0 "Shell" 0 -1 1698298978295 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1698298978295 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Adding fpga_only_master \[altera_jtag_avalon_master 22.1\]" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Adding fpga_only_master \[altera_jtag_avalon_master 22.1\]" 0 0 "Shell" 0 -1 1698298978296 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1698298978298 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Adding hps_0 \[altera_hps 22.1\]" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Adding hps_0 \[altera_hps 22.1\]" 0 0 "Shell" 0 -1 1698298978299 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Parameterizing module hps_0" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1698298978304 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Adding hps_only_master \[altera_jtag_avalon_master 22.1\]" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Adding hps_only_master \[altera_jtag_avalon_master 22.1\]" 0 0 "Shell" 0 -1 1698298978334 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1698298978335 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Adding jtag_uart \[altera_avalon_jtag_uart 22.1\]" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Adding jtag_uart \[altera_avalon_jtag_uart 22.1\]" 0 0 "Shell" 0 -1 1698298978335 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1698298978336 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Adding led_pio \[altera_avalon_pio 22.1\]" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Adding led_pio \[altera_avalon_pio 22.1\]" 0 0 "Shell" 0 -1 1698298978337 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Parameterizing module led_pio" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1698298978337 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 22.1\]" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 22.1\]" 0 0 "Shell" 0 -1 1698298978338 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1698298978338 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 22.1\]" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 22.1\]" 0 0 "Shell" 0 -1 1698298978339 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1698298978340 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Building connections" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Building connections" 0 0 "Shell" 0 -1 1698298978340 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Parameterizing connections" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1698298978344 ""}
{ "Info" "" "" "2023.10.26.08:42:58 Info: Validating" {  } {  } 0 0 "2023.10.26.08:42:58 Info: Validating" 0 0 "Shell" 0 -1 1698298978346 ""}
{ "Info" "" "" "2023.10.26.08:43:04 Info: Done reading input file" {  } {  } 0 0 "2023.10.26.08:43:04 Info: Done reading input file" 0 0 "Shell" 0 -1 1698298984427 ""}
{ "Info" "" "" "2023.10.26.08:43:06 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.10.26.08:43:06 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1698298986072 ""}
{ "Info" "" "" "2023.10.26.08:43:06 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.10.26.08:43:06 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1698298986073 ""}
{ "Info" "" "" "2023.10.26.08:43:06 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2023.10.26.08:43:06 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1698298986073 ""}
{ "Info" "" "" "2023.10.26.08:43:06 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.10.26.08:43:06 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1698298986074 ""}
{ "Info" "" "" "2023.10.26.08:43:06 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2023.10.26.08:43:06 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1698298986079 ""}
{ "Info" "" "" "2023.10.26.08:43:06 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2023.10.26.08:43:06 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1698298986079 ""}
{ "Info" "" "" "2023.10.26.08:43:06 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2023.10.26.08:43:06 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1698298986079 ""}
{ "Info" "" "" "2023.10.26.08:43:07 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2023.10.26.08:43:07 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1698298987623 ""}
{ "Info" "" "" "2023.10.26.08:43:10 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2023.10.26.08:43:10 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1698298990381 ""}
{ "Info" "" "" "2023.10.26.08:43:11 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2023.10.26.08:43:11 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1698298991630 ""}
{ "Info" "" "" "2023.10.26.08:43:11 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2023.10.26.08:43:11 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1698298991878 ""}
{ "Info" "" "" "2023.10.26.08:43:11 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2023.10.26.08:43:11 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1698298991878 ""}
{ "Info" "" "" "2023.10.26.08:43:11 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2023.10.26.08:43:11 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1698298991878 ""}
{ "Info" "" "" "2023.10.26.08:43:11 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2023.10.26.08:43:11 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1698298991879 ""}
{ "Warning" "" "" "2023.10.26.08:43:12 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2023.10.26.08:43:12 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1698298992077 ""}
{ "Warning" "" "" "2023.10.26.08:43:12 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2023.10.26.08:43:12 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1698298992077 ""}
{ "Warning" "" "" "2023.10.26.08:43:12 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2023.10.26.08:43:12 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1698298992079 ""}
{ "Warning" "" "" "2023.10.26.08:43:12 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2023.10.26.08:43:12 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1698298992080 ""}
{ "Info" "" "" "2023.10.26.08:43:14 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2023.10.26.08:43:14 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1698298994799 ""}
{ "Info" "" "" "2023.10.26.08:43:14 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2023.10.26.08:43:14 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1698298994805 ""}
{ "Info" "  ]" "" "2023.10.26.08:43:14 Info: button_pio:   Generation command is \[exec /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt9656_429547312955288724.dir/0003_button_pio_gen/ --quartus_dir=/home/petro/Projects/intelFPGA_lite/22.1std/quartus --verilog --config=/tmp/alt9656_429547312955288724.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9656_429547312955288724.dir/0003_button_pio_gen" {  } {  } 0 0 "2023.10.26.08:43:14 Info: button_pio:   Generation command is \[exec /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt9656_429547312955288724.dir/0003_button_pio_gen/ --quartus_dir=/home/petro/Projects/intelFPGA_lite/22.1std/quartus --verilog --config=/tmp/alt9656_429547312955288724.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9656_429547312955288724.dir/0003_button_pio_gen" 0 0 "Shell" 0 -1 1698298994806 ""}
{ "Info" "" "" "2023.10.26.08:43:14 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2023.10.26.08:43:14 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1698298994993 ""}
{ "Info" "" "" "2023.10.26.08:43:14 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2023.10.26.08:43:14 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1698298994994 ""}
{ "Info" "" "" "2023.10.26.08:43:14 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2023.10.26.08:43:14 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1698298994999 ""}
{ "Info" "  ]" "" "2023.10.26.08:43:14 Info: dipsw_pio:   Generation command is \[exec /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt9656_429547312955288724.dir/0004_dipsw_pio_gen/ --quartus_dir=/home/petro/Projects/intelFPGA_lite/22.1std/quartus --verilog --config=/tmp/alt9656_429547312955288724.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9656_429547312955288724.dir/0004_dipsw_pio_gen" {  } {  } 0 0 "2023.10.26.08:43:14 Info: dipsw_pio:   Generation command is \[exec /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt9656_429547312955288724.dir/0004_dipsw_pio_gen/ --quartus_dir=/home/petro/Projects/intelFPGA_lite/22.1std/quartus --verilog --config=/tmp/alt9656_429547312955288724.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9656_429547312955288724.dir/0004_dipsw_pio_gen" 0 0 "Shell" 0 -1 1698298994999 ""}
{ "Info" "" "" "2023.10.26.08:43:15 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2023.10.26.08:43:15 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1698298995143 ""}
{ "Info" "" "" "2023.10.26.08:43:15 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2023.10.26.08:43:15 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1698298995144 ""}
{ "Info" "" "" "2023.10.26.08:43:15 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2023.10.26.08:43:15 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1698298995215 ""}
{ "Info" "" "" "2023.10.26.08:43:15 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2023.10.26.08:43:15 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1698298995216 ""}
{ "Info" "" "" "2023.10.26.08:43:15 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2023.10.26.08:43:15 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1698298995753 ""}
{ "Info" "" "" "2023.10.26.08:43:16 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.10.26.08:43:16 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1698298996156 ""}
{ "Info" "" "" "2023.10.26.08:43:16 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2023.10.26.08:43:16 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1698298996939 ""}
{ "Info" "" "" "2023.10.26.08:43:16 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2023.10.26.08:43:16 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1698298996948 ""}
{ "Info" "  ]" "" "2023.10.26.08:43:16 Info: jtag_uart:   Generation command is \[exec /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt9656_429547312955288724.dir/0005_jtag_uart_gen/ --quartus_dir=/home/petro/Projects/intelFPGA_lite/22.1std/quartus --verilog --config=/tmp/alt9656_429547312955288724.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9656_429547312955288724.dir/0005_jtag_uart_gen" {  } {  } 0 0 "2023.10.26.08:43:16 Info: jtag_uart:   Generation command is \[exec /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt9656_429547312955288724.dir/0005_jtag_uart_gen/ --quartus_dir=/home/petro/Projects/intelFPGA_lite/22.1std/quartus --verilog --config=/tmp/alt9656_429547312955288724.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9656_429547312955288724.dir/0005_jtag_uart_gen" 0 0 "Shell" 0 -1 1698298996948 ""}
{ "Info" "" "" "2023.10.26.08:43:17 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2023.10.26.08:43:17 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1698298997110 ""}
{ "Info" "" "" "2023.10.26.08:43:17 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2023.10.26.08:43:17 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1698298997111 ""}
{ "Info" "" "" "2023.10.26.08:43:17 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2023.10.26.08:43:17 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1698298997114 ""}
{ "Info" "  ]" "" "2023.10.26.08:43:17 Info: led_pio:   Generation command is \[exec /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt9656_429547312955288724.dir/0006_led_pio_gen/ --quartus_dir=/home/petro/Projects/intelFPGA_lite/22.1std/quartus --verilog --config=/tmp/alt9656_429547312955288724.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9656_429547312955288724.dir/0006_led_pio_gen" {  } {  } 0 0 "2023.10.26.08:43:17 Info: led_pio:   Generation command is \[exec /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt9656_429547312955288724.dir/0006_led_pio_gen/ --quartus_dir=/home/petro/Projects/intelFPGA_lite/22.1std/quartus --verilog --config=/tmp/alt9656_429547312955288724.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9656_429547312955288724.dir/0006_led_pio_gen" 0 0 "Shell" 0 -1 1698298997115 ""}
{ "Info" "" "" "2023.10.26.08:43:17 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2023.10.26.08:43:17 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1698298997228 ""}
{ "Info" "" "" "2023.10.26.08:43:17 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2023.10.26.08:43:17 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1698298997228 ""}
{ "Info" "" "" "2023.10.26.08:43:17 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2023.10.26.08:43:17 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1698298997235 ""}
{ "Info" "" "" "2023.10.26.08:43:17 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2023.10.26.08:43:17 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1698298997242 ""}
{ "Info" "" "" "2023.10.26.08:43:17 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.10.26.08:43:17 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1698298997372 ""}
{ "Info" "" "" "2023.10.26.08:43:17 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2023.10.26.08:43:17 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1698298997472 ""}
{ "Info" "" "" "2023.10.26.08:43:17 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.10.26.08:43:17 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1698298997878 ""}
{ "Info" "" "" "2023.10.26.08:43:17 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.10.26.08:43:17 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1698298997921 ""}
{ "Info" "" "" "2023.10.26.08:43:17 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.10.26.08:43:17 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1698298997967 ""}
{ "Info" "" "" "2023.10.26.08:43:18 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.10.26.08:43:18 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1698298998017 ""}
{ "Info" "" "" "2023.10.26.08:43:18 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.10.26.08:43:18 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1698298998054 ""}
{ "Info" "" "" "2023.10.26.08:43:18 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.10.26.08:43:18 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1698298998094 ""}
{ "Info" "" "" "2023.10.26.08:43:18 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2023.10.26.08:43:18 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1698298998444 ""}
{ "Info" "" "" "2023.10.26.08:43:18 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2023.10.26.08:43:18 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1698298998588 ""}
{ "Info" "" "" "2023.10.26.08:43:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.10.26.08:43:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1698298998724 ""}
{ "Info" "" "" "2023.10.26.08:43:18 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2023.10.26.08:43:18 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1698298998826 ""}
{ "Info" "" "" "2023.10.26.08:43:18 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2023.10.26.08:43:18 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1698298998835 ""}
{ "Info" "" "" "2023.10.26.08:43:18 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2023.10.26.08:43:18 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1698298998838 ""}
{ "Info" "" "" "2023.10.26.08:43:18 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2023.10.26.08:43:18 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1698298998841 ""}
{ "Info" "" "" "2023.10.26.08:43:18 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2023.10.26.08:43:18 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1698298998846 ""}
{ "Info" "" "" "2023.10.26.08:43:18 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2023.10.26.08:43:18 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1698298998852 ""}
{ "Info" "" "" "2023.10.26.08:43:18 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2023.10.26.08:43:18 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1698298998861 ""}
{ "Info" "" "" "2023.10.26.08:43:18 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2023.10.26.08:43:18 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1698298998863 ""}
{ "Info" "" "" "2023.10.26.08:43:18 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2023.10.26.08:43:18 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1698298998864 ""}
{ "Info" "" "" "2023.10.26.08:43:18 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2023.10.26.08:43:18 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1698298998865 ""}
{ "Info" "" "" "2023.10.26.08:43:18 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2023.10.26.08:43:18 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1698298998867 ""}
{ "Info" "" "" "2023.10.26.08:43:18 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2023.10.26.08:43:18 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1698298998872 ""}
{ "Info" "" "" "2023.10.26.08:43:18 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2023.10.26.08:43:18 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1698298998874 ""}
{ "Error" "hps_sequencer_mem.hex" "" "2023.10.26.08:43:41 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: add_fileset_file: No such file /tmp/alt9656_3056835578161541886.dir/0006_s0_gen" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: add_fileset_file: No such file /tmp/alt9656_3056835578161541886.dir/0006_s0_gen" 0 0 "Shell" 0 -1 1698299021740 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 10 or more modules remaining" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 10 or more modules remaining" 0 0 "Shell" 0 -1 1698299021740 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: Execution of script generate_hps_sdram.tcl failed" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: Execution of script generate_hps_sdram.tcl failed" 0 0 "Shell" 0 -1 1698299021741 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:19 Info:" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:19 Info:" 0 0 "Shell" 0 -1 1698299021741 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: ********************************************************************************************************************" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: ********************************************************************************************************************" 0 0 "Shell" 0 -1 1698299021741 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces:" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1698299021741 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: Use qsys-generate for a simpler command-line interface for generating IP." {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: Use qsys-generate for a simpler command-line interface for generating IP." 0 0 "Shell" 0 -1 1698299021742 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces:" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1698299021742 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." 0 0 "Shell" 0 -1 1698299021742 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces:" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1698299021742 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: ********************************************************************************************************************" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: ********************************************************************************************************************" 0 0 "Shell" 0 -1 1698299021743 ""}
{ "Warning" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:22 Warning: Ignored parameter assignment device=5CSEBA6U23I7" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:22 Warning: Ignored parameter assignment device=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1698299021743 ""}
{ "Warning" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:22 Warning: Ignored parameter assignment extended_family_support=true" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:22 Warning: Ignored parameter assignment extended_family_support=true" 0 0 "Shell" 0 -1 1698299021743 ""}
{ "Warning" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" 0 0 "Shell" 0 -1 1698299021743 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Info: hps_sdram.pll_ref_clk: Elaborate: altera_clock_source" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Info: hps_sdram.pll_ref_clk: Elaborate: altera_clock_source" 0 0 "Shell" 0 -1 1698299021743 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Info: hps_sdram.pll_ref_clk:            \$Revision: #1 \$" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Info: hps_sdram.pll_ref_clk:            \$Revision: #1 \$" 0 0 "Shell" 0 -1 1698299021744 ""}
{ "Error" "27 $" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Info: hps_sdram.pll_ref_clk:            \$Date: 2021/10" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Info: hps_sdram.pll_ref_clk:            \$Date: 2021/10" 0 0 "Shell" 0 -1 1698299021744 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Info: hps_sdram.global_reset: Elaborate: altera_reset_source" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Info: hps_sdram.global_reset: Elaborate: altera_reset_source" 0 0 "Shell" 0 -1 1698299021744 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Info: hps_sdram.global_reset:            \$Revision: #1 \$" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Info: hps_sdram.global_reset:            \$Revision: #1 \$" 0 0 "Shell" 0 -1 1698299021744 ""}
{ "Error" "27 $" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Info: hps_sdram.global_reset:            \$Date: 2021/10" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Info: hps_sdram.global_reset:            \$Date: 2021/10" 0 0 "Shell" 0 -1 1698299021744 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Info: hps_sdram.global_reset: Reset is negatively asserted." {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Info: hps_sdram.global_reset: Reset is negatively asserted." 0 0 "Shell" 0 -1 1698299021745 ""}
{ "Warning" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Warning: hps_sdram.p0: p0.oct_sharing must be exported, or connected to a matching conduit." {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Warning: hps_sdram.p0: p0.oct_sharing must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1698299021745 ""}
{ "Warning" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Warning: hps_sdram.p0: p0.io_int must be exported, or connected to a matching conduit." {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Warning: hps_sdram.p0: p0.io_int must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1698299021745 ""}
{ "Warning" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Warning: hps_sdram.sequencer_mem: sequencer_mem.clken1 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Warning: hps_sdram.sequencer_mem: sequencer_mem.clken1 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1698299021745 ""}
{ "Warning" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Warning: hps_sdram.oct: oct.oct must be exported, or connected to a matching conduit." {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Warning: hps_sdram.oct: oct.oct must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1698299021746 ""}
{ "Warning" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Warning: hps_sdram.oct: oct.oct_sharing must be exported, or connected to a matching conduit." {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Warning: hps_sdram.oct: oct.oct_sharing must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1698299021746 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Info: hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for SIM_VERILOG" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:27 Info: hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1698299021746 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:29 Info: Interconnect is inserted between master s0.mmr_avl and slave c0.csr because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:29 Info: Interconnect is inserted between master s0.mmr_avl and slave c0.csr because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1698299021746 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:30 Info: pll_ref_clk: \"hps_sdram\" instantiated altera_avalon_clock_source \"pll_ref_clk\"" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:30 Info: pll_ref_clk: \"hps_sdram\" instantiated altera_avalon_clock_source \"pll_ref_clk\"" 0 0 "Shell" 0 -1 1698299021747 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:30 Info: global_reset: \"hps_sdram\" instantiated altera_avalon_reset_source \"global_reset\"" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:30 Info: global_reset: \"hps_sdram\" instantiated altera_avalon_reset_source \"global_reset\"" 0 0 "Shell" 0 -1 1698299021747 ""}
{ "Error" "verbosity_pkg.sv" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:30 Info: Reusing file /tmp/alt9656_429547312955288724.dir/0021_fpga_interfaces_gen/submodules" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:30 Info: Reusing file /tmp/alt9656_429547312955288724.dir/0021_fpga_interfaces_gen/submodules" 0 0 "Shell" 0 -1 1698299021747 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:31 Info: pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:31 Info: pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" 0 0 "Shell" 0 -1 1698299021747 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:31 Info: p0: Generating clock pair generator" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:31 Info: p0: Generating clock pair generator" 0 0 "Shell" 0 -1 1698299021747 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:31 Info: p0: Generating hps_sdram_p0_altdqdqs" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:31 Info: p0: Generating hps_sdram_p0_altdqdqs" 0 0 "Shell" 0 -1 1698299021748 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:35 Info: p0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:35 Info: p0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" 0 0 "Shell" 0 -1 1698299021748 ""}
{ "Error" "hps_sequencer_mem.hex" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:41 Error: s0: add_fileset_file: No such file /tmp/alt9656_3056835578161541886.dir/0006_s0_gen" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:41 Error: s0: add_fileset_file: No such file /tmp/alt9656_3056835578161541886.dir/0006_s0_gen" 0 0 "Shell" 0 -1 1698299021748 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: while executing" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: while executing" 0 0 "Shell" 0 -1 1698299021748 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" 0 0 "Shell" 0 -1 1698299021749 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: (\"foreach\" body line 4)" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: (\"foreach\" body line 4)" 0 0 "Shell" 0 -1 1698299021749 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1698299021749 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: \"foreach file_pathname \$return_files_sw \{" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: \"foreach file_pathname \$return_files_sw \{" 0 0 "Shell" 0 -1 1698299021749 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces:         _dprint 1 \"Preparing to add \$file_pathname\"" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces:         _dprint 1 \"Preparing to add \$file_pathname\"" 0 0 "Shell" 0 -1 1698299021749 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces:         set file_name \[file tail \$file_pathname\]" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces:         set file_name \[file tail \$file_pathname\]" 0 0 "Shell" 0 -1 1698299021750 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces:         add_fileset_file \$...\"" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces:         add_fileset_file \$...\"" 0 0 "Shell" 0 -1 1698299021750 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: (procedure \"generate_sw\" line 18)" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: (procedure \"generate_sw\" line 18)" 0 0 "Shell" 0 -1 1698299021750 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1698299021750 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: \"generate_sw \$name \$fileset\"" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: \"generate_sw \$name \$fileset\"" 0 0 "Shell" 0 -1 1698299021751 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: (procedure \"generate_files\" line 37)" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: (procedure \"generate_files\" line 37)" 0 0 "Shell" 0 -1 1698299021751 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1698299021751 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: \"generate_files \$name SIM_VERILOG\"" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: \"generate_files \$name SIM_VERILOG\"" 0 0 "Shell" 0 -1 1698299021751 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: (procedure \"generate_verilog_sim\" line 3)" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: (procedure \"generate_verilog_sim\" line 3)" 0 0 "Shell" 0 -1 1698299021751 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1698299021752 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: \"generate_verilog_sim altera_mem_if_hhp_qseq_top\"" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: \"generate_verilog_sim altera_mem_if_hhp_qseq_top\"" 0 0 "Shell" 0 -1 1698299021752 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:41 Info: s0: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"s0\"" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:41 Info: s0: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"s0\"" 0 0 "Shell" 0 -1 1698299021752 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:41 Error: Generation stopped, 10 or more modules remaining" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:41 Error: Generation stopped, 10 or more modules remaining" 0 0 "Shell" 0 -1 1698299021752 ""}
{ "Error" "" "" "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:41 Info: hps_sdram: Done \"hps_sdram\" with 16 modules, 61 files" {  } {  } 0 0 "2023.10.26.08:43:41 Error: fpga_interfaces: 2023.10.26.08:43:41 Info: hps_sdram: Done \"hps_sdram\" with 16 modules, 61 files" 0 0 "Shell" 0 -1 1698299021752 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2023.10.26.08:43:42 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1698299022110 ""}
{ "Error" "" "" "2023.10.26.08:43:42 Error: Generation stopped, 102 or more modules remaining" {  } {  } 0 0 "2023.10.26.08:43:42 Error: Generation stopped, 102 or more modules remaining" 0 0 "Shell" 0 -1 1698299022121 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: soc_system: Done \"soc_system\" with 62 modules, 114 files" {  } {  } 0 0 "2023.10.26.08:43:42 Info: soc_system: Done \"soc_system\" with 62 modules, 114 files" 0 0 "Shell" 0 -1 1698299022122 ""}
{ "Error" "" "" "2023.10.26.08:43:42 Error: qsys-generate failed with exit code 1: 57 Errors, 4 Warnings" {  } {  } 0 0 "2023.10.26.08:43:42 Error: qsys-generate failed with exit code 1: 57 Errors, 4 Warnings" 0 0 "Shell" 0 -1 1698299022150 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Finished: Create simulation model" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1698299022150 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2023.10.26.08:43:42 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1698299022150 ""}
{ "Info" " --use-relative-paths=true" "" "2023.10.26.08:43:42 Info: sim-script-gen --spd=/home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/soc_system.spd --output-directory=/home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/simulation" {  } {  } 0 0 "2023.10.26.08:43:42 Info: sim-script-gen --spd=/home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/soc_system.spd --output-directory=/home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/simulation" 0 0 "Shell" 0 -1 1698299022151 ""}
{ "Info" " --use-relative-paths=true" "" "2023.10.26.08:43:42 Info: Doing: ip-make-simscript --spd=/home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/soc_system.spd --output-directory=/home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/simulation" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Doing: ip-make-simscript --spd=/home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/soc_system.spd --output-directory=/home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/simulation" 0 0 "Shell" 0 -1 1698299022154 ""}
{ "Info" " directory:" "" "2023.10.26.08:43:42 Info: Generating the following file(s) for MODELSIM simulator in /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/simulation" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Generating the following file(s) for MODELSIM simulator in /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/simulation" 0 0 "Shell" 0 -1 1698299022819 ""}
{ "Info" "msim_setup.tcl" "" "2023.10.26.08:43:42 Info:     mentor" {  } {  } 0 0 "2023.10.26.08:43:42 Info:     mentor" 0 0 "Shell" 0 -1 1698299022820 ""}
{ "Info" " directory:" "" "2023.10.26.08:43:42 Info: Generating the following file(s) for VCSMX simulator in /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/simulation" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Generating the following file(s) for VCSMX simulator in /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/simulation" 0 0 "Shell" 0 -1 1698299022828 ""}
{ "Info" "synopsys_sim.setup" "" "2023.10.26.08:43:42 Info:     synopsys/vcsmx" {  } {  } 0 0 "2023.10.26.08:43:42 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1698299022828 ""}
{ "Info" "vcsmx_setup.sh" "" "2023.10.26.08:43:42 Info:     synopsys/vcsmx" {  } {  } 0 0 "2023.10.26.08:43:42 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1698299022828 ""}
{ "Info" " directory:" "" "2023.10.26.08:43:42 Info: Generating the following file(s) for XCELIUM simulator in /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/simulation" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Generating the following file(s) for XCELIUM simulator in /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/simulation" 0 0 "Shell" 0 -1 1698299022847 ""}
{ "Info" "cds.lib" "" "2023.10.26.08:43:42 Info:     xcelium" {  } {  } 0 0 "2023.10.26.08:43:42 Info:     xcelium" 0 0 "Shell" 0 -1 1698299022848 ""}
{ "Info" "hdl.var" "" "2023.10.26.08:43:42 Info:     xcelium" {  } {  } 0 0 "2023.10.26.08:43:42 Info:     xcelium" 0 0 "Shell" 0 -1 1698299022856 ""}
{ "Info" "xcelium_setup.sh" "" "2023.10.26.08:43:42 Info:     xcelium" {  } {  } 0 0 "2023.10.26.08:43:42 Info:     xcelium" 0 0 "Shell" 0 -1 1698299022856 ""}
{ "Info" " directory" "" "2023.10.26.08:43:42 Info:     27 .cds.lib files in xcelium/cds_libs" {  } {  } 0 0 "2023.10.26.08:43:42 Info:     27 .cds.lib files in xcelium/cds_libs" 0 0 "Shell" 0 -1 1698299022856 ""}
{ "Info" " directory:" "" "2023.10.26.08:43:42 Info: Generating the following file(s) for VCS simulator in /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/simulation" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Generating the following file(s) for VCS simulator in /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/simulation" 0 0 "Shell" 0 -1 1698299022859 ""}
{ "Info" "vcs_setup.sh" "" "2023.10.26.08:43:42 Info:     synopsys/vcs" {  } {  } 0 0 "2023.10.26.08:43:42 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1698299022859 ""}
{ "Info" " directory:" "" "2023.10.26.08:43:42 Info: Generating the following file(s) for RIVIERA simulator in /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/simulation" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Generating the following file(s) for RIVIERA simulator in /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/simulation" 0 0 "Shell" 0 -1 1698299022864 ""}
{ "Info" "rivierapro_setup.tcl" "" "2023.10.26.08:43:42 Info:     aldec" {  } {  } 0 0 "2023.10.26.08:43:42 Info:     aldec" 0 0 "Shell" 0 -1 1698299022865 ""}
{ "Info" "." "" "2023.10.26.08:43:42 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/simulation" {  } {  } 0 0 "2023.10.26.08:43:42 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/simulation" 0 0 "Shell" 0 -1 1698299022865 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2023.10.26.08:43:42 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1698299022865 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2023.10.26.08:43:42 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1698299022865 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1698299022865 ""}
{ "Info" "soc_system --family="Cyclone V" --part=5CSEBA6U23I7" "" "2023.10.26.08:43:42 Info: qsys-generate /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system.qsys --block-symbol-file --output-directory=/home/petro/Projects/edu/poc/de10nano/projects/de10nano_template" {  } {  } 0 0 "2023.10.26.08:43:42 Info: qsys-generate /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system.qsys --block-symbol-file --output-directory=/home/petro/Projects/edu/poc/de10nano/projects/de10nano_template" 0 0 "Shell" 0 -1 1698299022865 ""}
{ "Info" "soc_system.qsys" "" "2023.10.26.08:43:42 Info: Loading de10nano_template" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Loading de10nano_template" 0 0 "Shell" 0 -1 1698299022867 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Reading input file" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Reading input file" 0 0 "Shell" 0 -1 1698299022879 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Adding ILC \[interrupt_latency_counter 22.1\]" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Adding ILC \[interrupt_latency_counter 22.1\]" 0 0 "Shell" 0 -1 1698299022881 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Parameterizing module ILC" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1698299022881 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Adding button_pio \[altera_avalon_pio 22.1\]" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Adding button_pio \[altera_avalon_pio 22.1\]" 0 0 "Shell" 0 -1 1698299022881 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Parameterizing module button_pio" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1698299022881 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Adding clk_0 \[clock_source 22.1\]" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Adding clk_0 \[clock_source 22.1\]" 0 0 "Shell" 0 -1 1698299022882 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Parameterizing module clk_0" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1698299022882 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Adding dipsw_pio \[altera_avalon_pio 22.1\]" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Adding dipsw_pio \[altera_avalon_pio 22.1\]" 0 0 "Shell" 0 -1 1698299022882 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1698299022882 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 22.1\]" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 22.1\]" 0 0 "Shell" 0 -1 1698299022883 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1698299022883 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Adding fpga_only_master \[altera_jtag_avalon_master 22.1\]" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Adding fpga_only_master \[altera_jtag_avalon_master 22.1\]" 0 0 "Shell" 0 -1 1698299022883 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1698299022883 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Adding hps_0 \[altera_hps 22.1\]" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Adding hps_0 \[altera_hps 22.1\]" 0 0 "Shell" 0 -1 1698299022884 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Parameterizing module hps_0" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1698299022886 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Adding hps_only_master \[altera_jtag_avalon_master 22.1\]" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Adding hps_only_master \[altera_jtag_avalon_master 22.1\]" 0 0 "Shell" 0 -1 1698299022890 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1698299022890 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Adding jtag_uart \[altera_avalon_jtag_uart 22.1\]" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Adding jtag_uart \[altera_avalon_jtag_uart 22.1\]" 0 0 "Shell" 0 -1 1698299022890 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1698299022890 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Adding led_pio \[altera_avalon_pio 22.1\]" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Adding led_pio \[altera_avalon_pio 22.1\]" 0 0 "Shell" 0 -1 1698299022891 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Parameterizing module led_pio" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1698299022891 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 22.1\]" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 22.1\]" 0 0 "Shell" 0 -1 1698299022891 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1698299022891 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 22.1\]" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 22.1\]" 0 0 "Shell" 0 -1 1698299022892 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1698299022892 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Building connections" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Building connections" 0 0 "Shell" 0 -1 1698299022892 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Parameterizing connections" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1698299022893 ""}
{ "Info" "" "" "2023.10.26.08:43:42 Info: Validating" {  } {  } 0 0 "2023.10.26.08:43:42 Info: Validating" 0 0 "Shell" 0 -1 1698299022894 ""}
{ "Info" "" "" "2023.10.26.08:43:48 Info: Done reading input file" {  } {  } 0 0 "2023.10.26.08:43:48 Info: Done reading input file" 0 0 "Shell" 0 -1 1698299028247 ""}
{ "Info" "" "" "2023.10.26.08:43:49 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.10.26.08:43:49 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1698299029742 ""}
{ "Info" "" "" "2023.10.26.08:43:49 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.10.26.08:43:49 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1698299029742 ""}
{ "Info" "" "" "2023.10.26.08:43:49 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2023.10.26.08:43:49 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1698299029742 ""}
{ "Info" "" "" "2023.10.26.08:43:49 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.10.26.08:43:49 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1698299029742 ""}
{ "Info" "" "" "2023.10.26.08:43:49 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2023.10.26.08:43:49 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1698299029744 ""}
{ "Info" "" "" "2023.10.26.08:43:49 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2023.10.26.08:43:49 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1698299029744 ""}
{ "Info" "" "" "2023.10.26.08:43:49 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2023.10.26.08:43:49 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1698299029744 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: qsys-generate succeeded." {  } {  } 0 0 "2023.10.26.08:43:50 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1698299030182 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1698299030182 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info:" {  } {  } 0 0 "2023.10.26.08:43:50 Info:" 0 0 "Shell" 0 -1 1698299030182 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1698299030183 ""}
{ "Info" "synthesis --family="Cyclone V" --part=5CSEBA6U23I7" "" "2023.10.26.08:43:50 Info: qsys-generate /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system.qsys --synthesis=VERILOG --output-directory=/home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system" {  } {  } 0 0 "2023.10.26.08:43:50 Info: qsys-generate /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system.qsys --synthesis=VERILOG --output-directory=/home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system" 0 0 "Shell" 0 -1 1698299030183 ""}
{ "Info" "soc_system.qsys" "" "2023.10.26.08:43:50 Info: Loading de10nano_template" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Loading de10nano_template" 0 0 "Shell" 0 -1 1698299030186 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Reading input file" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Reading input file" 0 0 "Shell" 0 -1 1698299030195 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Adding ILC \[interrupt_latency_counter 22.1\]" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Adding ILC \[interrupt_latency_counter 22.1\]" 0 0 "Shell" 0 -1 1698299030197 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Parameterizing module ILC" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1698299030197 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Adding button_pio \[altera_avalon_pio 22.1\]" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Adding button_pio \[altera_avalon_pio 22.1\]" 0 0 "Shell" 0 -1 1698299030197 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Parameterizing module button_pio" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1698299030197 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Adding clk_0 \[clock_source 22.1\]" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Adding clk_0 \[clock_source 22.1\]" 0 0 "Shell" 0 -1 1698299030198 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Parameterizing module clk_0" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1698299030198 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Adding dipsw_pio \[altera_avalon_pio 22.1\]" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Adding dipsw_pio \[altera_avalon_pio 22.1\]" 0 0 "Shell" 0 -1 1698299030198 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1698299030198 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 22.1\]" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 22.1\]" 0 0 "Shell" 0 -1 1698299030198 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1698299030199 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Adding fpga_only_master \[altera_jtag_avalon_master 22.1\]" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Adding fpga_only_master \[altera_jtag_avalon_master 22.1\]" 0 0 "Shell" 0 -1 1698299030199 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1698299030199 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Adding hps_0 \[altera_hps 22.1\]" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Adding hps_0 \[altera_hps 22.1\]" 0 0 "Shell" 0 -1 1698299030199 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Parameterizing module hps_0" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1698299030201 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Adding hps_only_master \[altera_jtag_avalon_master 22.1\]" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Adding hps_only_master \[altera_jtag_avalon_master 22.1\]" 0 0 "Shell" 0 -1 1698299030205 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1698299030205 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Adding jtag_uart \[altera_avalon_jtag_uart 22.1\]" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Adding jtag_uart \[altera_avalon_jtag_uart 22.1\]" 0 0 "Shell" 0 -1 1698299030205 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1698299030205 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Adding led_pio \[altera_avalon_pio 22.1\]" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Adding led_pio \[altera_avalon_pio 22.1\]" 0 0 "Shell" 0 -1 1698299030205 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Parameterizing module led_pio" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1698299030206 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 22.1\]" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 22.1\]" 0 0 "Shell" 0 -1 1698299030206 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1698299030206 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 22.1\]" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 22.1\]" 0 0 "Shell" 0 -1 1698299030206 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1698299030207 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Building connections" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Building connections" 0 0 "Shell" 0 -1 1698299030207 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Parameterizing connections" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1698299030208 ""}
{ "Info" "" "" "2023.10.26.08:43:50 Info: Validating" {  } {  } 0 0 "2023.10.26.08:43:50 Info: Validating" 0 0 "Shell" 0 -1 1698299030209 ""}
{ "Info" "" "" "2023.10.26.08:43:55 Info: Done reading input file" {  } {  } 0 0 "2023.10.26.08:43:55 Info: Done reading input file" 0 0 "Shell" 0 -1 1698299035494 ""}
{ "Info" "" "" "2023.10.26.08:43:56 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.10.26.08:43:56 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1698299036993 ""}
{ "Info" "" "" "2023.10.26.08:43:56 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.10.26.08:43:56 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1698299036993 ""}
{ "Info" "" "" "2023.10.26.08:43:56 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2023.10.26.08:43:56 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1698299036993 ""}
{ "Info" "" "" "2023.10.26.08:43:56 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.10.26.08:43:56 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1698299036993 ""}
{ "Info" "" "" "2023.10.26.08:43:56 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2023.10.26.08:43:56 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1698299036995 ""}
{ "Info" "" "" "2023.10.26.08:43:56 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2023.10.26.08:43:56 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1698299036996 ""}
{ "Info" "" "" "2023.10.26.08:43:56 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2023.10.26.08:43:56 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1698299036996 ""}
{ "Info" "" "" "2023.10.26.08:44:18 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2023.10.26.08:44:18 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1698299058125 ""}
{ "Info" "" "" "2023.10.26.08:44:19 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2023.10.26.08:44:19 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1698299059851 ""}
{ "Info" "" "" "2023.10.26.08:44:20 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2023.10.26.08:44:20 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1698299060655 ""}
{ "Info" "" "" "2023.10.26.08:44:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2023.10.26.08:44:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1698299060818 ""}
{ "Info" "" "" "2023.10.26.08:44:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2023.10.26.08:44:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1698299060818 ""}
{ "Info" "" "" "2023.10.26.08:44:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2023.10.26.08:44:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1698299060818 ""}
{ "Info" "" "" "2023.10.26.08:44:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2023.10.26.08:44:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1698299060818 ""}
{ "Warning" "" "" "2023.10.26.08:44:20 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2023.10.26.08:44:20 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1698299060974 ""}
{ "Warning" "" "" "2023.10.26.08:44:20 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2023.10.26.08:44:20 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1698299060974 ""}
{ "Warning" "" "" "2023.10.26.08:44:20 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2023.10.26.08:44:20 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1698299060975 ""}
{ "Warning" "" "" "2023.10.26.08:44:20 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2023.10.26.08:44:20 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1698299060975 ""}
{ "Info" "" "" "2023.10.26.08:44:23 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2023.10.26.08:44:23 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1698299063404 ""}
{ "Info" "" "" "2023.10.26.08:44:23 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2023.10.26.08:44:23 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1698299063434 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2023.10.26.08:44:23 Info: button_pio:   Generation command is \[exec /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt9656_429547312955288724.dir/0024_button_pio_gen/ --quartus_dir=/home/petro/Projects/intelFPGA_lite/22.1std/quartus --verilog --config=/tmp/alt9656_429547312955288724.dir/0024_button_pio_gen/" {  } {  } 0 0 "2023.10.26.08:44:23 Info: button_pio:   Generation command is \[exec /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt9656_429547312955288724.dir/0024_button_pio_gen/ --quartus_dir=/home/petro/Projects/intelFPGA_lite/22.1std/quartus --verilog --config=/tmp/alt9656_429547312955288724.dir/0024_button_pio_gen/" 0 0 "Shell" 0 -1 1698299063434 ""}
{ "Info" "" "" "2023.10.26.08:44:23 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2023.10.26.08:44:23 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1698299063564 ""}
{ "Info" "" "" "2023.10.26.08:44:23 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2023.10.26.08:44:23 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1698299063565 ""}
{ "Info" "" "" "2023.10.26.08:44:23 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2023.10.26.08:44:23 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1698299063572 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2023.10.26.08:44:23 Info: dipsw_pio:   Generation command is \[exec /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt9656_429547312955288724.dir/0025_dipsw_pio_gen/ --quartus_dir=/home/petro/Projects/intelFPGA_lite/22.1std/quartus --verilog --config=/tmp/alt9656_429547312955288724.dir/0025_dipsw_pio_gen/" {  } {  } 0 0 "2023.10.26.08:44:23 Info: dipsw_pio:   Generation command is \[exec /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt9656_429547312955288724.dir/0025_dipsw_pio_gen/ --quartus_dir=/home/petro/Projects/intelFPGA_lite/22.1std/quartus --verilog --config=/tmp/alt9656_429547312955288724.dir/0025_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1698299063573 ""}
{ "Info" "" "" "2023.10.26.08:44:23 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2023.10.26.08:44:23 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1698299063718 ""}
{ "Info" "" "" "2023.10.26.08:44:23 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2023.10.26.08:44:23 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1698299063718 ""}
{ "Info" "" "" "2023.10.26.08:44:23 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2023.10.26.08:44:23 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1698299063774 ""}
{ "Info" "" "" "2023.10.26.08:44:23 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2023.10.26.08:44:23 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1698299063775 ""}
{ "Info" "" "" "2023.10.26.08:44:24 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2023.10.26.08:44:24 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1698299064325 ""}
{ "Info" "" "" "2023.10.26.08:44:24 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.10.26.08:44:24 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1698299064708 ""}
{ "Info" "" "" "2023.10.26.08:44:25 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2023.10.26.08:44:25 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1698299065133 ""}
{ "Info" "" "" "2023.10.26.08:44:25 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2023.10.26.08:44:25 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1698299065140 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2023.10.26.08:44:25 Info: jtag_uart:   Generation command is \[exec /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt9656_429547312955288724.dir/0026_jtag_uart_gen/ --quartus_dir=/home/petro/Projects/intelFPGA_lite/22.1std/quartus --verilog --config=/tmp/alt9656_429547312955288724.dir/0026_jtag_uart_gen/" {  } {  } 0 0 "2023.10.26.08:44:25 Info: jtag_uart:   Generation command is \[exec /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt9656_429547312955288724.dir/0026_jtag_uart_gen/ --quartus_dir=/home/petro/Projects/intelFPGA_lite/22.1std/quartus --verilog --config=/tmp/alt9656_429547312955288724.dir/0026_jtag_uart_gen/" 0 0 "Shell" 0 -1 1698299065140 ""}
{ "Info" "" "" "2023.10.26.08:44:25 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2023.10.26.08:44:25 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1698299065297 ""}
{ "Info" "" "" "2023.10.26.08:44:25 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2023.10.26.08:44:25 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1698299065298 ""}
{ "Info" "" "" "2023.10.26.08:44:25 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2023.10.26.08:44:25 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1698299065300 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2023.10.26.08:44:25 Info: led_pio:   Generation command is \[exec /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt9656_429547312955288724.dir/0027_led_pio_gen/ --quartus_dir=/home/petro/Projects/intelFPGA_lite/22.1std/quartus --verilog --config=/tmp/alt9656_429547312955288724.dir/0027_led_pio_gen/" {  } {  } 0 0 "2023.10.26.08:44:25 Info: led_pio:   Generation command is \[exec /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/petro/Projects/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt9656_429547312955288724.dir/0027_led_pio_gen/ --quartus_dir=/home/petro/Projects/intelFPGA_lite/22.1std/quartus --verilog --config=/tmp/alt9656_429547312955288724.dir/0027_led_pio_gen/" 0 0 "Shell" 0 -1 1698299065300 ""}
{ "Info" "" "" "2023.10.26.08:44:25 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2023.10.26.08:44:25 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1698299065415 ""}
{ "Info" "" "" "2023.10.26.08:44:25 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2023.10.26.08:44:25 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1698299065416 ""}
{ "Info" "" "" "2023.10.26.08:44:25 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2023.10.26.08:44:25 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1698299065417 ""}
{ "Info" "" "" "2023.10.26.08:44:25 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2023.10.26.08:44:25 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1698299065418 ""}
{ "Info" "" "" "2023.10.26.08:44:25 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.10.26.08:44:25 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1698299065501 ""}
{ "Info" "" "" "2023.10.26.08:44:25 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2023.10.26.08:44:25 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1698299065579 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.10.26.08:44:26 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1698299066023 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.10.26.08:44:26 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1698299066055 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.10.26.08:44:26 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1698299066083 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.10.26.08:44:26 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1698299066107 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.10.26.08:44:26 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1698299066132 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.10.26.08:44:26 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1698299066159 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1698299066436 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1698299066557 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.10.26.08:44:26 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1698299066674 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1698299066750 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1698299066753 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1698299066756 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1698299066758 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1698299066760 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1698299066762 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1698299066766 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1698299066767 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1698299066767 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1698299066768 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1698299066768 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1698299066770 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1698299066772 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1698299066861 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1698299066933 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1698299066935 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1698299066938 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1698299066941 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1698299066947 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1698299066951 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1698299066957 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.10.26.08:44:26 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.10.26.08:44:26 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1698299066958 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2023.10.26.08:44:26 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.10.26.08:44:26 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1698299066959 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2023.10.26.08:44:26 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.10.26.08:44:26 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1698299066959 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1698299066961 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1698299066977 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1698299066979 ""}
{ "Info" "" "" "2023.10.26.08:44:26 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.10.26.08:44:26 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1698299066988 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.10.26.08:44:26 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.10.26.08:44:26 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1698299066989 ""}
{ "Info" "" "" "2023.10.26.08:44:27 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2023.10.26.08:44:27 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1698299067010 ""}
{ "Info" "" "" "2023.10.26.08:44:27 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2023.10.26.08:44:27 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1698299067011 ""}
{ "Info" "" "" "2023.10.26.08:44:27 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2023.10.26.08:44:27 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1698299067012 ""}
{ "Info" "" "" "2023.10.26.08:44:27 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.10.26.08:44:27 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1698299067017 ""}
{ "Info" "" "" "2023.10.26.08:44:27 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2023.10.26.08:44:27 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1698299067022 ""}
{ "Info" "" "" "2023.10.26.08:44:27 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2023.10.26.08:44:27 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1698299067024 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2023.10.26.08:44:27 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.10.26.08:44:27 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1698299067025 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2023.10.26.08:44:27 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.10.26.08:44:27 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1698299067025 ""}
{ "Info" "" "" "2023.10.26.08:44:27 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.10.26.08:44:27 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1698299067028 ""}
{ "Info" "" "" "2023.10.26.08:44:27 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.10.26.08:44:27 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1698299067036 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.10.26.08:44:27 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.10.26.08:44:27 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1698299067036 ""}
{ "Info" "" "" "2023.10.26.08:44:27 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.10.26.08:44:27 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1698299067040 ""}
{ "Info" "" "" "2023.10.26.08:44:27 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.10.26.08:44:27 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1698299067051 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.10.26.08:44:27 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.10.26.08:44:27 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1698299067052 ""}
{ "Info" "" "" "2023.10.26.08:44:27 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2023.10.26.08:44:27 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1698299067054 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2023.10.26.08:44:27 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.10.26.08:44:27 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1698299067054 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2023.10.26.08:44:27 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.10.26.08:44:27 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1698299067054 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.10.26.08:44:27 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.10.26.08:44:27 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1698299067055 ""}
{ "Info" "" "" "2023.10.26.08:44:27 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.10.26.08:44:27 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1698299067060 ""}
{ "Info" "" "" "2023.10.26.08:44:27 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2023.10.26.08:44:27 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1698299067066 ""}
{ "Info" "" "" "2023.10.26.08:44:27 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.10.26.08:44:27 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1698299067069 ""}
{ "Info" "" "" "2023.10.26.08:44:27 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.10.26.08:44:27 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1698299067083 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.10.26.08:44:27 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.10.26.08:44:27 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1698299067083 ""}
{ "Info" "" "" "2023.10.26.08:44:27 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.10.26.08:44:27 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1698299067086 ""}
{ "Info" "" "" "2023.10.26.08:44:27 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.10.26.08:44:27 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1698299067095 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.10.26.08:44:27 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.10.26.08:44:27 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1698299067095 ""}
{ "Info" "" "" "2023.10.26.08:44:27 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2023.10.26.08:44:27 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1698299067097 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.10.26.08:44:27 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.10.26.08:44:27 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1698299067098 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2023.10.26.08:44:27 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.10.26.08:44:27 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1698299067098 ""}
{ "Info" "" "" "2023.10.26.08:44:27 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.10.26.08:44:27 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1698299067105 ""}
{ "Info" "" "" "2023.10.26.08:44:27 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2023.10.26.08:44:27 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1698299067110 ""}
{ "Info" "" "" "2023.10.26.08:44:27 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.10.26.08:44:27 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1698299067112 ""}
{ "Info" "" "" "2023.10.26.08:44:27 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.10.26.08:44:27 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1698299067119 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.10.26.08:44:27 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.10.26.08:44:27 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1698299067119 ""}
{ "Info" "" "" "2023.10.26.08:44:27 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.10.26.08:44:27 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1698299067126 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.10.26.08:44:27 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.10.26.08:44:27 Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/de10nano_template/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1698299067127 ""}
{ "Info" "" "" "2023.10.26.08:44:27 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2023.10.26.08:44:27 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1698299067146 ""}
{ "Info" "" "" "2023.10.26.08:44:42 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2023.10.26.08:44:42 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1698299082177 ""}
{ "Info" "" "" "2023.10.26.08:44:42 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2023.10.26.08:44:42 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1698299082187 ""}
{ "Info" "" "" "2023.10.26.08:44:42 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2023.10.26.08:44:42 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1698299082194 ""}
{ "Info" "" "" "2023.10.26.08:44:42 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" {  } {  } 0 0 "2023.10.26.08:44:42 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" 0 0 "Shell" 0 -1 1698299082194 ""}
{ "Info" "" "" "2023.10.26.08:44:43 Info: qsys-generate succeeded." {  } {  } 0 0 "2023.10.26.08:44:43 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1698299083085 ""}
{ "Info" "" "" "2023.10.26.08:44:43 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2023.10.26.08:44:43 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1698299083085 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "soc_system.BAK.qsys soc_system.qsys " "Restoring file \"soc_system.BAK.qsys\" to \"soc_system.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1698299089490 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "soc_system.qsys " "Error upgrading Platform Designer file \"soc_system.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1698299089490 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1698299089490 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1698299089490 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "soc_system.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"soc_system.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1698299090579 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1698299090584 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "/home/petro/Projects/intelFPGA_lite/22.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/petro/Projects/intelFPGA_lite/22.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1698299096361 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 53 s 16 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 53 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "615 " "Peak virtual memory: 615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698299096361 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 26 08:44:56 2023 " "Processing ended: Thu Oct 26 08:44:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698299096361 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:02:41 " "Elapsed time: 00:02:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698299096361 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:05:53 " "Total CPU time (on all processors): 00:05:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698299096361 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1698299096361 ""}
