<stg><name>crc24a_Pipeline_VITIS_LOOP_51_6</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %crc_V_96_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_96_reload

]]></Node>
<StgValue><ssdm name="crc_V_96_reload_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:2 %crc_V_147_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_147_reload

]]></Node>
<StgValue><ssdm name="crc_V_147_reload_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3 %crc_V_146_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_146_reload

]]></Node>
<StgValue><ssdm name="crc_V_146_reload_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:4 %crc_V_93_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_93_reload

]]></Node>
<StgValue><ssdm name="crc_V_93_reload_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %crc_V_145_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_145_reload

]]></Node>
<StgValue><ssdm name="crc_V_145_reload_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:6 %crc_V_144_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_144_reload

]]></Node>
<StgValue><ssdm name="crc_V_144_reload_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:7 %crc_V_143_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_143_reload

]]></Node>
<StgValue><ssdm name="crc_V_143_reload_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:8 %crc_V_142_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_142_reload

]]></Node>
<StgValue><ssdm name="crc_V_142_reload_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:9 %crc_V_141_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_141_reload

]]></Node>
<StgValue><ssdm name="crc_V_141_reload_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:10 %crc_V_87_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_87_reload

]]></Node>
<StgValue><ssdm name="crc_V_87_reload_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:11 %crc_V_86_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_86_reload

]]></Node>
<StgValue><ssdm name="crc_V_86_reload_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:12 %crc_V_140_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_140_reload

]]></Node>
<StgValue><ssdm name="crc_V_140_reload_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:13 %crc_V_139_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_139_reload

]]></Node>
<StgValue><ssdm name="crc_V_139_reload_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:14 %crc_V_83_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_83_reload

]]></Node>
<StgValue><ssdm name="crc_V_83_reload_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:15 %crc_V_82_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_82_reload

]]></Node>
<StgValue><ssdm name="crc_V_82_reload_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:16 %crc_V_138_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_138_reload

]]></Node>
<StgValue><ssdm name="crc_V_138_reload_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:17 %crc_V_80_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_80_reload

]]></Node>
<StgValue><ssdm name="crc_V_80_reload_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:18 %crc_V_79_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_79_reload

]]></Node>
<StgValue><ssdm name="crc_V_79_reload_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:19 %crc_V_137_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_137_reload

]]></Node>
<StgValue><ssdm name="crc_V_137_reload_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:20 %crc_V_136_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_136_reload

]]></Node>
<StgValue><ssdm name="crc_V_136_reload_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:21 %crc_V_76_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_76_reload

]]></Node>
<StgValue><ssdm name="crc_V_76_reload_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:22 %crc_V_75_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_75_reload

]]></Node>
<StgValue><ssdm name="crc_V_75_reload_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:23 %crc_V_74_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_74_reload

]]></Node>
<StgValue><ssdm name="crc_V_74_reload_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:24 %crc_V_73_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_73_reload

]]></Node>
<StgValue><ssdm name="crc_V_73_reload_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:25 %crc_V_135_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_135_reload

]]></Node>
<StgValue><ssdm name="crc_V_135_reload_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:26 %crc_V_71_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_71_reload

]]></Node>
<StgValue><ssdm name="crc_V_71_reload_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:27 %crc_V_70_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_70_reload

]]></Node>
<StgValue><ssdm name="crc_V_70_reload_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:28 %crc_V_69_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_69_reload

]]></Node>
<StgValue><ssdm name="crc_V_69_reload_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:29 %crc_V_68_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_68_reload

]]></Node>
<StgValue><ssdm name="crc_V_68_reload_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:30 %crc_V_67_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_67_reload

]]></Node>
<StgValue><ssdm name="crc_V_67_reload_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:31 %crc_V_66_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_66_reload

]]></Node>
<StgValue><ssdm name="crc_V_66_reload_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:32 %crc_V_65_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_65_reload

]]></Node>
<StgValue><ssdm name="crc_V_65_reload_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:33 %icmp_ln43_lcssa_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln43_lcssa

]]></Node>
<StgValue><ssdm name="icmp_ln43_lcssa_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:34 %trunc_ln3_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln3

]]></Node>
<StgValue><ssdm name="trunc_ln3_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:35 %store_ln0 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:36 %br_ln0 = br void %for.body81

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body81:0 %i_2 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body81:1 %icmp_ln51 = icmp_eq  i5 %i_2, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body81:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body81:3 %add_ln51 = add i5 %i_2, i5 1

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body81:4 %br_ln51 = br i1 %icmp_ln51, void %for.body81.split, void %for.body97.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="5">
<![CDATA[
for.body81.split:0 %zext_ln51 = zext i5 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body81.split:1 %specpipeline_ln52 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln52"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body81.split:2 %specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln51"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
<literal name="icmp_ln43_lcssa_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body81.split:3 %add_ln53 = add i5 %i_2, i5 %trunc_ln3_read

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.body81.split:4 %select_ln53 = select i1 %icmp_ln43_lcssa_read, i5 %i_2, i5 %add_ln53

]]></Node>
<StgValue><ssdm name="select_ln53"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body81.split:5 %f_V_addr = getelementptr i1 %f_V, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="f_V_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="5">
<![CDATA[
for.body81.split:6 %tmp_1 = mux i1 @_ssdm_op_Mux.ap_auto.32i1.i5, i1 %crc_V_65_reload_read, i1 %crc_V_66_reload_read, i1 %crc_V_67_reload_read, i1 %crc_V_68_reload_read, i1 %crc_V_69_reload_read, i1 %crc_V_70_reload_read, i1 %crc_V_71_reload_read, i1 %crc_V_135_reload_read, i1 %crc_V_73_reload_read, i1 %crc_V_74_reload_read, i1 %crc_V_75_reload_read, i1 %crc_V_76_reload_read, i1 %crc_V_136_reload_read, i1 %crc_V_137_reload_read, i1 %crc_V_79_reload_read, i1 %crc_V_80_reload_read, i1 %crc_V_138_reload_read, i1 %crc_V_82_reload_read, i1 %crc_V_83_reload_read, i1 %crc_V_139_reload_read, i1 %crc_V_140_reload_read, i1 %crc_V_86_reload_read, i1 %crc_V_87_reload_read, i1 %crc_V_141_reload_read, i1 %crc_V_142_reload_read, i1 %crc_V_143_reload_read, i1 %crc_V_144_reload_read, i1 %crc_V_145_reload_read, i1 %crc_V_93_reload_read, i1 %crc_V_146_reload_read, i1 %crc_V_147_reload_read, i1 %crc_V_96_reload_read, i5 %select_ln53

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
for.body81.split:7 %store_ln53 = store i1 %tmp_1, i5 %f_V_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body81.split:8 %store_ln51 = store i5 %add_ln51, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
for.body81.split:9 %br_ln51 = br void %for.body81

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0">
<![CDATA[
for.body97.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
