

================================================================
== Vivado HLS Report for 'euclidean_dist'
================================================================
* Date:           Sun Mar  1 18:39:25 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        vivado_hls_examples
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.129|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16396|  16396|  16396|  16396|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  16384|  16384|        16|          -|          -|  1024|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     26|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     753|   1326|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    196|    -|
|Register         |        -|      -|     210|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     963|   1548|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |euclidean_dist_fabkb_U1  |euclidean_dist_fabkb  |        0|      2|  205|  390|    0|
    |euclidean_dist_fmcud_U2  |euclidean_dist_fmcud  |        0|      3|  143|  321|    0|
    |euclidean_dist_fsdEe_U3  |euclidean_dist_fsdEe  |        0|      0|  405|  615|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  753| 1326|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_fu_96_p2         |     +    |      0|  0|  13|          11|           1|
    |icmp_ln8_fu_90_p2  |   icmp   |      0|  0|  13|          11|          12|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  26|          22|          13|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm         |  133|         29|    1|         29|
    |dist_0_reg_52     |    9|          2|   32|         64|
    |grp_fu_75_opcode  |   15|          3|    2|          6|
    |grp_fu_75_p0      |   15|          3|   32|         96|
    |grp_fu_75_p1      |   15|          3|   32|         96|
    |i_0_reg_64        |    9|          2|   11|         22|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  196|         42|  110|        313|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |a_load_reg_126  |  32|   0|   32|          0|
    |ap_CS_fsm       |  28|   0|   28|          0|
    |b_load_reg_131  |  32|   0|   32|          0|
    |d_reg_136       |  32|   0|   32|          0|
    |dist_0_reg_52   |  32|   0|   32|          0|
    |i_0_reg_64      |  11|   0|   11|          0|
    |i_reg_111       |  11|   0|   11|          0|
    |tmp_1_reg_142   |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           | 210|   0|  210|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------+-----+-----+------------+----------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | euclidean_dist | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | euclidean_dist | return value |
|ap_start    |  in |    1| ap_ctrl_hs | euclidean_dist | return value |
|ap_done     | out |    1| ap_ctrl_hs | euclidean_dist | return value |
|ap_idle     | out |    1| ap_ctrl_hs | euclidean_dist | return value |
|ap_ready    | out |    1| ap_ctrl_hs | euclidean_dist | return value |
|ap_return   | out |   32| ap_ctrl_hs | euclidean_dist | return value |
|a_address0  | out |   10|  ap_memory |        a       |     array    |
|a_ce0       | out |    1|  ap_memory |        a       |     array    |
|a_q0        |  in |   32|  ap_memory |        a       |     array    |
|b_address0  | out |   10|  ap_memory |        b       |     array    |
|b_ce0       | out |    1|  ap_memory |        b       |     array    |
|b_q0        |  in |   32|  ap_memory |        b       |     array    |
+------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 18 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 2 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %a) nounwind, !map !20"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %b) nounwind, !map !26"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !30"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @euclidean_dist_str) nounwind"   --->   Operation 32 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "br label %1" [vivado_hls_examples/euclidean_dist.c:8]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.12>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%dist_0 = phi float [ 0.000000e+00, %0 ], [ %dist, %2 ]"   --->   Operation 34 'phi' 'dist_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 35 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.88ns)   --->   "%icmp_ln8 = icmp eq i11 %i_0, -1024" [vivado_hls_examples/euclidean_dist.c:8]   --->   Operation 36 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.63ns)   --->   "%i = add i11 %i_0, 1" [vivado_hls_examples/euclidean_dist.c:8]   --->   Operation 38 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %3, label %2" [vivado_hls_examples/euclidean_dist.c:8]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i11 %i_0 to i64" [vivado_hls_examples/euclidean_dist.c:9]   --->   Operation 40 'zext' 'zext_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [1024 x float]* %a, i64 0, i64 %zext_ln9" [vivado_hls_examples/euclidean_dist.c:9]   --->   Operation 41 'getelementptr' 'a_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%a_load = load float* %a_addr, align 4" [vivado_hls_examples/euclidean_dist.c:9]   --->   Operation 42 'load' 'a_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [1024 x float]* %b, i64 0, i64 %zext_ln9" [vivado_hls_examples/euclidean_dist.c:9]   --->   Operation 43 'getelementptr' 'b_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%b_load = load float* %b_addr, align 4" [vivado_hls_examples/euclidean_dist.c:9]   --->   Operation 44 'load' 'b_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 45 [12/12] (8.12ns)   --->   "%tmp = call float @llvm.sqrt.f32(float %dist_0)" [vivado_hls_examples/euclidean_dist.c:12]   --->   Operation 45 'fsqrt' 'tmp' <Predicate = (icmp_ln8)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 46 [1/2] (3.25ns)   --->   "%a_load = load float* %a_addr, align 4" [vivado_hls_examples/euclidean_dist.c:9]   --->   Operation 46 'load' 'a_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 47 [1/2] (3.25ns)   --->   "%b_load = load float* %b_addr, align 4" [vivado_hls_examples/euclidean_dist.c:9]   --->   Operation 47 'load' 'b_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 48 [5/5] (7.25ns)   --->   "%d = fsub float %a_load, %b_load" [vivado_hls_examples/euclidean_dist.c:9]   --->   Operation 48 'fsub' 'd' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 49 [4/5] (7.25ns)   --->   "%d = fsub float %a_load, %b_load" [vivado_hls_examples/euclidean_dist.c:9]   --->   Operation 49 'fsub' 'd' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 50 [3/5] (7.25ns)   --->   "%d = fsub float %a_load, %b_load" [vivado_hls_examples/euclidean_dist.c:9]   --->   Operation 50 'fsub' 'd' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 51 [2/5] (7.25ns)   --->   "%d = fsub float %a_load, %b_load" [vivado_hls_examples/euclidean_dist.c:9]   --->   Operation 51 'fsub' 'd' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 52 [1/5] (7.25ns)   --->   "%d = fsub float %a_load, %b_load" [vivado_hls_examples/euclidean_dist.c:9]   --->   Operation 52 'fsub' 'd' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 53 [4/4] (5.70ns)   --->   "%tmp_1 = fmul float %d, %d" [vivado_hls_examples/euclidean_dist.c:10]   --->   Operation 53 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 54 [3/4] (5.70ns)   --->   "%tmp_1 = fmul float %d, %d" [vivado_hls_examples/euclidean_dist.c:10]   --->   Operation 54 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 55 [2/4] (5.70ns)   --->   "%tmp_1 = fmul float %d, %d" [vivado_hls_examples/euclidean_dist.c:10]   --->   Operation 55 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 56 [1/4] (5.70ns)   --->   "%tmp_1 = fmul float %d, %d" [vivado_hls_examples/euclidean_dist.c:10]   --->   Operation 56 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 57 [5/5] (7.25ns)   --->   "%dist = fadd float %dist_0, %tmp_1" [vivado_hls_examples/euclidean_dist.c:10]   --->   Operation 57 'fadd' 'dist' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 58 [4/5] (7.25ns)   --->   "%dist = fadd float %dist_0, %tmp_1" [vivado_hls_examples/euclidean_dist.c:10]   --->   Operation 58 'fadd' 'dist' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 59 [3/5] (7.25ns)   --->   "%dist = fadd float %dist_0, %tmp_1" [vivado_hls_examples/euclidean_dist.c:10]   --->   Operation 59 'fadd' 'dist' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 60 [2/5] (7.25ns)   --->   "%dist = fadd float %dist_0, %tmp_1" [vivado_hls_examples/euclidean_dist.c:10]   --->   Operation 60 'fadd' 'dist' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 61 [1/5] (7.25ns)   --->   "%dist = fadd float %dist_0, %tmp_1" [vivado_hls_examples/euclidean_dist.c:10]   --->   Operation 61 'fadd' 'dist' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 62 [1/1] (0.00ns)   --->   "br label %1" [vivado_hls_examples/euclidean_dist.c:8]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 2> <Delay = 8.12>
ST_18 : Operation 63 [11/12] (8.12ns)   --->   "%tmp = call float @llvm.sqrt.f32(float %dist_0)" [vivado_hls_examples/euclidean_dist.c:12]   --->   Operation 63 'fsqrt' 'tmp' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 3> <Delay = 8.12>
ST_19 : Operation 64 [10/12] (8.12ns)   --->   "%tmp = call float @llvm.sqrt.f32(float %dist_0)" [vivado_hls_examples/euclidean_dist.c:12]   --->   Operation 64 'fsqrt' 'tmp' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 4> <Delay = 8.12>
ST_20 : Operation 65 [9/12] (8.12ns)   --->   "%tmp = call float @llvm.sqrt.f32(float %dist_0)" [vivado_hls_examples/euclidean_dist.c:12]   --->   Operation 65 'fsqrt' 'tmp' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 5> <Delay = 8.12>
ST_21 : Operation 66 [8/12] (8.12ns)   --->   "%tmp = call float @llvm.sqrt.f32(float %dist_0)" [vivado_hls_examples/euclidean_dist.c:12]   --->   Operation 66 'fsqrt' 'tmp' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 6> <Delay = 8.12>
ST_22 : Operation 67 [7/12] (8.12ns)   --->   "%tmp = call float @llvm.sqrt.f32(float %dist_0)" [vivado_hls_examples/euclidean_dist.c:12]   --->   Operation 67 'fsqrt' 'tmp' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 7> <Delay = 8.12>
ST_23 : Operation 68 [6/12] (8.12ns)   --->   "%tmp = call float @llvm.sqrt.f32(float %dist_0)" [vivado_hls_examples/euclidean_dist.c:12]   --->   Operation 68 'fsqrt' 'tmp' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 8> <Delay = 8.12>
ST_24 : Operation 69 [5/12] (8.12ns)   --->   "%tmp = call float @llvm.sqrt.f32(float %dist_0)" [vivado_hls_examples/euclidean_dist.c:12]   --->   Operation 69 'fsqrt' 'tmp' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 9> <Delay = 8.12>
ST_25 : Operation 70 [4/12] (8.12ns)   --->   "%tmp = call float @llvm.sqrt.f32(float %dist_0)" [vivado_hls_examples/euclidean_dist.c:12]   --->   Operation 70 'fsqrt' 'tmp' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 10> <Delay = 8.12>
ST_26 : Operation 71 [3/12] (8.12ns)   --->   "%tmp = call float @llvm.sqrt.f32(float %dist_0)" [vivado_hls_examples/euclidean_dist.c:12]   --->   Operation 71 'fsqrt' 'tmp' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 11> <Delay = 8.12>
ST_27 : Operation 72 [2/12] (8.12ns)   --->   "%tmp = call float @llvm.sqrt.f32(float %dist_0)" [vivado_hls_examples/euclidean_dist.c:12]   --->   Operation 72 'fsqrt' 'tmp' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 12> <Delay = 8.12>
ST_28 : Operation 73 [1/12] (8.12ns)   --->   "%tmp = call float @llvm.sqrt.f32(float %dist_0)" [vivado_hls_examples/euclidean_dist.c:12]   --->   Operation 73 'fsqrt' 'tmp' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 74 [1/1] (0.00ns)   --->   "ret float %tmp" [vivado_hls_examples/euclidean_dist.c:12]   --->   Operation 74 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000000000000000]
br_ln8            (br               ) [ 01111111111111111100000000000]
dist_0            (phi              ) [ 00111111111111111111111111111]
i_0               (phi              ) [ 00100000000000000000000000000]
icmp_ln8          (icmp             ) [ 00111111111111111100000000000]
empty             (speclooptripcount) [ 00000000000000000000000000000]
i                 (add              ) [ 01111111111111111100000000000]
br_ln8            (br               ) [ 00000000000000000000000000000]
zext_ln9          (zext             ) [ 00000000000000000000000000000]
a_addr            (getelementptr    ) [ 00010000000000000000000000000]
b_addr            (getelementptr    ) [ 00010000000000000000000000000]
a_load            (load             ) [ 00001111100000000000000000000]
b_load            (load             ) [ 00001111100000000000000000000]
d                 (fsub             ) [ 00000000011110000000000000000]
tmp_1             (fmul             ) [ 00000000000001111100000000000]
dist              (fadd             ) [ 01111111111111111100000000000]
br_ln8            (br               ) [ 01111111111111111100000000000]
tmp               (fsqrt            ) [ 00000000000000000000000000000]
ret_ln12          (ret              ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="euclidean_dist_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="a_addr_gep_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="1" slack="0"/>
<pin id="29" dir="0" index="2" bw="11" slack="0"/>
<pin id="30" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="33" class="1004" name="grp_access_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="10" slack="0"/>
<pin id="35" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="36" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="37" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="39" class="1004" name="b_addr_gep_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="32" slack="0"/>
<pin id="41" dir="0" index="1" bw="1" slack="0"/>
<pin id="42" dir="0" index="2" bw="11" slack="0"/>
<pin id="43" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_access_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="10" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="49" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="50" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="52" class="1005" name="dist_0_reg_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="1"/>
<pin id="54" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dist_0 (phireg) "/>
</bind>
</comp>

<comp id="56" class="1004" name="dist_0_phi_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="1"/>
<pin id="58" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="32" slack="1"/>
<pin id="60" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dist_0/2 "/>
</bind>
</comp>

<comp id="64" class="1005" name="i_0_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="11" slack="1"/>
<pin id="66" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_0_phi_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="1"/>
<pin id="70" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="11" slack="0"/>
<pin id="72" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="1"/>
<pin id="77" dir="0" index="1" bw="32" slack="1"/>
<pin id="78" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="d/4 dist/13 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="0" index="1" bw="32" slack="1"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsqrt(503) " fcode="fsqrt"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln8_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="11" slack="0"/>
<pin id="92" dir="0" index="1" bw="11" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="11" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln9_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="11" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/2 "/>
</bind>
</comp>

<comp id="111" class="1005" name="i_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="0"/>
<pin id="113" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="116" class="1005" name="a_addr_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="1"/>
<pin id="118" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="121" class="1005" name="b_addr_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="10" slack="1"/>
<pin id="123" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="126" class="1005" name="a_load_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="131" class="1005" name="b_load_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="136" class="1005" name="d_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="142" class="1005" name="tmp_1_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="147" class="1005" name="dist_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dist "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="22" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="38"><net_src comp="26" pin="3"/><net_sink comp="33" pin=0"/></net>

<net id="44"><net_src comp="2" pin="0"/><net_sink comp="39" pin=0"/></net>

<net id="45"><net_src comp="22" pin="0"/><net_sink comp="39" pin=1"/></net>

<net id="51"><net_src comp="39" pin="3"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="62"><net_src comp="52" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="56" pin="4"/><net_sink comp="52" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="64" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="52" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="56" pin="4"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="68" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="68" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="68" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="26" pin=2"/></net>

<net id="107"><net_src comp="102" pin="1"/><net_sink comp="39" pin=2"/></net>

<net id="114"><net_src comp="96" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="119"><net_src comp="26" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="33" pin=0"/></net>

<net id="124"><net_src comp="39" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="46" pin=0"/></net>

<net id="129"><net_src comp="33" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="134"><net_src comp="46" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="139"><net_src comp="75" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="145"><net_src comp="80" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="150"><net_src comp="75" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="56" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: euclidean_dist : a | {2 3 }
	Port: euclidean_dist : b | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		i : 1
		br_ln8 : 2
		zext_ln9 : 1
		a_addr : 2
		a_load : 3
		b_addr : 2
		b_load : 3
		tmp : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		ret_ln12 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|---------|
| Operation| Functional Unit |  DSP48E |    FF   |   LUT   |
|----------|-----------------|---------|---------|---------|
|   fsqrt  |    grp_fu_84    |    0    |   405   |   615   |
|----------|-----------------|---------|---------|---------|
|   fadd   |    grp_fu_75    |    2    |   205   |   390   |
|----------|-----------------|---------|---------|---------|
|   fmul   |    grp_fu_80    |    3    |   143   |   321   |
|----------|-----------------|---------|---------|---------|
|   icmp   |  icmp_ln8_fu_90 |    0    |    0    |    13   |
|----------|-----------------|---------|---------|---------|
|    add   |     i_fu_96     |    0    |    0    |    13   |
|----------|-----------------|---------|---------|---------|
|   zext   | zext_ln9_fu_102 |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|   Total  |                 |    5    |   753   |   1352  |
|----------|-----------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|a_addr_reg_116|   10   |
|a_load_reg_126|   32   |
|b_addr_reg_121|   10   |
|b_load_reg_131|   32   |
|   d_reg_136  |   32   |
| dist_0_reg_52|   32   |
| dist_reg_147 |   32   |
|  i_0_reg_64  |   11   |
|   i_reg_111  |   11   |
| tmp_1_reg_142|   32   |
+--------------+--------+
|     Total    |   234  |
+--------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_33 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_46 |  p0  |   2  |  10  |   20   ||    9    |
|   dist_0_reg_52  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_75    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_75    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   232  ||  8.845  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   753  |  1352  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   234  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    8   |   987  |  1397  |
+-----------+--------+--------+--------+--------+
