\hypertarget{_c_p_u___init_8c}{}\section{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.0.0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/system/\+C\+P\+U\+\_\+\+Init.c File Reference}
\label{_c_p_u___init_8c}\index{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/system/\+C\+P\+U\+\_\+\+Init.\+c@{C\+:/\+Freescale/\+K\+D\+S\+\_\+2.\+0.\+0/eclipse/\+Processor\+Expert/lib/\+Kinetis/pdd2/\+M\+K64\+F\+N1\+M0\+L\+Q12/system/\+C\+P\+U\+\_\+\+Init.\+c}}


This file implements the M\+CU initialization and C\+PU component runtime methods.  


{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Types.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}M\+K64\+F12.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}Init\+\_\+\+Config.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}Peripherals\+\_\+\+Init.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}C\+P\+U\+\_\+\+Init.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}Vectors\+\_\+\+Config.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}Events.\+h\char`\"{}}\\*
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void {\bfseries Common\+\_\+\+Init} (void)
\item 
void {\bfseries Components\+\_\+\+Init} (void)
\item 
void \hyperlink{group___c_p_u___init__module_ga7fe8a131453ba765c5e85130a282eafb}{L\+D\+D\+\_\+\+Set\+Clock\+Configuration} (\hyperlink{group___p_e___types__module_ga369bcaf7f00caad5f994c72ac2629a37}{L\+D\+D\+\_\+\+T\+Clock\+Configuration} Clock\+Configuration)
\begin{DoxyCompactList}\small\item\em Changes the clock configuration of all L\+DD components in a project. \end{DoxyCompactList}\item 
P\+E\+X\+\_\+\+E\+N\+T\+R\+Y\+P\+O\+I\+N\+T\+\_\+\+F\+U\+N\+C\+T\+I\+O\+N\+\_\+\+T\+Y\+PE {\bfseries P\+E\+X\+\_\+\+E\+N\+T\+R\+Y\+P\+O\+I\+N\+T\+\_\+\+F\+U\+N\+C\+T\+I\+ON} ()
\item 
void {\bfseries P\+E\+\_\+low\+\_\+level\+\_\+init} (void)
\item 
C\+P\+U\+\_\+\+T\+Clock\+Gen\+Mode {\bfseries C\+P\+U\+\_\+\+Get\+Clock\+Gen\+Mode} (void)
\item 
void {\bfseries C\+P\+U\+\_\+\+Set\+Clock\+Config\+Gen\+Mode} (\hyperlink{group___p_e___types__module_ga369bcaf7f00caad5f994c72ac2629a37}{L\+D\+D\+\_\+\+T\+Clock\+Configuration} Config\+ID)
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
volatile uint8\+\_\+t {\bfseries S\+R\+\_\+reg}
\item 
volatile uint8\+\_\+t {\bfseries S\+R\+\_\+lock} = 0x00U
\item 
\hyperlink{group___p_e___types__module_ga369bcaf7f00caad5f994c72ac2629a37}{L\+D\+D\+\_\+\+T\+Clock\+Configuration} {\bfseries Clock\+Configuration\+ID} = C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file implements the M\+CU initialization and C\+PU component runtime methods. 

\subparagraph*{}

Filename \+: \hyperlink{_c_p_u___init_8c}{C\+P\+U\+\_\+\+Init.\+c} Processor \+: M\+K64\+F\+N1\+M0\+V\+L\+Q12 Version \+: 1.\+0 Abstract \+: This file implements the M\+CU initialization and C\+PU component runtime methods.

Copyright \+: 1997 -\/ 2014 Freescale Semiconductor, Inc. All Rights Reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:

o Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.

o Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

o Neither the name of Freescale Semiconductor, Inc. nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE.

http\+: www.\+freescale.\+com mail\+: \href{mailto:support@freescale.com}{\tt support@freescale.\+com} \subparagraph*{}

\begin{DoxyVersion}{Version}
01.\+00 
\end{DoxyVersion}
