# SVDB: Port Table (ports)
# SVDB: Layout Primary ioring
RESET 13 RESET 43420 1122510 mltrm
out0_core 39 out0_core 270330 1081955 m2trm
OUT0 40 OUT0 43365 1052280 mltrm
GNDHV 1 GNDHV 808225 502235 mltrm
clk_core 15 clk_core 270305 1170840 m2trm
INL 41 INL 42900 492085 mltrm
GNDOHV 2 GNDOHV 497985 1900460 mltrm
GNDD 3 GNDD 43095 1542200 mltrm
CLK 16 CLK 42995 1192305 mltrm
inl_core 42 inl_core 270025 465580 m2trm
PSUB 4 PSUB 43070 1332200 mltrm
OUTL 43 OUTL 43425 423055 mltrm
enable_core 18 enable_core 270105 1240840 m2trm
VDDHV 44 VDDHV 807955 1172885 mltrm
VDDORA 5 VDDORA 43150 632220 mltrm
OUTHV 45 OUTHV 807920 722100 mltrm
GNDORA 6 GNDORA 42905 772250 mltrm
ENABLE 19 ENABLE 43160 1262265 mltrm
VDDA 7 VDDA 42745 563070 mltrm
GNDA 8 GNDA 43320 702185 mltrm
VDDOR 9 VDDOR 43090 1472245 mltrm
out2_core 35 out2_core 270395 941925 m2trm
OUT2 36 OUT2 43105 912265 mltrm
GNDOR 10 GNDOR 43190 1612360 mltrm
out1_core 37 out1_core 270400 1011935 m2trm
VDDD 11 VDDD 43315 1402280 mltrm
OUT1 38 OUT1 43115 982275 mltrm
reset_core 12 reset_core 270045 1100820 m2trm
