--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml IP2MCPU.twx IP2MCPU.ncd -o IP2MCPU.twr IP2MCPU.pcf -ucf
top.ucf

Design file:              IP2MCPU.ncd
Physical constraint file: IP2MCPU.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10184 paths analyzed, 922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.011ns.
--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_7 (SLICE_X65Y58.B4), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.904ns (Levels of Logic = 7)
  Clock Path Skew:      -0.072ns (0.550 - 0.622)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO31 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y62.D2      net (fanout=1)        0.666   ram_data_out<31>
    SLICE_X60Y62.D       Tilo                  0.043   U6/XLXI_1/buffer<12>
                                                       U4/Mmux_Cpu_data4bus251
    SLICE_X60Y60.B1      net (fanout=3)        0.454   Data_in<31>
    SLICE_X60Y60.B       Tilo                  0.043   U5/disp_data<23>
                                                       U5/MUX1_DispData/Mmux_o241
    SLICE_X60Y60.A4      net (fanout=1)        0.239   U5/MUX1_DispData/Mmux_o24
    SLICE_X60Y60.A       Tilo                  0.043   U5/disp_data<23>
                                                       U5/MUX1_DispData/Mmux_o242
    SLICE_X65Y67.A1      net (fanout=13)       0.862   Disp_num<31>
    SLICE_X65Y67.A       Tilo                  0.043   U6/XLXN_1<15>
                                                       U6/SM1/M7/AD18
    SLICE_X64Y68.B2      net (fanout=2)        0.557   U6/SM1/M7/XLXN_75
    SLICE_X64Y68.B       Tilo                  0.043   U6/SM1/M7/XLXN_76
                                                       U6/SM1/M7/XLXI_45
    SLICE_X65Y58.D2      net (fanout=1)        0.724   U6/XLXN_1<7>
    SLICE_X65Y58.DMUX    Tilo                  0.145   U6/XLXI_1/buffer<7>
                                                       U6/MUXSH2M/Mmux_o621
    SLICE_X65Y58.B4      net (fanout=1)        0.232   U6/XLXN_9<7>
    SLICE_X65Y58.CLK     Tas                   0.010   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_1/buffer_7_rstpot
                                                       U6/XLXI_1/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      5.904ns (2.170ns logic, 3.734ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.830ns (Levels of Logic = 7)
  Clock Path Skew:      -0.072ns (0.550 - 0.622)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO30 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X64Y63.D1      net (fanout=1)        0.776   ram_data_out<30>
    SLICE_X64Y63.D       Tilo                  0.043   U6/XLXI_1/buffer<39>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X63Y61.B1      net (fanout=3)        0.533   Data_in<30>
    SLICE_X63Y61.B       Tilo                  0.043   U10/counter0_Lock<19>
                                                       U5/MUX1_DispData/Mmux_o231
    SLICE_X63Y61.A4      net (fanout=1)        0.232   U5/MUX1_DispData/Mmux_o23
    SLICE_X63Y61.A       Tilo                  0.043   U10/counter0_Lock<19>
                                                       U5/MUX1_DispData/Mmux_o232
    SLICE_X65Y67.A3      net (fanout=12)       0.606   Disp_num<30>
    SLICE_X65Y67.A       Tilo                  0.043   U6/XLXN_1<15>
                                                       U6/SM1/M7/AD18
    SLICE_X64Y68.B2      net (fanout=2)        0.557   U6/SM1/M7/XLXN_75
    SLICE_X64Y68.B       Tilo                  0.043   U6/SM1/M7/XLXN_76
                                                       U6/SM1/M7/XLXI_45
    SLICE_X65Y58.D2      net (fanout=1)        0.724   U6/XLXN_1<7>
    SLICE_X65Y58.DMUX    Tilo                  0.145   U6/XLXI_1/buffer<7>
                                                       U6/MUXSH2M/Mmux_o621
    SLICE_X65Y58.B4      net (fanout=1)        0.232   U6/XLXN_9<7>
    SLICE_X65Y58.CLK     Tas                   0.010   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_1/buffer_7_rstpot
                                                       U6/XLXI_1/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      5.830ns (2.170ns logic, 3.660ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.826ns (Levels of Logic = 7)
  Clock Path Skew:      -0.072ns (0.550 - 0.622)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO29 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X66Y62.A6      net (fanout=1)        0.612   ram_data_out<29>
    SLICE_X66Y62.A       Tilo                  0.043   U6/XLXN_1<51>
                                                       U4/Mmux_Cpu_data4bus221
    SLICE_X66Y62.B5      net (fanout=3)        0.167   Data_in<29>
    SLICE_X66Y62.B       Tilo                  0.043   U6/XLXN_1<51>
                                                       U5/MUX1_DispData/Mmux_o212
    SLICE_X59Y61.A1      net (fanout=3)        0.708   U5/MUX1_DispData/Mmux_o211
    SLICE_X59Y61.A       Tilo                  0.043   U5/disp_data<27>
                                                       U5/MUX1_DispData/Mmux_o213
    SLICE_X64Y68.D1      net (fanout=10)       0.850   Disp_num<29>
    SLICE_X64Y68.D       Tilo                  0.043   U6/SM1/M7/XLXN_76
                                                       U6/SM1/M7/AD17
    SLICE_X64Y68.B1      net (fanout=1)        0.363   U6/SM1/M7/XLXN_76
    SLICE_X64Y68.B       Tilo                  0.043   U6/SM1/M7/XLXN_76
                                                       U6/SM1/M7/XLXI_45
    SLICE_X65Y58.D2      net (fanout=1)        0.724   U6/XLXN_1<7>
    SLICE_X65Y58.DMUX    Tilo                  0.145   U6/XLXI_1/buffer<7>
                                                       U6/MUXSH2M/Mmux_o621
    SLICE_X65Y58.B4      net (fanout=1)        0.232   U6/XLXN_9<7>
    SLICE_X65Y58.CLK     Tas                   0.010   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_1/buffer_7_rstpot
                                                       U6/XLXI_1/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      5.826ns (2.170ns logic, 3.656ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_23 (SLICE_X70Y56.B4), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.744ns (Levels of Logic = 7)
  Clock Path Skew:      -0.069ns (0.553 - 0.622)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO23 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y60.A1      net (fanout=1)        0.672   ram_data_out<23>
    SLICE_X59Y60.A       Tilo                  0.043   U5/MUX1_DispData/Mmux_o171
                                                       U4/Mmux_Cpu_data4bus161
    SLICE_X59Y60.B5      net (fanout=4)        0.155   Data_in<23>
    SLICE_X59Y60.B       Tilo                  0.043   U5/MUX1_DispData/Mmux_o171
                                                       U5/MUX1_DispData/Mmux_o152
    SLICE_X60Y63.C1      net (fanout=2)        0.627   U5/MUX1_DispData/Mmux_o151
    SLICE_X60Y63.C       Tilo                  0.043   U6/XLXI_1/buffer<3>
                                                       U5/MUX1_DispData/Mmux_o153
    SLICE_X66Y66.A2      net (fanout=11)       0.818   Disp_num<23>
    SLICE_X66Y66.A       Tilo                  0.043   U5/cpu_blink<3>
                                                       U6/SM1/M5/AD17
    SLICE_X66Y65.B4      net (fanout=1)        0.328   U6/SM1/M5/XLXN_76
    SLICE_X66Y65.B       Tilo                  0.043   U6/XLXN_1<18>
                                                       U6/SM1/M5/XLXI_45
    SLICE_X70Y56.D2      net (fanout=1)        0.769   U6/XLXN_1<23>
    SLICE_X70Y56.DMUX    Tilo                  0.138   U6/XLXI_1/buffer<23>
                                                       U6/MUXSH2M/Mmux_o161
    SLICE_X70Y56.B4      net (fanout=1)        0.244   U6/XLXN_9<23>
    SLICE_X70Y56.CLK     Tas                  -0.022   U6/XLXI_1/buffer<23>
                                                       U6/XLXI_1/buffer_23_rstpot
                                                       U6/XLXI_1/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      5.744ns (2.131ns logic, 3.613ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.720ns (Levels of Logic = 7)
  Clock Path Skew:      -0.069ns (0.553 - 0.622)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO22 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y60.C2      net (fanout=1)        0.708   ram_data_out<22>
    SLICE_X60Y60.C       Tilo                  0.043   U5/disp_data<23>
                                                       U4/Mmux_Cpu_data4bus151
    SLICE_X60Y60.D4      net (fanout=4)        0.242   Data_in<22>
    SLICE_X60Y60.D       Tilo                  0.043   U5/disp_data<23>
                                                       U5/MUX1_DispData/Mmux_o142
    SLICE_X63Y63.C5      net (fanout=2)        0.431   U5/MUX1_DispData/Mmux_o141
    SLICE_X63Y63.C       Tilo                  0.043   U6/XLXI_1/buffer<5>
                                                       U5/MUX1_DispData/Mmux_o143
    SLICE_X66Y64.D1      net (fanout=11)       0.739   Disp_num<22>
    SLICE_X66Y64.D       Tilo                  0.043   U10/counter0_Lock<31>
                                                       U6/SM1/M5/AD19
    SLICE_X66Y65.B1      net (fanout=2)        0.456   U6/SM1/M5/XLXN_74
    SLICE_X66Y65.B       Tilo                  0.043   U6/XLXN_1<18>
                                                       U6/SM1/M5/XLXI_45
    SLICE_X70Y56.D2      net (fanout=1)        0.769   U6/XLXN_1<23>
    SLICE_X70Y56.DMUX    Tilo                  0.138   U6/XLXI_1/buffer<23>
                                                       U6/MUXSH2M/Mmux_o161
    SLICE_X70Y56.B4      net (fanout=1)        0.244   U6/XLXN_9<23>
    SLICE_X70Y56.CLK     Tas                  -0.022   U6/XLXI_1/buffer<23>
                                                       U6/XLXI_1/buffer_23_rstpot
                                                       U6/XLXI_1/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      5.720ns (2.131ns logic, 3.589ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.494ns (Levels of Logic = 7)
  Clock Path Skew:      -0.069ns (0.553 - 0.622)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO23 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y60.A1      net (fanout=1)        0.672   ram_data_out<23>
    SLICE_X59Y60.A       Tilo                  0.043   U5/MUX1_DispData/Mmux_o171
                                                       U4/Mmux_Cpu_data4bus161
    SLICE_X59Y60.B5      net (fanout=4)        0.155   Data_in<23>
    SLICE_X59Y60.B       Tilo                  0.043   U5/MUX1_DispData/Mmux_o171
                                                       U5/MUX1_DispData/Mmux_o152
    SLICE_X60Y63.C1      net (fanout=2)        0.627   U5/MUX1_DispData/Mmux_o151
    SLICE_X60Y63.C       Tilo                  0.043   U6/XLXI_1/buffer<3>
                                                       U5/MUX1_DispData/Mmux_o153
    SLICE_X66Y65.A2      net (fanout=11)       0.728   Disp_num<23>
    SLICE_X66Y65.A       Tilo                  0.043   U6/XLXN_1<18>
                                                       U6/SM1/M5/AD20
    SLICE_X66Y65.B5      net (fanout=2)        0.168   U6/SM1/M5/XLXN_73
    SLICE_X66Y65.B       Tilo                  0.043   U6/XLXN_1<18>
                                                       U6/SM1/M5/XLXI_45
    SLICE_X70Y56.D2      net (fanout=1)        0.769   U6/XLXN_1<23>
    SLICE_X70Y56.DMUX    Tilo                  0.138   U6/XLXI_1/buffer<23>
                                                       U6/MUXSH2M/Mmux_o161
    SLICE_X70Y56.B4      net (fanout=1)        0.244   U6/XLXN_9<23>
    SLICE_X70Y56.CLK     Tas                  -0.022   U6/XLXI_1/buffer<23>
                                                       U6/XLXI_1/buffer_23_rstpot
                                                       U6/XLXI_1/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      5.494ns (2.131ns logic, 3.363ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_36 (SLICE_X62Y64.C1), 95 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.732ns (Levels of Logic = 7)
  Clock Path Skew:      -0.075ns (0.547 - 0.622)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO12 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X69Y58.A5      net (fanout=1)        0.626   ram_data_out<12>
    SLICE_X69Y58.A       Tilo                  0.043   U10/counter0_Lock<3>
                                                       U4/Mmux_Cpu_data4bus41
    SLICE_X69Y58.B5      net (fanout=3)        0.156   Data_in<12>
    SLICE_X69Y58.B       Tilo                  0.043   U10/counter0_Lock<3>
                                                       U5/MUX1_DispData/Mmux_o32
    SLICE_X63Y59.D2      net (fanout=2)        0.638   U5/MUX1_DispData/Mmux_o32
    SLICE_X63Y59.D       Tilo                  0.043   U6/XLXI_1/buffer<25>
                                                       U5/MUX1_DispData/Mmux_o33
    SLICE_X62Y62.B1      net (fanout=11)       0.547   Disp_num<12>
    SLICE_X62Y62.B       Tilo                  0.043   U5/disp_data<31>
                                                       U6/SM1/M3/AD19
    SLICE_X63Y67.A2      net (fanout=2)        0.628   U6/SM1/M3/XLXN_74
    SLICE_X63Y67.A       Tilo                  0.043   U6/XLXN_1<3>
                                                       U6/SM1/M3/XLXI_41
    SLICE_X62Y64.D1      net (fanout=1)        0.545   U6/SM1/M3/XLXN_104
    SLICE_X62Y64.D       Tilo                  0.043   U6/XLXI_1/buffer<36>
                                                       U6/MUXSH2M/Mmux_o301
    SLICE_X62Y64.C1      net (fanout=1)        0.557   U6/XLXN_9<36>
    SLICE_X62Y64.CLK     Tas                  -0.023   U6/XLXI_1/buffer<36>
                                                       U6/XLXI_1/buffer_36_rstpot
                                                       U6/XLXI_1/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      5.732ns (2.035ns logic, 3.697ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.706ns (Levels of Logic = 7)
  Clock Path Skew:      -0.075ns (0.547 - 0.622)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO12 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X69Y58.A5      net (fanout=1)        0.626   ram_data_out<12>
    SLICE_X69Y58.A       Tilo                  0.043   U10/counter0_Lock<3>
                                                       U4/Mmux_Cpu_data4bus41
    SLICE_X69Y58.B5      net (fanout=3)        0.156   Data_in<12>
    SLICE_X69Y58.B       Tilo                  0.043   U10/counter0_Lock<3>
                                                       U5/MUX1_DispData/Mmux_o32
    SLICE_X63Y59.D2      net (fanout=2)        0.638   U5/MUX1_DispData/Mmux_o32
    SLICE_X63Y59.D       Tilo                  0.043   U6/XLXI_1/buffer<25>
                                                       U5/MUX1_DispData/Mmux_o33
    SLICE_X62Y66.A1      net (fanout=11)       0.631   Disp_num<12>
    SLICE_X62Y66.A       Tilo                  0.043   U6/XLXN_1<37>
                                                       U6/SM1/M3/AD20
    SLICE_X63Y67.A5      net (fanout=2)        0.518   U6/SM1/M3/XLXN_73
    SLICE_X63Y67.A       Tilo                  0.043   U6/XLXN_1<3>
                                                       U6/SM1/M3/XLXI_41
    SLICE_X62Y64.D1      net (fanout=1)        0.545   U6/SM1/M3/XLXN_104
    SLICE_X62Y64.D       Tilo                  0.043   U6/XLXI_1/buffer<36>
                                                       U6/MUXSH2M/Mmux_o301
    SLICE_X62Y64.C1      net (fanout=1)        0.557   U6/XLXN_9<36>
    SLICE_X62Y64.CLK     Tas                  -0.023   U6/XLXI_1/buffer<36>
                                                       U6/XLXI_1/buffer_36_rstpot
                                                       U6/XLXI_1/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      5.706ns (2.035ns logic, 3.671ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.646ns (Levels of Logic = 7)
  Clock Path Skew:      -0.075ns (0.547 - 0.622)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO14 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X67Y58.A5      net (fanout=1)        0.531   ram_data_out<14>
    SLICE_X67Y58.A       Tilo                  0.043   U5/disp_data<3>
                                                       U4/Mmux_Cpu_data4bus61
    SLICE_X67Y58.B5      net (fanout=3)        0.156   Data_in<14>
    SLICE_X67Y58.B       Tilo                  0.043   U5/disp_data<3>
                                                       U5/MUX1_DispData/Mmux_o52
    SLICE_X62Y58.C2      net (fanout=2)        0.635   U5/MUX1_DispData/Mmux_o51
    SLICE_X62Y58.C       Tilo                  0.043   U6/XLXI_1/buffer<9>
                                                       U5/MUX1_DispData/Mmux_o53
    SLICE_X62Y66.A3      net (fanout=11)       0.669   Disp_num<14>
    SLICE_X62Y66.A       Tilo                  0.043   U6/XLXN_1<37>
                                                       U6/SM1/M3/AD20
    SLICE_X63Y67.A5      net (fanout=2)        0.518   U6/SM1/M3/XLXN_73
    SLICE_X63Y67.A       Tilo                  0.043   U6/XLXN_1<3>
                                                       U6/SM1/M3/XLXI_41
    SLICE_X62Y64.D1      net (fanout=1)        0.545   U6/SM1/M3/XLXN_104
    SLICE_X62Y64.D       Tilo                  0.043   U6/XLXI_1/buffer<36>
                                                       U6/MUXSH2M/Mmux_o301
    SLICE_X62Y64.C1      net (fanout=1)        0.557   U6/XLXN_9<36>
    SLICE_X62Y64.CLK     Tas                  -0.023   U6/XLXI_1/buffer<36>
                                                       U6/XLXI_1/buffer_36_rstpot
                                                       U6/XLXI_1/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      5.646ns (2.035ns logic, 3.611ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_36 (SLICE_X62Y64.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_37 (FF)
  Destination:          U6/XLXI_1/buffer_36 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.074 - 0.061)
  Source Clock:         clk_50mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_37 to U6/XLXI_1/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y64.AQ      Tcko                  0.100   U6/XLXI_1/buffer<38>
                                                       U6/XLXI_1/buffer_37
    SLICE_X62Y64.C5      net (fanout=2)        0.127   U6/XLXI_1/buffer<37>
    SLICE_X62Y64.CLK     Tah         (-Th)     0.059   U6/XLXI_1/buffer<36>
                                                       U6/XLXI_1/buffer_36_rstpot
                                                       U6/XLXI_1/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (0.041ns logic, 0.127ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_31 (SLICE_X58Y63.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.157ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_32 (FF)
  Destination:          U6/XLXI_1/buffer_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.170ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.074 - 0.061)
  Source Clock:         clk_50mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_32 to U6/XLXI_1/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y65.BQ      Tcko                  0.118   seg_sout_OBUF
                                                       U6/XLXI_1/buffer_32
    SLICE_X58Y63.B6      net (fanout=2)        0.111   U6/XLXI_1/buffer<32>
    SLICE_X58Y63.CLK     Tah         (-Th)     0.059   U6/XLXI_1/buffer<31>
                                                       U6/XLXI_1/buffer_31_rstpot
                                                       U6/XLXI_1/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      0.170ns (0.059ns logic, 0.111ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_62 (SLICE_X59Y63.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_63 (FF)
  Destination:          U6/XLXI_1/buffer_62 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_50mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_63 to U6/XLXI_1/buffer_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y63.AQ      Tcko                  0.118   U6/XLXI_1/buffer<31>
                                                       U6/XLXI_1/buffer_63
    SLICE_X59Y63.A5      net (fanout=2)        0.086   U6/XLXI_1/buffer<63>
    SLICE_X59Y63.CLK     Tah         (-Th)     0.032   U6/XLXI_1/buffer<62>
                                                       U6/XLXI_1/buffer_62_rstpot
                                                       U6/XLXI_1/buffer_62
    -------------------------------------------------  ---------------------------
    Total                                      0.172ns (0.086ns logic, 0.086ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y11.CLKARDCLKL
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y11.CLKARDCLKU
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y11.CLKBWRCLKL
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50mhz      |    6.011|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10184 paths, 0 nets, and 2231 connections

Design statistics:
   Minimum period:   6.011ns{1}   (Maximum frequency: 166.362MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Aug 16 17:22:34 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5121 MB



