{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1660498592911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660498592912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 14 19:36:32 2022 " "Processing started: Sun Aug 14 19:36:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660498592912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1660498592912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MKRVIDOR4000 -c MKRVIDOR4000 " "Command: quartus_sta MKRVIDOR4000 -c MKRVIDOR4000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1660498592912 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1660498593171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1660498593611 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660498593676 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660498593676 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1660498593920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1660498593920 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1660498593920 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1660498593920 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MKRVIDOR4000.sdc " "Synopsys Design Constraints File file not found: 'MKRVIDOR4000.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1660498593923 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_synchronizer:jtag_sync\|synchronizer_basic:inst6\|sync2 " "Node: MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_synchronizer:jtag_sync\|synchronizer_basic:inst6\|sync2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_memory:memory\|workReg\[0\] MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_synchronizer:jtag_sync\|synchronizer_basic:inst6\|sync2 " "Register MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_memory:memory\|workReg\[0\] is being clocked by MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_synchronizer:jtag_sync\|synchronizer_basic:inst6\|sync2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1660498593925 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1660498593925 "|MKRVIDOR4000_top|MyDesign:MyDesign_inst|jtag_interface16:inst1|jtag_interface:jtag_inst|jtag_synchronizer:jtag_sync|synchronizer_basic:inst6|sync2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iCLK " "Node: iCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_synchronizer:jtag_sync\|synchronizer_basic:inst1\|sync2 iCLK " "Register MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_synchronizer:jtag_sync\|synchronizer_basic:inst1\|sync2 is being clocked by iCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1660498593926 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1660498593926 "|MKRVIDOR4000_top|iCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833 " "Node: PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1660498593932 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833 " "Node: PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1660498593932 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1660498593932 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1660498593933 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1660498593933 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1660498593933 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1660498593939 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1660498593954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.680 " "Worst-case setup slack is 47.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498593977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498593977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.680               0.000 altera_reserved_tck  " "   47.680               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498593977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660498593977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.437 " "Worst-case hold slack is 0.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498593983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498593983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 altera_reserved_tck  " "    0.437               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498593983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660498593983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.542 " "Worst-case recovery slack is 97.542" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498593995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498593995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.542               0.000 altera_reserved_tck  " "   97.542               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498593995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660498593995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.141 " "Worst-case removal slack is 1.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498594004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498594004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.141               0.000 altera_reserved_tck  " "    1.141               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498594004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660498594004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.450 " "Worst-case minimum pulse width slack is 49.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498594014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498594014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.450               0.000 altera_reserved_tck  " "   49.450               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498594014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660498594014 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1660498594078 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1660498594111 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1660498594774 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_synchronizer:jtag_sync\|synchronizer_basic:inst6\|sync2 " "Node: MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_synchronizer:jtag_sync\|synchronizer_basic:inst6\|sync2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_memory:memory\|workReg\[0\] MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_synchronizer:jtag_sync\|synchronizer_basic:inst6\|sync2 " "Register MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_memory:memory\|workReg\[0\] is being clocked by MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_synchronizer:jtag_sync\|synchronizer_basic:inst6\|sync2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1660498595017 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1660498595017 "|MKRVIDOR4000_top|MyDesign:MyDesign_inst|jtag_interface16:inst1|jtag_interface:jtag_inst|jtag_synchronizer:jtag_sync|synchronizer_basic:inst6|sync2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iCLK " "Node: iCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_synchronizer:jtag_sync\|synchronizer_basic:inst1\|sync2 iCLK " "Register MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_synchronizer:jtag_sync\|synchronizer_basic:inst1\|sync2 is being clocked by iCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1660498595017 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1660498595017 "|MKRVIDOR4000_top|iCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833 " "Node: PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1660498595037 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833 " "Node: PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1660498595037 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1660498595037 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1660498595037 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1660498595037 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1660498595037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.962 " "Worst-case setup slack is 47.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.962               0.000 altera_reserved_tck  " "   47.962               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660498595117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.386 " "Worst-case hold slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 altera_reserved_tck  " "    0.386               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660498595126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.708 " "Worst-case recovery slack is 97.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.708               0.000 altera_reserved_tck  " "   97.708               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660498595147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.043 " "Worst-case removal slack is 1.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.043               0.000 altera_reserved_tck  " "    1.043               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660498595155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.352 " "Worst-case minimum pulse width slack is 49.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.352               0.000 altera_reserved_tck  " "   49.352               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660498595162 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1660498595254 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_synchronizer:jtag_sync\|synchronizer_basic:inst6\|sync2 " "Node: MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_synchronizer:jtag_sync\|synchronizer_basic:inst6\|sync2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_memory:memory\|workReg\[0\] MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_synchronizer:jtag_sync\|synchronizer_basic:inst6\|sync2 " "Register MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_memory:memory\|workReg\[0\] is being clocked by MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_synchronizer:jtag_sync\|synchronizer_basic:inst6\|sync2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1660498595467 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1660498595467 "|MKRVIDOR4000_top|MyDesign:MyDesign_inst|jtag_interface16:inst1|jtag_interface:jtag_inst|jtag_synchronizer:jtag_sync|synchronizer_basic:inst6|sync2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iCLK " "Node: iCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_synchronizer:jtag_sync\|synchronizer_basic:inst1\|sync2 iCLK " "Register MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_synchronizer:jtag_sync\|synchronizer_basic:inst1\|sync2 is being clocked by iCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1660498595467 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1660498595467 "|MKRVIDOR4000_top|iCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833 " "Node: PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1660498595474 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833 " "Node: PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1660498595474 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1660498595474 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1660498595474 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1660498595474 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1660498595474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 49.351 " "Worst-case setup slack is 49.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.351               0.000 altera_reserved_tck  " "   49.351               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660498595489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660498595518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.873 " "Worst-case recovery slack is 98.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.873               0.000 altera_reserved_tck  " "   98.873               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660498595526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.500 " "Worst-case removal slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 altera_reserved_tck  " "    0.500               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660498595547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.261 " "Worst-case minimum pulse width slack is 49.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.261               0.000 altera_reserved_tck  " "   49.261               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660498595559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660498595559 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1660498596349 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1660498596350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 25 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660498596513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 14 19:36:36 2022 " "Processing ended: Sun Aug 14 19:36:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660498596513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660498596513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660498596513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1660498596513 ""}
