{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523315740440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523315740440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 09 19:15:37 2018 " "Processing started: Mon Apr 09 19:15:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523315740440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523315740440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off capacitive_sensor -c capacitive_sensor " "Command: quartus_map --read_settings_files=on --write_settings_files=off capacitive_sensor -c capacitive_sensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523315740440 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523315740815 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523315740815 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "debugger.qsys " "Elaborating Qsys system entity \"debugger.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523315750847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.09.19:15:55 Progress: Loading capacitive_sensor/debugger.qsys " "2018.04.09.19:15:55 Progress: Loading capacitive_sensor/debugger.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523315755222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.09.19:15:55 Progress: Reading input file " "2018.04.09.19:15:55 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523315755566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.09.19:15:55 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 16.0\] " "2018.04.09.19:15:55 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523315755628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.09.19:15:55 Progress: Parameterizing module in_system_sources_probes_0 " "2018.04.09.19:15:55 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523315755785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.09.19:15:55 Progress: Building connections " "2018.04.09.19:15:55 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523315755785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.09.19:15:55 Progress: Parameterizing connections " "2018.04.09.19:15:55 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523315755785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.09.19:15:55 Progress: Validating " "2018.04.09.19:15:55 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523315755816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.09.19:15:56 Progress: Done reading input file " "2018.04.09.19:15:56 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523315756535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debugger: Generating debugger \"debugger\" for QUARTUS_SYNTH " "Debugger: Generating debugger \"debugger\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523315757144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"debugger\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"debugger\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523315757383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debugger: Done \"debugger\" with 2 modules, 2 files " "Debugger: Done \"debugger\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523315757383 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "debugger.qsys " "Finished elaborating Qsys system entity \"debugger.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523315758148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugger/synthesis/debugger.v 1 1 " "Found 1 design units, including 1 entities, in source file debugger/synthesis/debugger.v" { { "Info" "ISGN_ENTITY_NAME" "1 debugger " "Found entity 1: debugger" {  } { { "debugger/synthesis/debugger.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/debugger/synthesis/debugger.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523315758164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523315758164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugger/synthesis/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file debugger/synthesis/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "debugger/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/debugger/synthesis/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523315758164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523315758164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523315758164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523315758164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523315758164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523315758164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "capacitive_sensor.v 1 1 " "Found 1 design units, including 1 entities, in source file capacitive_sensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 capacitive_sensor " "Found entity 1: capacitive_sensor" {  } { { "capacitive_sensor.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/capacitive_sensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523315758164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523315758164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/probes/probes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/probes/probes.v" { { "Info" "ISGN_ENTITY_NAME" "1 probes " "Found entity 1: probes" {  } { { "db/ip/probes/probes.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/db/ip/probes/probes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523315758180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523315758180 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "capacitive_sensor_array.v(26) " "Verilog HDL information at capacitive_sensor_array.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/capacitive_sensor_array.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/output_files/capacitive_sensor_array.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1523315758180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/capacitive_sensor_array.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/capacitive_sensor_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 capacitive_sensor_array " "Found entity 1: capacitive_sensor_array" {  } { { "output_files/capacitive_sensor_array.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/output_files/capacitive_sensor_array.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523315758180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523315758180 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/student/documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/db/ip/debugger/debugger.v C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/debugger/synthesis/debugger.v " "File \"c:/users/student/documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/db/ip/debugger/debugger.v\" is a duplicate of already analyzed file \"C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/debugger/synthesis/debugger.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1523315758180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/debugger/debugger.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/debugger/debugger.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523315758180 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/student/documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/db/ip/debugger/submodules/altsource_probe_top.v C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/debugger/synthesis/submodules/altsource_probe_top.v " "File \"c:/users/student/documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/db/ip/debugger/submodules/altsource_probe_top.v\" is a duplicate of already analyzed file \"C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/debugger/synthesis/submodules/altsource_probe_top.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1523315758180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/debugger/submodules/altsource_probe_top.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/debugger/submodules/altsource_probe_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523315758180 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i skeleton.v(31) " "Verilog HDL Implicit Net warning at skeleton.v(31): created implicit net for \"i\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/skeleton.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523315758180 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "capacitive_sensor_array.v(10) " "Verilog HDL error at capacitive_sensor_array.v(10): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "output_files/capacitive_sensor_array.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/output_files/capacitive_sensor_array.v" 10 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1523315758180 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "capacitors_charged_count capacitive_sensor_array.v(18) " "Verilog HDL error at capacitive_sensor_array.v(18): object \"capacitors_charged_count\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "output_files/capacitive_sensor_array.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/output_files/capacitive_sensor_array.v" 18 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1523315758180 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "sensors_out capacitive_sensor_array.v(31) " "Verilog HDL Procedural Assignment error at capacitive_sensor_array.v(31): object \"sensors_out\" on left-hand side of assignment must have a variable data type" {  } { { "output_files/capacitive_sensor_array.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/output_files/capacitive_sensor_array.v" 31 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1523315758180 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "sensors_out capacitive_sensor_array.v(35) " "Verilog HDL Procedural Assignment error at capacitive_sensor_array.v(35): object \"sensors_out\" on left-hand side of assignment must have a variable data type" {  } { { "output_files/capacitive_sensor_array.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/output_files/capacitive_sensor_array.v" 35 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1523315758180 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "capacitors_charged_count capacitive_sensor_array.v(37) " "Verilog HDL error at capacitive_sensor_array.v(37): object \"capacitors_charged_count\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "output_files/capacitive_sensor_array.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/output_files/capacitive_sensor_array.v" 37 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1523315758180 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "sensors_out capacitive_sensor_array.v(41) " "Verilog HDL Procedural Assignment error at capacitive_sensor_array.v(41): object \"sensors_out\" on left-hand side of assignment must have a variable data type" {  } { { "output_files/capacitive_sensor_array.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/output_files/capacitive_sensor_array.v" 41 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1523315758180 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "sensors_out capacitive_sensor_array.v(47) " "Verilog HDL Procedural Assignment error at capacitive_sensor_array.v(47): object \"sensors_out\" on left-hand side of assignment must have a variable data type" {  } { { "output_files/capacitive_sensor_array.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/output_files/capacitive_sensor_array.v" 47 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1523315758180 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "capacitor_charged capacitive_sensor.v(1) " "Verilog HDL error at capacitive_sensor.v(1): object \"capacitor_charged\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "capacitive_sensor.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/capacitive_sensor.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1523315758180 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "capacitors_charged capacitive_sensor.v(4) " "Verilog HDL Module Declaration error at capacitive_sensor.v(4): top module port \"capacitors_charged\" is not found in the port list" {  } { { "capacitive_sensor.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/capacitive_sensor.v" 4 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1523315758180 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "capacitor_charged capacitive_sensor.v(26) " "Verilog HDL error at capacitive_sensor.v(26): object \"capacitor_charged\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "capacitive_sensor.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/capacitive_sensor.v" 26 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1523315758180 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "capacitor_charged capacitive_sensor.v(30) " "Verilog HDL error at capacitive_sensor.v(30): object \"capacitor_charged\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "capacitive_sensor.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/capacitive_sensor.v" 30 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1523315758180 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "count_reg capacitive_sensor.v(31) " "Verilog HDL error at capacitive_sensor.v(31): object \"count_reg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "capacitive_sensor.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/capacitive_sensor.v" 31 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1523315758180 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "final_counts skeleton.v(27) " "Verilog HDL error at skeleton.v(27): expression cannot reference entire array \"final_counts\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/skeleton.v" 27 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523315758180 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "final_counts skeleton.v(27) " "Verilog HDL error at skeleton.v(27): values cannot be assigned directly to all or part of array \"final_counts\" - assignments must be made to individual elements only" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/skeleton.v" 27 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1523315758180 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/output_files/capacitive_sensor.map.smsg " "Generated suppressed messages file C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/output_files/capacitive_sensor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523315758211 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "853 " "Peak virtual memory: 853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523315758258 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 09 19:15:58 2018 " "Processing ended: Mon Apr 09 19:15:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523315758258 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523315758258 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523315758258 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523315758258 ""}
