###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-01.ucsd.edu)
#  Generated on:      Wed Jan 29 17:44:31 2020
#  Design:            aes_cipher_top
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Setup Check with Pin sa03_reg_4_/CP 
Endpoint:   sa03_reg_4_/D (^) checked with  leading edge of 'clk'
Beginpoint: sa21_reg_1_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.180
= Required Time                 1.138
- Arrival Time                  1.160
= Slack Time                   -0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     | sa21_reg_1_ | CP ^         |          |       |   0.000 |   -0.023 | 
     | sa21_reg_1_ | CP ^ -> Q ^  | DFQD2    | 0.116 |   0.116 |    0.093 | 
     | us21/U173   | I ^ -> ZN v  | INVD4    | 0.023 |   0.139 |    0.116 | 
     | us21/U266   | I v -> ZN ^  | INVD1    | 0.023 |   0.162 |    0.139 | 
     | us21/U142   | I ^ -> ZN v  | INVD2    | 0.027 |   0.189 |    0.166 | 
     | us21/U31    | A2 v -> ZN ^ | ND2D3    | 0.036 |   0.225 |    0.202 | 
     | us21/U9     | I ^ -> ZN v  | INVD4    | 0.024 |   0.249 |    0.226 | 
     | us21/U117   | B1 v -> ZN ^ | AOI22D1  | 0.054 |   0.303 |    0.280 | 
     | us21/U405   | B2 ^ -> Z ^  | OA222D1  | 0.101 |   0.404 |    0.381 | 
     | us21/U99    | C ^ -> Z ^   | OA221D1  | 0.095 |   0.499 |    0.476 | 
     | us21/U57    | A2 ^ -> ZN v | NR2D1    | 0.019 |   0.518 |    0.495 | 
     | us21/U149   | A3 v -> Z v  | OR3D1    | 0.076 |   0.594 |    0.571 | 
     | us21/U39    | C v -> ZN ^  | AOI221D2 | 0.114 |   0.708 |    0.685 | 
     | us21/U2     | A2 ^ -> ZN v | ND4D3    | 0.084 |   0.792 |    0.769 | 
     | U828        | A1 v -> ZN ^ | XNR2D1   | 0.114 |   0.906 |    0.883 | 
     | U925        | A2 ^ -> Z v  | XOR4D1   | 0.209 |   1.115 |    1.093 | 
     | U1451       | A1 v -> ZN ^ | MOAI22D1 | 0.045 |   1.160 |    1.138 | 
     | sa03_reg_4_ | D ^          | DFQD1    | 0.000 |   1.160 |    1.138 | 
     +--------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin sa02_reg_3_/CP 
Endpoint:   sa02_reg_3_/D (^) checked with  leading edge of 'clk'
Beginpoint: sa13_reg_0_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.180
= Required Time                 1.138
- Arrival Time                  1.159
= Slack Time                   -0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     | sa13_reg_0_ | CP ^         |          |       |   0.000 |   -0.021 | 
     | sa13_reg_0_ | CP ^ -> Q v  | DFQD1    | 0.130 |   0.130 |    0.108 | 
     | us13/U208   | I v -> Z v   | BUFFD4   | 0.051 |   0.181 |    0.160 | 
     | us13/U389   | A1 v -> ZN ^ | ND2D1    | 0.061 |   0.242 |    0.220 | 
     | us13/U43    | I ^ -> ZN v  | INVD1    | 0.053 |   0.295 |    0.274 | 
     | us13/U211   | C v -> ZN ^  | AOI211D0 | 0.116 |   0.411 |    0.390 | 
     | us13/U131   | C1 ^ -> ZN v | OAI222D0 | 0.123 |   0.534 |    0.512 | 
     | us13/U50    | C v -> ZN ^  | AOI221D1 | 0.166 |   0.700 |    0.678 | 
     | us13/U126   | A3 ^ -> ZN v | ND4D4    | 0.091 |   0.791 |    0.770 | 
     | U1010       | A2 v -> ZN ^ | XNR2D1   | 0.122 |   0.913 |    0.891 | 
     | U1127       | A1 ^ -> Z v  | XOR4D0   | 0.202 |   1.115 |    1.094 | 
     | U1418       | A1 v -> ZN ^ | MOAI22D1 | 0.044 |   1.159 |    1.138 | 
     | sa02_reg_3_ | D ^          | DFQD1    | 0.000 |   1.159 |    1.138 | 
     +--------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin sa22_reg_1_/CP 
Endpoint:   sa22_reg_1_/D (^) checked with  leading edge of 'clk'
Beginpoint: sa02_reg_3_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.180
= Required Time                 1.138
- Arrival Time                  1.158
= Slack Time                   -0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     | sa02_reg_3_ | CP ^         |          |       |   0.000 |   -0.020 | 
     | sa02_reg_3_ | CP ^ -> Q v  | DFQD1    | 0.133 |   0.133 |    0.113 | 
     | us02/U73    | I v -> Z v   | BUFFD8   | 0.053 |   0.185 |    0.166 | 
     | us02/U22    | A1 v -> ZN ^ | ND2D1    | 0.048 |   0.233 |    0.213 | 
     | us02/U352   | I ^ -> ZN v  | INVD1    | 0.038 |   0.271 |    0.251 | 
     | us02/U205   | A1 v -> ZN ^ | CKND2D0  | 0.056 |   0.327 |    0.307 | 
     | us02/U311   | I ^ -> ZN v  | INVD1    | 0.032 |   0.359 |    0.339 | 
     | us02/U18    | B v -> ZN ^  | AOI21D1  | 0.059 |   0.418 |    0.398 | 
     | us02/U112   | B1 ^ -> ZN v | OAI221D2 | 0.067 |   0.484 |    0.464 | 
     | us02/U44    | B3 v -> ZN ^ | INR4D1   | 0.050 |   0.534 |    0.514 | 
     | us02/U169   | A2 ^ -> ZN v | OAI222D1 | 0.073 |   0.607 |    0.587 | 
     | us02/U6     | C v -> ZN ^  | AOI221D2 | 0.116 |   0.723 |    0.703 | 
     | us02/U168   | A1 ^ -> ZN v | ND4D2    | 0.070 |   0.793 |    0.773 | 
     | U866        | A1 v -> ZN ^ | XNR2D2   | 0.120 |   0.913 |    0.893 | 
     | U769        | A1 ^ -> Z v  | XOR4D0   | 0.201 |   1.114 |    1.094 | 
     | U1456       | A1 v -> ZN ^ | MOAI22D1 | 0.044 |   1.158 |    1.138 | 
     | sa22_reg_1_ | D ^          | DFQD1    | 0.000 |   1.158 |    1.138 | 
     +--------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin sa21_reg_7_/CP 
Endpoint:   sa21_reg_7_/D (^) checked with  leading edge of 'clk'
Beginpoint: sa30_reg_0_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.180
= Required Time                 1.133
- Arrival Time                  1.153
= Slack Time                   -0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     | sa30_reg_0_ | CP ^         |          |       |   0.000 |   -0.019 | 
     | sa30_reg_0_ | CP ^ -> Q v  | DFQD1    | 0.137 |   0.137 |    0.118 | 
     | us30/U179   | I v -> Z v   | BUFFD4   | 0.055 |   0.192 |    0.173 | 
     | us30/U119   | A1 v -> ZN ^ | ND2D1    | 0.066 |   0.258 |    0.238 | 
     | us30/U337   | I ^ -> ZN v  | INVD1    | 0.050 |   0.308 |    0.288 | 
     | us30/U174   | A2 v -> ZN ^ | NR2XD0   | 0.053 |   0.361 |    0.342 | 
     | us30/U167   | B1 ^ -> ZN v | OAI22D0  | 0.059 |   0.420 |    0.401 | 
     | us30/U349   | A2 v -> ZN ^ | NR4D0    | 0.072 |   0.491 |    0.472 | 
     | us30/U16    | A1 ^ -> ZN v | OAI22D0  | 0.057 |   0.549 |    0.529 | 
     | us30/U176   | C v -> ZN ^  | AOI221D1 | 0.124 |   0.673 |    0.654 | 
     | us30/U11    | A3 ^ -> ZN v | ND4D2    | 0.099 |   0.772 |    0.753 | 
     | U1016       | A1 v -> ZN ^ | XNR3D0   | 0.207 |   0.980 |    0.960 | 
     | U938        | A3 ^ -> Z v  | XOR3D1   | 0.113 |   1.093 |    1.073 | 
     | U911        | B2 v -> ZN ^ | OAI22D1  | 0.060 |   1.153 |    1.133 | 
     | sa21_reg_7_ | D ^          | DFQD1    | 0.000 |   1.153 |    1.133 | 
     +--------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin sa03_reg_1_/CP 
Endpoint:   sa03_reg_1_/D (^) checked with  leading edge of 'clk'
Beginpoint: sa10_reg_3_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.180
= Required Time                 1.135
- Arrival Time                  1.155
= Slack Time                   -0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     | sa10_reg_3_ | CP ^         |          |       |   0.000 |   -0.019 | 
     | sa10_reg_3_ | CP ^ -> Q v  | DFQD1    | 0.130 |   0.130 |    0.110 | 
     | us10/U309   | I v -> Z v   | BUFFD4   | 0.057 |   0.186 |    0.167 | 
     | us10/U51    | A1 v -> ZN ^ | ND2D1    | 0.049 |   0.235 |    0.216 | 
     | us10/U62    | I ^ -> ZN v  | INVD1    | 0.044 |   0.279 |    0.260 | 
     | us10/U191   | A1 v -> ZN ^ | ND2D0    | 0.049 |   0.329 |    0.309 | 
     | us10/U325   | I ^ -> ZN v  | INVD1    | 0.027 |   0.356 |    0.337 | 
     | us10/U464   | B v -> ZN ^  | AOI21D1  | 0.050 |   0.406 |    0.386 | 
     | us10/U9     | B1 ^ -> ZN v | OAI221D1 | 0.086 |   0.491 |    0.472 | 
     | us10/U39    | B1 v -> ZN ^ | INR4D2   | 0.075 |   0.567 |    0.548 | 
     | us10/U161   | A2 ^ -> ZN v | OAI222D1 | 0.069 |   0.636 |    0.617 | 
     | us10/U83    | C v -> ZN ^  | AOI221D2 | 0.114 |   0.750 |    0.731 | 
     | us10/U180   | A1 ^ -> ZN v | CKND2D2  | 0.043 |   0.793 |    0.774 | 
     | U1133       | A2 v -> ZN ^ | XNR2D1   | 0.104 |   0.897 |    0.877 | 
     | U1229       | A2 ^ -> Z v  | XOR4D0   | 0.210 |   1.106 |    1.087 | 
     | U1204       | A2 v -> ZN ^ | MOAI22D1 | 0.048 |   1.155 |    1.135 | 
     | sa03_reg_1_ | D ^          | DFQD1    | 0.000 |   1.155 |    1.135 | 
     +--------------------------------------------------------------------+ 

