

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Sat Apr 10 10:07:18 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      179|      179|  1.790 us|  1.790 us|  180|  180|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 180
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%p_addr = getelementptr i64 %p, i64 0, i64 2" [dfg_199.c:17]   --->   Operation 181 'getelementptr' 'p_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [2/2] (2.32ns)   --->   "%p_load = load i3 %p_addr" [dfg_199.c:17]   --->   Operation 182 'load' 'p_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%p_addr_1 = getelementptr i64 %p, i64 0, i64 3" [dfg_199.c:18]   --->   Operation 183 'getelementptr' 'p_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [2/2] (2.32ns)   --->   "%v_11 = load i3 %p_addr_1" [dfg_199.c:18]   --->   Operation 184 'load' 'v_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 5.84>
ST_2 : Operation 185 [1/2] (2.32ns)   --->   "%p_load = load i3 %p_addr" [dfg_199.c:17]   --->   Operation 185 'load' 'p_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%v_13 = trunc i64 %p_load" [dfg_199.c:17]   --->   Operation 186 'trunc' 'v_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/2] (2.32ns)   --->   "%v_11 = load i3 %p_addr_1" [dfg_199.c:18]   --->   Operation 187 'load' 'v_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 188 [1/1] (3.52ns)   --->   "%add_ln23 = add i64 %v_11, i64 20" [dfg_199.c:23]   --->   Operation 188 'add' 'add_ln23' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i16 %v_13" [dfg_199.c:22]   --->   Operation 189 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [68/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 190 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 191 [67/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 191 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 192 [66/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 192 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.07>
ST_6 : Operation 193 [65/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 193 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.07>
ST_7 : Operation 194 [64/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 194 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.07>
ST_8 : Operation 195 [63/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 195 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 196 [62/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 196 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.07>
ST_10 : Operation 197 [61/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 197 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.07>
ST_11 : Operation 198 [60/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 198 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.07>
ST_12 : Operation 199 [59/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 199 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 200 [58/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 200 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 201 [57/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 201 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 202 [56/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 202 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 203 [55/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 203 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 204 [54/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 204 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 205 [53/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 205 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 206 [52/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 206 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 207 [51/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 207 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 208 [50/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 208 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 209 [49/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 209 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 210 [48/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 210 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 211 [47/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 211 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 212 [46/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 212 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 213 [45/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 213 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 214 [44/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 214 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 215 [43/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 215 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 216 [42/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 216 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 217 [41/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 217 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 218 [40/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 218 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 219 [39/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 219 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 220 [38/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 220 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 221 [37/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 221 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 222 [36/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 222 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 223 [35/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 223 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 224 [34/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 224 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 225 [33/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 225 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 226 [32/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 226 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 227 [31/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 227 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 228 [30/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 228 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 229 [29/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 229 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 230 [28/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 230 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 231 [27/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 231 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 232 [26/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 232 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 233 [25/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 233 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 234 [24/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 234 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 235 [23/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 235 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 236 [22/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 236 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 237 [21/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 237 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 238 [20/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 238 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 239 [19/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 239 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 240 [18/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 240 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 241 [17/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 241 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 242 [16/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 242 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 243 [15/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 243 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 244 [14/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 244 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 245 [13/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 245 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 246 [12/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 246 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 247 [11/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 247 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 248 [10/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 248 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 249 [9/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 249 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 250 [8/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 250 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 251 [7/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 251 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 252 [6/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 252 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 253 [5/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 253 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 254 [4/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 254 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 255 [3/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 255 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 256 [2/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 256 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.07>
ST_70 : Operation 257 [1/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 257 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 3.52>
ST_71 : Operation 258 [1/1] (3.52ns)   --->   "%add_ln23_1 = add i64 %urem_ln22, i64 922" [dfg_199.c:23]   --->   Operation 258 'add' 'add_ln23_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.07>
ST_72 : Operation 259 [11/11] (5.07ns)   --->   "%urem_ln22_1 = urem i64 52, i64 %add_ln23_1" [dfg_199.c:22]   --->   Operation 259 'urem' 'urem_ln22_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 6> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.07>
ST_73 : Operation 260 [10/11] (5.07ns)   --->   "%urem_ln22_1 = urem i64 52, i64 %add_ln23_1" [dfg_199.c:22]   --->   Operation 260 'urem' 'urem_ln22_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 6> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.07>
ST_74 : Operation 261 [9/11] (5.07ns)   --->   "%urem_ln22_1 = urem i64 52, i64 %add_ln23_1" [dfg_199.c:22]   --->   Operation 261 'urem' 'urem_ln22_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 6> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.07>
ST_75 : Operation 262 [8/11] (5.07ns)   --->   "%urem_ln22_1 = urem i64 52, i64 %add_ln23_1" [dfg_199.c:22]   --->   Operation 262 'urem' 'urem_ln22_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 6> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.07>
ST_76 : Operation 263 [7/11] (5.07ns)   --->   "%urem_ln22_1 = urem i64 52, i64 %add_ln23_1" [dfg_199.c:22]   --->   Operation 263 'urem' 'urem_ln22_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 6> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.07>
ST_77 : Operation 264 [6/11] (5.07ns)   --->   "%urem_ln22_1 = urem i64 52, i64 %add_ln23_1" [dfg_199.c:22]   --->   Operation 264 'urem' 'urem_ln22_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 6> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.07>
ST_78 : Operation 265 [5/11] (5.07ns)   --->   "%urem_ln22_1 = urem i64 52, i64 %add_ln23_1" [dfg_199.c:22]   --->   Operation 265 'urem' 'urem_ln22_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 6> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.07>
ST_79 : Operation 266 [4/11] (5.07ns)   --->   "%urem_ln22_1 = urem i64 52, i64 %add_ln23_1" [dfg_199.c:22]   --->   Operation 266 'urem' 'urem_ln22_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 6> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.07>
ST_80 : Operation 267 [3/11] (5.07ns)   --->   "%urem_ln22_1 = urem i64 52, i64 %add_ln23_1" [dfg_199.c:22]   --->   Operation 267 'urem' 'urem_ln22_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 6> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.07>
ST_81 : Operation 268 [2/11] (5.07ns)   --->   "%urem_ln22_1 = urem i64 52, i64 %add_ln23_1" [dfg_199.c:22]   --->   Operation 268 'urem' 'urem_ln22_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 6> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.07>
ST_82 : Operation 269 [1/11] (5.07ns)   --->   "%urem_ln22_1 = urem i64 52, i64 %add_ln23_1" [dfg_199.c:22]   --->   Operation 269 'urem' 'urem_ln22_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 6> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.13>
ST_83 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i6 %urem_ln22_1" [dfg_199.c:24]   --->   Operation 270 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i6 %trunc_ln24" [dfg_199.c:24]   --->   Operation 271 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 272 [1/1] (0.99ns)   --->   "%xor_ln24 = xor i64 %v_11, i64 %sext_ln22" [dfg_199.c:24]   --->   Operation 272 'xor' 'xor_ln24' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24 = add i64 %v_11, i64 %xor_ln24" [dfg_199.c:24]   --->   Operation 273 'add' 'add_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_83 : Operation 274 [1/1] (1.82ns)   --->   "%add_ln24_2 = add i9 %zext_ln24, i9 268" [dfg_199.c:24]   --->   Operation 274 'add' 'add_ln24_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i9 %add_ln24_2" [dfg_199.c:24]   --->   Operation 275 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 276 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln24_1 = add i64 %zext_ln24_1, i64 %add_ln24" [dfg_199.c:24]   --->   Operation 276 'add' 'add_ln24_1' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 84 <SV = 83> <Delay = 5.07>
ST_84 : Operation 277 [68/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 277 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.07>
ST_85 : Operation 278 [67/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 278 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 5.07>
ST_86 : Operation 279 [66/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 279 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.07>
ST_87 : Operation 280 [65/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 280 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 5.07>
ST_88 : Operation 281 [64/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 281 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 5.07>
ST_89 : Operation 282 [63/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 282 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 5.07>
ST_90 : Operation 283 [62/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 283 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 5.07>
ST_91 : Operation 284 [61/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 284 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 5.07>
ST_92 : Operation 285 [60/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 285 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 5.07>
ST_93 : Operation 286 [59/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 286 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 5.07>
ST_94 : Operation 287 [58/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 287 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 5.07>
ST_95 : Operation 288 [57/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 288 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 5.07>
ST_96 : Operation 289 [56/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 289 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 5.07>
ST_97 : Operation 290 [55/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 290 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 5.07>
ST_98 : Operation 291 [54/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 291 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 5.07>
ST_99 : Operation 292 [53/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 292 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 5.07>
ST_100 : Operation 293 [52/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 293 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.07>
ST_101 : Operation 294 [51/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 294 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 5.07>
ST_102 : Operation 295 [50/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 295 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 5.07>
ST_103 : Operation 296 [49/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 296 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.07>
ST_104 : Operation 297 [48/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 297 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 5.07>
ST_105 : Operation 298 [47/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 298 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 5.07>
ST_106 : Operation 299 [46/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 299 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 5.07>
ST_107 : Operation 300 [45/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 300 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 5.07>
ST_108 : Operation 301 [44/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 301 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 5.07>
ST_109 : Operation 302 [43/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 302 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 5.07>
ST_110 : Operation 303 [42/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 303 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 5.07>
ST_111 : Operation 304 [41/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 304 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 5.07>
ST_112 : Operation 305 [40/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 305 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 5.07>
ST_113 : Operation 306 [39/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 306 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 5.07>
ST_114 : Operation 307 [38/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 307 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 5.07>
ST_115 : Operation 308 [37/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 308 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 5.07>
ST_116 : Operation 309 [36/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 309 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 5.07>
ST_117 : Operation 310 [35/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 310 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 5.07>
ST_118 : Operation 311 [34/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 311 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 5.07>
ST_119 : Operation 312 [33/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 312 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 5.07>
ST_120 : Operation 313 [32/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 313 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 5.07>
ST_121 : Operation 314 [31/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 314 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 5.07>
ST_122 : Operation 315 [30/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 315 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 6.68>
ST_123 : Operation 316 [1/1] (0.00ns)   --->   "%p_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_5" [dfg_199.c:7]   --->   Operation 316 'read' 'p_5_read' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 317 [1/1] (0.00ns)   --->   "%v = trunc i32 %p_5_read" [dfg_199.c:20]   --->   Operation 317 'trunc' 'v' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 318 [1/1] (0.00ns)   --->   "%result = trunc i32 %p_5_read" [dfg_199.c:21]   --->   Operation 318 'trunc' 'result' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i16 %v_13" [dfg_199.c:23]   --->   Operation 319 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 320 [29/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 320 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i5 %result" [dfg_199.c:25]   --->   Operation 321 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 322 [1/1] (4.59ns)   --->   "%shl_ln25 = shl i64 %p_load, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 322 'shl' 'shl_ln25' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 323 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %shl_ln25, i32 63" [dfg_199.c:25]   --->   Operation 323 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i16 %v" [dfg_199.c:26]   --->   Operation 324 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 325 [1/1] (2.55ns)   --->   "%add_ln26 = add i32 %p_5_read, i32 44" [dfg_199.c:26]   --->   Operation 325 'add' 'add_ln26' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 326 [21/21] (4.13ns)   --->   "%sdiv_ln26 = sdiv i32 %sext_ln26, i32 %add_ln26" [dfg_199.c:26]   --->   Operation 326 'sdiv' 'sdiv_ln26' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 327 [1/1] (2.49ns)   --->   "%add_ln28 = add i30 %sext_ln23, i30 604317043" [dfg_199.c:28]   --->   Operation 327 'add' 'add_ln28' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i30 %add_ln28" [dfg_199.c:29]   --->   Operation 328 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 329 [1/1] (2.55ns)   --->   "%sub_ln29 = sub i32 568, i32 %p_5_read" [dfg_199.c:29]   --->   Operation 329 'sub' 'sub_ln29' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 330 [35/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 330 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 6.97>
ST_124 : Operation 331 [28/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 331 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln25_2 = sext i64 %shl_ln25" [dfg_199.c:25]   --->   Operation 332 'sext' 'sext_ln25_2' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 333 [5/5] (6.97ns)   --->   "%mul_ln25 = mul i129 %sext_ln25_2, i129 28792547841279387776" [dfg_199.c:25]   --->   Operation 333 'mul' 'mul_ln25' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 334 [20/21] (4.13ns)   --->   "%sdiv_ln26 = sdiv i32 %sext_ln26, i32 %add_ln26" [dfg_199.c:26]   --->   Operation 334 'sdiv' 'sdiv_ln26' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 335 [34/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 335 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 6.97>
ST_125 : Operation 336 [27/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 336 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 337 [4/5] (6.97ns)   --->   "%mul_ln25 = mul i129 %sext_ln25_2, i129 28792547841279387776" [dfg_199.c:25]   --->   Operation 337 'mul' 'mul_ln25' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 338 [19/21] (4.13ns)   --->   "%sdiv_ln26 = sdiv i32 %sext_ln26, i32 %add_ln26" [dfg_199.c:26]   --->   Operation 338 'sdiv' 'sdiv_ln26' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 339 [33/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 339 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 6.97>
ST_126 : Operation 340 [26/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 340 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 341 [3/5] (6.97ns)   --->   "%mul_ln25 = mul i129 %sext_ln25_2, i129 28792547841279387776" [dfg_199.c:25]   --->   Operation 341 'mul' 'mul_ln25' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 342 [18/21] (4.13ns)   --->   "%sdiv_ln26 = sdiv i32 %sext_ln26, i32 %add_ln26" [dfg_199.c:26]   --->   Operation 342 'sdiv' 'sdiv_ln26' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 343 [32/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 343 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 6.97>
ST_127 : Operation 344 [25/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 344 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 345 [2/5] (6.97ns)   --->   "%mul_ln25 = mul i129 %sext_ln25_2, i129 28792547841279387776" [dfg_199.c:25]   --->   Operation 345 'mul' 'mul_ln25' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 346 [17/21] (4.13ns)   --->   "%sdiv_ln26 = sdiv i32 %sext_ln26, i32 %add_ln26" [dfg_199.c:26]   --->   Operation 346 'sdiv' 'sdiv_ln26' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 347 [31/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 347 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 6.97>
ST_128 : Operation 348 [24/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 348 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 349 [1/5] (6.97ns)   --->   "%mul_ln25 = mul i129 %sext_ln25_2, i129 28792547841279387776" [dfg_199.c:25]   --->   Operation 349 'mul' 'mul_ln25' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 350 [16/21] (4.13ns)   --->   "%sdiv_ln26 = sdiv i32 %sext_ln26, i32 %add_ln26" [dfg_199.c:26]   --->   Operation 350 'sdiv' 'sdiv_ln26' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 351 [30/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 351 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 5.38>
ST_129 : Operation 352 [23/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 352 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 353 [1/1] (5.38ns)   --->   "%sub_ln25 = sub i129 0, i129 %mul_ln25" [dfg_199.c:25]   --->   Operation 353 'sub' 'sub_ln25' <Predicate = true> <Delay = 5.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i129.i32.i32, i129 %sub_ln25, i32 97, i32 128" [dfg_199.c:25]   --->   Operation 354 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 355 [15/21] (4.13ns)   --->   "%sdiv_ln26 = sdiv i32 %sext_ln26, i32 %add_ln26" [dfg_199.c:26]   --->   Operation 355 'sdiv' 'sdiv_ln26' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 356 [29/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 356 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 5.10>
ST_130 : Operation 357 [22/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 357 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25_1)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i129.i32.i32, i129 %mul_ln25, i32 97, i32 128" [dfg_199.c:25]   --->   Operation 358 'partselect' 'tmp_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_130 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25_1)   --->   "%select_ln25 = select i1 %tmp, i32 %tmp_1, i32 %tmp_2" [dfg_199.c:25]   --->   Operation 359 'select' 'select_ln25' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_130 : Operation 360 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln25_1 = sub i32 0, i32 %select_ln25" [dfg_199.c:25]   --->   Operation 360 'sub' 'sub_ln25_1' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node add_ln25)   --->   "%select_ln25_1 = select i1 %tmp, i32 %tmp_1, i32 %sub_ln25_1" [dfg_199.c:25]   --->   Operation 361 'select' 'select_ln25_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_130 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln25)   --->   "%sext_ln25 = sext i32 %select_ln25_1" [dfg_199.c:25]   --->   Operation 362 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 363 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln25 = add i33 %sext_ln25, i33 830865201" [dfg_199.c:25]   --->   Operation 363 'add' 'add_ln25' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 364 [14/21] (4.13ns)   --->   "%sdiv_ln26 = sdiv i32 %sext_ln26, i32 %add_ln26" [dfg_199.c:26]   --->   Operation 364 'sdiv' 'sdiv_ln26' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 365 [28/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 365 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 5.07>
ST_131 : Operation 366 [21/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 366 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 367 [13/21] (4.13ns)   --->   "%sdiv_ln26 = sdiv i32 %sext_ln26, i32 %add_ln26" [dfg_199.c:26]   --->   Operation 367 'sdiv' 'sdiv_ln26' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 368 [27/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 368 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 5.07>
ST_132 : Operation 369 [20/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 369 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 370 [12/21] (4.13ns)   --->   "%sdiv_ln26 = sdiv i32 %sext_ln26, i32 %add_ln26" [dfg_199.c:26]   --->   Operation 370 'sdiv' 'sdiv_ln26' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 371 [26/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 371 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 5.07>
ST_133 : Operation 372 [19/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 372 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 373 [11/21] (4.13ns)   --->   "%sdiv_ln26 = sdiv i32 %sext_ln26, i32 %add_ln26" [dfg_199.c:26]   --->   Operation 373 'sdiv' 'sdiv_ln26' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 374 [25/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 374 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 5.07>
ST_134 : Operation 375 [18/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 375 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 376 [10/21] (4.13ns)   --->   "%sdiv_ln26 = sdiv i32 %sext_ln26, i32 %add_ln26" [dfg_199.c:26]   --->   Operation 376 'sdiv' 'sdiv_ln26' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 377 [24/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 377 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 5.07>
ST_135 : Operation 378 [17/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 378 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 379 [9/21] (4.13ns)   --->   "%sdiv_ln26 = sdiv i32 %sext_ln26, i32 %add_ln26" [dfg_199.c:26]   --->   Operation 379 'sdiv' 'sdiv_ln26' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 380 [23/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 380 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 5.07>
ST_136 : Operation 381 [16/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 381 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 382 [8/21] (4.13ns)   --->   "%sdiv_ln26 = sdiv i32 %sext_ln26, i32 %add_ln26" [dfg_199.c:26]   --->   Operation 382 'sdiv' 'sdiv_ln26' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 383 [22/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 383 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 5.07>
ST_137 : Operation 384 [15/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 384 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 385 [7/21] (4.13ns)   --->   "%sdiv_ln26 = sdiv i32 %sext_ln26, i32 %add_ln26" [dfg_199.c:26]   --->   Operation 385 'sdiv' 'sdiv_ln26' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 386 [21/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 386 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 5.07>
ST_138 : Operation 387 [14/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 387 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 388 [6/21] (4.13ns)   --->   "%sdiv_ln26 = sdiv i32 %sext_ln26, i32 %add_ln26" [dfg_199.c:26]   --->   Operation 388 'sdiv' 'sdiv_ln26' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 389 [20/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 389 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 5.07>
ST_139 : Operation 390 [13/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 390 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 391 [5/21] (4.13ns)   --->   "%sdiv_ln26 = sdiv i32 %sext_ln26, i32 %add_ln26" [dfg_199.c:26]   --->   Operation 391 'sdiv' 'sdiv_ln26' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 392 [19/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 392 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 5.07>
ST_140 : Operation 393 [12/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 393 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 394 [4/21] (4.13ns)   --->   "%sdiv_ln26 = sdiv i32 %sext_ln26, i32 %add_ln26" [dfg_199.c:26]   --->   Operation 394 'sdiv' 'sdiv_ln26' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 395 [18/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 395 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 5.07>
ST_141 : Operation 396 [11/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 396 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 397 [3/21] (4.13ns)   --->   "%sdiv_ln26 = sdiv i32 %sext_ln26, i32 %add_ln26" [dfg_199.c:26]   --->   Operation 397 'sdiv' 'sdiv_ln26' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 398 [17/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 398 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 5.07>
ST_142 : Operation 399 [10/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 399 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 400 [2/21] (4.13ns)   --->   "%sdiv_ln26 = sdiv i32 %sext_ln26, i32 %add_ln26" [dfg_199.c:26]   --->   Operation 400 'sdiv' 'sdiv_ln26' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 401 [16/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 401 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 6.28>
ST_143 : Operation 402 [9/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 402 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 403 [1/21] (4.13ns)   --->   "%sdiv_ln26 = sdiv i32 %sext_ln26, i32 %add_ln26" [dfg_199.c:26]   --->   Operation 403 'sdiv' 'sdiv_ln26' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i17 %sdiv_ln26" [dfg_199.c:26]   --->   Operation 404 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i17 %trunc_ln26" [dfg_199.c:26]   --->   Operation 405 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 406 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln26 = mul i25 %sext_ln26_1, i25 81" [dfg_199.c:26]   --->   Operation 406 'mul' 'mul_ln26' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 407 [15/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 407 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 5.07>
ST_144 : Operation 408 [8/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 408 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 409 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln26 = mul i25 %sext_ln26_1, i25 81" [dfg_199.c:26]   --->   Operation 409 'mul' 'mul_ln26' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 410 [14/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 410 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 5.07>
ST_145 : Operation 411 [7/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 411 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 412 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln26 = mul i25 %sext_ln26_1, i25 81" [dfg_199.c:26]   --->   Operation 412 'mul' 'mul_ln26' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 413 [13/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 413 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 5.07>
ST_146 : Operation 414 [6/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 414 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 415 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln26 = mul i25 %sext_ln26_1, i25 81" [dfg_199.c:26]   --->   Operation 415 'mul' 'mul_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln25_1 = sext i25 %mul_ln26" [dfg_199.c:25]   --->   Operation 416 'sext' 'sext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 417 [1/1] (0.99ns)   --->   "%or_ln25 = or i33 %add_ln25, i33 %sext_ln25_1" [dfg_199.c:25]   --->   Operation 417 'or' 'or_ln25' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 418 [12/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 418 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 6.41>
ST_147 : Operation 419 [5/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 419 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln25_3 = sext i33 %or_ln25" [dfg_199.c:25]   --->   Operation 420 'sext' 'sext_ln25_3' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 421 [6/6] (6.41ns)   --->   "%v_7 = sitofp i64 %sext_ln25_3" [dfg_199.c:25]   --->   Operation 421 'sitofp' 'v_7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_147 : Operation 422 [11/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 422 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 6.41>
ST_148 : Operation 423 [4/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 423 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 424 [5/6] (6.41ns)   --->   "%v_7 = sitofp i64 %sext_ln25_3" [dfg_199.c:25]   --->   Operation 424 'sitofp' 'v_7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_148 : Operation 425 [10/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 425 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 6.41>
ST_149 : Operation 426 [3/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 426 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 427 [4/6] (6.41ns)   --->   "%v_7 = sitofp i64 %sext_ln25_3" [dfg_199.c:25]   --->   Operation 427 'sitofp' 'v_7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_149 : Operation 428 [9/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 428 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 6.41>
ST_150 : Operation 429 [2/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 429 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 430 [3/6] (6.41ns)   --->   "%v_7 = sitofp i64 %sext_ln25_3" [dfg_199.c:25]   --->   Operation 430 'sitofp' 'v_7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_150 : Operation 431 [8/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 431 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 6.41>
ST_151 : Operation 432 [1/68] (5.07ns)   --->   "%v_11_1 = urem i64 18446744073709517083, i64 %add_ln24_1" [dfg_199.c:22]   --->   Operation 432 'urem' 'v_11_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 433 [2/6] (6.41ns)   --->   "%v_7 = sitofp i64 %sext_ln25_3" [dfg_199.c:25]   --->   Operation 433 'sitofp' 'v_7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_151 : Operation 434 [7/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 434 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 6.41>
ST_152 : Operation 435 [1/6] (6.41ns)   --->   "%v_7 = sitofp i64 %sext_ln25_3" [dfg_199.c:25]   --->   Operation 435 'sitofp' 'v_7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_152 : Operation 436 [1/1] (3.52ns)   --->   "%sub_ln27 = sub i64 %v_11_1, i64 %v_11" [dfg_199.c:27]   --->   Operation 436 'sub' 'sub_ln27' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 437 [6/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 437 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 6.41>
ST_153 : Operation 438 [6/6] (6.41ns)   --->   "%conv = uitofp i64 %sub_ln27" [dfg_199.c:27]   --->   Operation 438 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_153 : Operation 439 [5/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 439 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 7.25>
ST_154 : Operation 440 [5/5] (7.25ns)   --->   "%add = fadd i32 %v_7, i32 4.69425e+08" [dfg_199.c:27]   --->   Operation 440 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 441 [5/6] (6.41ns)   --->   "%conv = uitofp i64 %sub_ln27" [dfg_199.c:27]   --->   Operation 441 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_154 : Operation 442 [4/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 442 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 7.25>
ST_155 : Operation 443 [4/5] (7.25ns)   --->   "%add = fadd i32 %v_7, i32 4.69425e+08" [dfg_199.c:27]   --->   Operation 443 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 444 [4/6] (6.41ns)   --->   "%conv = uitofp i64 %sub_ln27" [dfg_199.c:27]   --->   Operation 444 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_155 : Operation 445 [3/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 445 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.25>
ST_156 : Operation 446 [3/5] (7.25ns)   --->   "%add = fadd i32 %v_7, i32 4.69425e+08" [dfg_199.c:27]   --->   Operation 446 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 447 [3/6] (6.41ns)   --->   "%conv = uitofp i64 %sub_ln27" [dfg_199.c:27]   --->   Operation 447 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_156 : Operation 448 [2/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 448 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.25>
ST_157 : Operation 449 [2/5] (7.25ns)   --->   "%add = fadd i32 %v_7, i32 4.69425e+08" [dfg_199.c:27]   --->   Operation 449 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 450 [2/6] (6.41ns)   --->   "%conv = uitofp i64 %sub_ln27" [dfg_199.c:27]   --->   Operation 450 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_157 : Operation 451 [1/35] (4.13ns)   --->   "%srem_ln28 = srem i32 %sext_ln29, i32 %sub_ln29" [dfg_199.c:28]   --->   Operation 451 'srem' 'srem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 7.25>
ST_158 : Operation 452 [1/5] (7.25ns)   --->   "%add = fadd i32 %v_7, i32 4.69425e+08" [dfg_199.c:27]   --->   Operation 452 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 453 [1/6] (6.41ns)   --->   "%conv = uitofp i64 %sub_ln27" [dfg_199.c:27]   --->   Operation 453 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_158 : Operation 454 [6/6] (6.41ns)   --->   "%conv1 = sitofp i32 %srem_ln28" [dfg_199.c:27]   --->   Operation 454 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 159 <SV = 158> <Delay = 7.25>
ST_159 : Operation 455 [5/5] (7.25ns)   --->   "%add1 = fadd i32 %add, i32 %conv" [dfg_199.c:27]   --->   Operation 455 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 456 [5/6] (6.41ns)   --->   "%conv1 = sitofp i32 %srem_ln28" [dfg_199.c:27]   --->   Operation 456 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.25>
ST_160 : Operation 457 [4/5] (7.25ns)   --->   "%add1 = fadd i32 %add, i32 %conv" [dfg_199.c:27]   --->   Operation 457 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 458 [4/6] (6.41ns)   --->   "%conv1 = sitofp i32 %srem_ln28" [dfg_199.c:27]   --->   Operation 458 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 161 <SV = 160> <Delay = 7.25>
ST_161 : Operation 459 [3/5] (7.25ns)   --->   "%add1 = fadd i32 %add, i32 %conv" [dfg_199.c:27]   --->   Operation 459 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 460 [3/6] (6.41ns)   --->   "%conv1 = sitofp i32 %srem_ln28" [dfg_199.c:27]   --->   Operation 460 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 162 <SV = 161> <Delay = 7.25>
ST_162 : Operation 461 [2/5] (7.25ns)   --->   "%add1 = fadd i32 %add, i32 %conv" [dfg_199.c:27]   --->   Operation 461 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 462 [2/6] (6.41ns)   --->   "%conv1 = sitofp i32 %srem_ln28" [dfg_199.c:27]   --->   Operation 462 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 163 <SV = 162> <Delay = 7.25>
ST_163 : Operation 463 [1/5] (7.25ns)   --->   "%add1 = fadd i32 %add, i32 %conv" [dfg_199.c:27]   --->   Operation 463 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 464 [1/6] (6.41ns)   --->   "%conv1 = sitofp i32 %srem_ln28" [dfg_199.c:27]   --->   Operation 464 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 164 <SV = 163> <Delay = 5.70>
ST_164 : Operation 465 [4/4] (5.70ns)   --->   "%mul = fmul i32 %add1, i32 %conv1" [dfg_199.c:27]   --->   Operation 465 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 5.70>
ST_165 : Operation 466 [3/4] (5.70ns)   --->   "%mul = fmul i32 %add1, i32 %conv1" [dfg_199.c:27]   --->   Operation 466 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 5.70>
ST_166 : Operation 467 [2/4] (5.70ns)   --->   "%mul = fmul i32 %add1, i32 %conv1" [dfg_199.c:27]   --->   Operation 467 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 5.70>
ST_167 : Operation 468 [1/4] (5.70ns)   --->   "%mul = fmul i32 %add1, i32 %conv1" [dfg_199.c:27]   --->   Operation 468 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 5.70>
ST_168 : Operation 469 [4/4] (5.70ns)   --->   "%dc = fmul i32 %mul, i32 -7.20086e+09" [dfg_199.c:27]   --->   Operation 469 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 5.70>
ST_169 : Operation 470 [3/4] (5.70ns)   --->   "%dc = fmul i32 %mul, i32 -7.20086e+09" [dfg_199.c:27]   --->   Operation 470 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 5.70>
ST_170 : Operation 471 [2/4] (5.70ns)   --->   "%dc = fmul i32 %mul, i32 -7.20086e+09" [dfg_199.c:27]   --->   Operation 471 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 5.70>
ST_171 : Operation 472 [1/4] (5.70ns)   --->   "%dc = fmul i32 %mul, i32 -7.20086e+09" [dfg_199.c:27]   --->   Operation 472 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 2.88>
ST_172 : Operation 473 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 473 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 474 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i32 %data_V"   --->   Operation 475 'trunc' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_10" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 476 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 477 [1/1] (1.91ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 477 'add' 'add_ln341' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 478 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 478 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 479 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_10"   --->   Operation 479 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 480 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 481 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 481 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 173 <SV = 172> <Delay = 4.42>
ST_173 : Operation 482 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_11, i1 0"   --->   Operation 482 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 483 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 484 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 484 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 485 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 485 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i63 %zext_ln15, i63 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 486 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i63 %zext_ln15, i63 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 487 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V, i32 24"   --->   Operation 488 'bitselect' 'tmp_9' <Predicate = (isNeg)> <Delay = 0.00>
ST_173 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp_9"   --->   Operation 489 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_173 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_1, i32 24, i32 39"   --->   Operation 490 'partselect' 'tmp_6' <Predicate = (!isNeg)> <Delay = 0.00>
ST_173 : Operation 491 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i16 %zext_ln662, i16 %tmp_6"   --->   Operation 491 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 174 <SV = 173> <Delay = 6.58>
ST_174 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 492 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 493 [1/1] (2.07ns)   --->   "%result_V_2 = sub i16 0, i16 %val"   --->   Operation 493 'sub' 'result_V_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%result_V = select i1 %p_Result_s, i16 %result_V_2, i16 %val" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 494 'select' 'result_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_174 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%sext_ln30 = sext i16 %result_V" [dfg_199.c:30]   --->   Operation 495 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 496 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln30 = add i64 %v_11, i64 %sext_ln30" [dfg_199.c:30]   --->   Operation 496 'add' 'add_ln30' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 497 [1/1] (0.99ns)   --->   "%xor_ln30 = xor i64 %add_ln30, i64 18446744073709551615" [dfg_199.c:30]   --->   Operation 497 'xor' 'xor_ln30' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 498 [1/1] (0.99ns)   --->   "%xor_ln30_1 = xor i32 %p_5_read, i32 4294967295" [dfg_199.c:30]   --->   Operation 498 'xor' 'xor_ln30_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 6.97>
ST_175 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i32 %xor_ln30_1" [dfg_199.c:30]   --->   Operation 499 'sext' 'sext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 500 [5/5] (6.97ns)   --->   "%mul_ln30 = mul i64 %sext_ln30_1, i64 %xor_ln30" [dfg_199.c:30]   --->   Operation 500 'mul' 'mul_ln30' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 6.97>
ST_176 : Operation 501 [4/5] (6.97ns)   --->   "%mul_ln30 = mul i64 %sext_ln30_1, i64 %xor_ln30" [dfg_199.c:30]   --->   Operation 501 'mul' 'mul_ln30' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 6.97>
ST_177 : Operation 502 [3/5] (6.97ns)   --->   "%mul_ln30 = mul i64 %sext_ln30_1, i64 %xor_ln30" [dfg_199.c:30]   --->   Operation 502 'mul' 'mul_ln30' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 6.97>
ST_178 : Operation 503 [2/5] (6.97ns)   --->   "%mul_ln30 = mul i64 %sext_ln30_1, i64 %xor_ln30" [dfg_199.c:30]   --->   Operation 503 'mul' 'mul_ln30' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 6.97>
ST_179 : Operation 504 [1/5] (6.97ns)   --->   "%mul_ln30 = mul i64 %sext_ln30_1, i64 %xor_ln30" [dfg_199.c:30]   --->   Operation 504 'mul' 'mul_ln30' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 2.77>
ST_180 : Operation 505 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 0"   --->   Operation 505 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 506 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 506 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 507 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 507 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 508 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 508 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 509 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_5"   --->   Operation 509 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 510 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 510 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 511 [1/1] (2.77ns)   --->   "%result_1 = icmp_eq  i64 %mul_ln30, i64 0" [dfg_199.c:30]   --->   Operation 511 'icmp' 'result_1' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i1 %result_1" [dfg_199.c:30]   --->   Operation 512 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 513 [1/1] (0.00ns)   --->   "%ret_ln31 = ret i8 %zext_ln30" [dfg_199.c:31]   --->   Operation 513 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ p_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_addr                                (getelementptr ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_addr_1                              (getelementptr ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_load                                (load          ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000]
v_13                                  (trunc         ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000]
v_11                                  (load          ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
add_ln23                              (add           ) [ 0001111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln22                             (sext          ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
urem_ln22                             (urem          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln23_1                            (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
urem_ln22_1                           (urem          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln24                            (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24                             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln24                              (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln24                              (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln24_2                            (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_1                           (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln24_1                            (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000]
p_5_read                              (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111000000]
v                                     (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result                                (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln23                             (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln25                             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln25                              (shl           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000]
tmp                                   (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000]
sext_ln26                             (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111110000000000000000000000000000000000000]
add_ln26                              (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111110000000000000000000000000000000000000]
add_ln28                              (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln29                             (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111100000000000000000000000]
sub_ln29                              (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111100000000000000000000000]
sext_ln25_2                           (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000]
mul_ln25                              (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000]
sub_ln25                              (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                                 (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
tmp_2                                 (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln25                           (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln25_1                            (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln25_1                         (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln25                             (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln25                              (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000000000000000000000000]
sdiv_ln26                             (sdiv          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln26                            (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln26_1                           (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000]
mul_ln26                              (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln25_1                           (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln25                               (or            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000]
sext_ln25_3                           (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000]
v_11_1                                (urem          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000]
v_7                                   (sitofp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000]
sub_ln27                              (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000]
srem_ln28                             (srem          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000]
add                                   (fadd          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000]
conv                                  (uitofp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000]
add1                                  (fadd          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000]
conv1                                 (sitofp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000]
mul                                   (fmul          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000]
dc                                    (fmul          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000]
data_V                                (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000]
tmp_10                                (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11                                (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
zext_ln341                            (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln341                             (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                                 (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
sub_ln1311                            (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311                           (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                                   (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
mantissa                              (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15                             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast      (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast_cast (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                                   (lshr          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_1                                 (shl           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                                 (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln662                            (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                                 (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val                                   (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
p_Result_s                            (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_2                            (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V                              (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln30                             (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln30                              (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln30                              (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110]
xor_ln30_1                            (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000]
sext_ln30_1                           (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110]
mul_ln30                              (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
specbitsmap_ln0                       (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0                     (spectopmodule ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_1                              (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln30                             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln31                              (ret           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i129.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i63.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="p_5_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_5_read/123 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="3" slack="0"/>
<pin id="116" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="0"/>
<pin id="125" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="126" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="127" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="64" slack="0"/>
<pin id="128" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 v_11/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_1/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/154 add1/159 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/164 dc/168 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv/153 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="33" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="v_7/147 conv1/158 "/>
</bind>
</comp>

<comp id="155" class="1005" name="reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_7 conv1 "/>
</bind>
</comp>

<comp id="161" class="1005" name="reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add add1 "/>
</bind>
</comp>

<comp id="167" class="1005" name="reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul dc "/>
</bind>
</comp>

<comp id="172" class="1004" name="v_13_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v_13/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln23_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="6" slack="0"/>
<pin id="179" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sext_ln22_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="1"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="0"/>
<pin id="187" dir="0" index="1" bw="64" slack="1"/>
<pin id="188" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln22/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln23_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="1"/>
<pin id="192" dir="0" index="1" bw="11" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/71 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="1"/>
<pin id="198" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln22_1/72 "/>
</bind>
</comp>

<comp id="200" class="1004" name="trunc_ln24_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="1"/>
<pin id="202" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/83 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln24_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/83 "/>
</bind>
</comp>

<comp id="207" class="1004" name="xor_ln24_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="81"/>
<pin id="209" dir="0" index="1" bw="16" slack="80"/>
<pin id="210" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/83 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln24_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="81"/>
<pin id="213" dir="0" index="1" bw="64" slack="0"/>
<pin id="214" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/83 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln24_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="0" index="1" bw="9" slack="0"/>
<pin id="219" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_2/83 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln24_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="9" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/83 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln24_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="9" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/83 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="1"/>
<pin id="235" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="v_11_1/84 "/>
</bind>
</comp>

<comp id="237" class="1004" name="v_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v/123 "/>
</bind>
</comp>

<comp id="241" class="1004" name="result_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="result/123 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sext_ln23_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="121"/>
<pin id="247" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/123 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln25_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/123 "/>
</bind>
</comp>

<comp id="252" class="1004" name="shl_ln25_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="121"/>
<pin id="254" dir="0" index="1" bw="5" slack="0"/>
<pin id="255" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25/123 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="64" slack="0"/>
<pin id="260" dir="0" index="2" bw="7" slack="0"/>
<pin id="261" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/123 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sext_ln26_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/123 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln26_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="7" slack="0"/>
<pin id="272" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/123 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="17" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln26/123 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln28_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="0"/>
<pin id="283" dir="0" index="1" bw="30" slack="0"/>
<pin id="284" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/123 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sext_ln29_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="30" slack="0"/>
<pin id="289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/123 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sub_ln29_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/123 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="31" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln28/123 "/>
</bind>
</comp>

<comp id="303" class="1004" name="sext_ln25_2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="1"/>
<pin id="305" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25_2/124 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="0" index="1" bw="66" slack="0"/>
<pin id="309" dir="1" index="2" bw="129" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25/124 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sub_ln25_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="129" slack="1"/>
<pin id="315" dir="1" index="2" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25/129 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="129" slack="0"/>
<pin id="320" dir="0" index="2" bw="8" slack="0"/>
<pin id="321" dir="0" index="3" bw="9" slack="0"/>
<pin id="322" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/129 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="129" slack="2"/>
<pin id="330" dir="0" index="2" bw="8" slack="0"/>
<pin id="331" dir="0" index="3" bw="9" slack="0"/>
<pin id="332" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/130 "/>
</bind>
</comp>

<comp id="336" class="1004" name="select_ln25_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="7"/>
<pin id="338" dir="0" index="1" bw="32" slack="1"/>
<pin id="339" dir="0" index="2" bw="32" slack="0"/>
<pin id="340" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/130 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sub_ln25_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25_1/130 "/>
</bind>
</comp>

<comp id="348" class="1004" name="select_ln25_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="7"/>
<pin id="350" dir="0" index="1" bw="32" slack="1"/>
<pin id="351" dir="0" index="2" bw="32" slack="0"/>
<pin id="352" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/130 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sext_ln25_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/130 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln25_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="31" slack="0"/>
<pin id="361" dir="1" index="2" bw="33" slack="16"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/130 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln26_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="17" slack="0"/>
<pin id="366" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/143 "/>
</bind>
</comp>

<comp id="368" class="1004" name="sext_ln26_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="17" slack="0"/>
<pin id="370" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/143 "/>
</bind>
</comp>

<comp id="372" class="1004" name="sext_ln25_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="25" slack="0"/>
<pin id="374" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25_1/146 "/>
</bind>
</comp>

<comp id="375" class="1004" name="or_ln25_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="33" slack="16"/>
<pin id="377" dir="0" index="1" bw="25" slack="0"/>
<pin id="378" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/146 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sext_ln25_3_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="33" slack="1"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25_3/147 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sub_ln27_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="1"/>
<pin id="386" dir="0" index="1" bw="64" slack="150"/>
<pin id="387" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln27/152 "/>
</bind>
</comp>

<comp id="388" class="1004" name="data_V_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/172 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_10_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="0" index="2" bw="6" slack="0"/>
<pin id="396" dir="0" index="3" bw="6" slack="0"/>
<pin id="397" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/172 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_11_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/172 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln341_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="0"/>
<pin id="408" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341/172 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln341_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="8" slack="0"/>
<pin id="413" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln341/172 "/>
</bind>
</comp>

<comp id="416" class="1004" name="isNeg_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="9" slack="0"/>
<pin id="419" dir="0" index="2" bw="5" slack="0"/>
<pin id="420" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/172 "/>
</bind>
</comp>

<comp id="424" class="1004" name="sub_ln1311_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="0" index="1" bw="8" slack="0"/>
<pin id="427" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/172 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sext_ln1311_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/172 "/>
</bind>
</comp>

<comp id="434" class="1004" name="ush_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="8" slack="0"/>
<pin id="437" dir="0" index="2" bw="9" slack="0"/>
<pin id="438" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/172 "/>
</bind>
</comp>

<comp id="442" class="1004" name="mantissa_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="25" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="23" slack="1"/>
<pin id="446" dir="0" index="3" bw="1" slack="0"/>
<pin id="447" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/173 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln15_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="25" slack="0"/>
<pin id="453" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/173 "/>
</bind>
</comp>

<comp id="455" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="9" slack="1"/>
<pin id="457" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast/173 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="9" slack="0"/>
<pin id="460" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast_cast/173 "/>
</bind>
</comp>

<comp id="462" class="1004" name="r_V_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="25" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/173 "/>
</bind>
</comp>

<comp id="468" class="1004" name="r_V_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="25" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/173 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_9_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="63" slack="0"/>
<pin id="477" dir="0" index="2" bw="6" slack="0"/>
<pin id="478" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/173 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln662_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/173 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_6_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="0"/>
<pin id="488" dir="0" index="1" bw="63" slack="0"/>
<pin id="489" dir="0" index="2" bw="6" slack="0"/>
<pin id="490" dir="0" index="3" bw="7" slack="0"/>
<pin id="491" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/173 "/>
</bind>
</comp>

<comp id="496" class="1004" name="val_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="1"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="0" index="2" bw="16" slack="0"/>
<pin id="500" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/173 "/>
</bind>
</comp>

<comp id="503" class="1004" name="p_Result_s_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="2"/>
<pin id="506" dir="0" index="2" bw="6" slack="0"/>
<pin id="507" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/174 "/>
</bind>
</comp>

<comp id="510" class="1004" name="result_V_2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="16" slack="1"/>
<pin id="513" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/174 "/>
</bind>
</comp>

<comp id="515" class="1004" name="result_V_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="16" slack="0"/>
<pin id="518" dir="0" index="2" bw="16" slack="1"/>
<pin id="519" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/174 "/>
</bind>
</comp>

<comp id="522" class="1004" name="sext_ln30_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="0"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/174 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln30_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="64" slack="172"/>
<pin id="528" dir="0" index="1" bw="16" slack="0"/>
<pin id="529" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/174 "/>
</bind>
</comp>

<comp id="531" class="1004" name="xor_ln30_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="64" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln30/174 "/>
</bind>
</comp>

<comp id="537" class="1004" name="xor_ln30_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="51"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln30_1/174 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sext_ln30_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_1/175 "/>
</bind>
</comp>

<comp id="545" class="1004" name="grp_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="0" index="1" bw="64" slack="1"/>
<pin id="548" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30/175 "/>
</bind>
</comp>

<comp id="550" class="1004" name="result_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="1"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="result_1/180 "/>
</bind>
</comp>

<comp id="555" class="1004" name="zext_ln30_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/180 "/>
</bind>
</comp>

<comp id="559" class="1007" name="grp_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="17" slack="0"/>
<pin id="561" dir="0" index="1" bw="25" slack="0"/>
<pin id="562" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26/143 "/>
</bind>
</comp>

<comp id="566" class="1005" name="p_addr_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="1"/>
<pin id="568" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_addr "/>
</bind>
</comp>

<comp id="571" class="1005" name="p_addr_1_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="3" slack="1"/>
<pin id="573" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_1 "/>
</bind>
</comp>

<comp id="576" class="1005" name="p_load_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="121"/>
<pin id="578" dir="1" index="1" bw="64" slack="121"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

<comp id="581" class="1005" name="v_13_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="1"/>
<pin id="583" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="v_13 "/>
</bind>
</comp>

<comp id="587" class="1005" name="v_11_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="64" slack="81"/>
<pin id="589" dir="1" index="1" bw="64" slack="81"/>
</pin_list>
<bind>
<opset="v_11 "/>
</bind>
</comp>

<comp id="595" class="1005" name="add_ln23_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="64" slack="1"/>
<pin id="597" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="600" class="1005" name="sext_ln22_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="64" slack="1"/>
<pin id="602" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22 "/>
</bind>
</comp>

<comp id="606" class="1005" name="urem_ln22_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="1"/>
<pin id="608" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="urem_ln22 "/>
</bind>
</comp>

<comp id="611" class="1005" name="add_ln23_1_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="1"/>
<pin id="613" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23_1 "/>
</bind>
</comp>

<comp id="616" class="1005" name="urem_ln22_1_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="6" slack="1"/>
<pin id="618" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="urem_ln22_1 "/>
</bind>
</comp>

<comp id="621" class="1005" name="add_ln24_1_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="1"/>
<pin id="623" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24_1 "/>
</bind>
</comp>

<comp id="626" class="1005" name="p_5_read_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="51"/>
<pin id="628" dir="1" index="1" bw="32" slack="51"/>
</pin_list>
<bind>
<opset="p_5_read "/>
</bind>
</comp>

<comp id="631" class="1005" name="shl_ln25_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="64" slack="1"/>
<pin id="633" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln25 "/>
</bind>
</comp>

<comp id="636" class="1005" name="tmp_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="7"/>
<pin id="638" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="642" class="1005" name="sext_ln26_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26 "/>
</bind>
</comp>

<comp id="647" class="1005" name="add_ln26_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="1"/>
<pin id="649" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="652" class="1005" name="sext_ln29_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="1"/>
<pin id="654" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln29 "/>
</bind>
</comp>

<comp id="657" class="1005" name="sub_ln29_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln29 "/>
</bind>
</comp>

<comp id="662" class="1005" name="sext_ln25_2_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="129" slack="1"/>
<pin id="664" dir="1" index="1" bw="129" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln25_2 "/>
</bind>
</comp>

<comp id="667" class="1005" name="mul_ln25_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="129" slack="1"/>
<pin id="669" dir="1" index="1" bw="129" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln25 "/>
</bind>
</comp>

<comp id="673" class="1005" name="tmp_1_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="679" class="1005" name="add_ln25_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="33" slack="16"/>
<pin id="681" dir="1" index="1" bw="33" slack="16"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="684" class="1005" name="sext_ln26_1_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="25" slack="1"/>
<pin id="686" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_1 "/>
</bind>
</comp>

<comp id="689" class="1005" name="or_ln25_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="33" slack="1"/>
<pin id="691" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="or_ln25 "/>
</bind>
</comp>

<comp id="694" class="1005" name="sext_ln25_3_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="64" slack="1"/>
<pin id="696" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln25_3 "/>
</bind>
</comp>

<comp id="699" class="1005" name="v_11_1_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="64" slack="1"/>
<pin id="701" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_11_1 "/>
</bind>
</comp>

<comp id="704" class="1005" name="sub_ln27_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="64" slack="1"/>
<pin id="706" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln27 "/>
</bind>
</comp>

<comp id="709" class="1005" name="srem_ln28_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="1"/>
<pin id="711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="srem_ln28 "/>
</bind>
</comp>

<comp id="714" class="1005" name="conv_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="719" class="1005" name="data_V_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="2"/>
<pin id="721" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data_V "/>
</bind>
</comp>

<comp id="724" class="1005" name="tmp_11_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="23" slack="1"/>
<pin id="726" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="729" class="1005" name="isNeg_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="1"/>
<pin id="731" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="734" class="1005" name="ush_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="9" slack="1"/>
<pin id="736" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="739" class="1005" name="val_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="16" slack="1"/>
<pin id="741" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="745" class="1005" name="xor_ln30_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="64" slack="1"/>
<pin id="747" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln30 "/>
</bind>
</comp>

<comp id="750" class="1005" name="xor_ln30_1_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="1"/>
<pin id="752" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln30_1 "/>
</bind>
</comp>

<comp id="755" class="1005" name="sext_ln30_1_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="64" slack="1"/>
<pin id="757" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln30_1 "/>
</bind>
</comp>

<comp id="760" class="1005" name="mul_ln30_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="64" slack="1"/>
<pin id="762" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln30 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="129"><net_src comp="112" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="138"><net_src comp="130" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="143"><net_src comp="48" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="50" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="158"><net_src comp="152" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="160"><net_src comp="155" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="164"><net_src comp="139" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="170"><net_src comp="144" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="175"><net_src comp="120" pin="7"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="120" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="189"><net_src comp="182" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="200" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="215"><net_src comp="207" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="203" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="211" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="18" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="106" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="106" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="22" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="252" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="24" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="268"><net_src comp="237" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="106" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="26" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="265" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="269" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="245" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="28" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="30" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="106" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="287" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="291" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="310"><net_src comp="303" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="32" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="34" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="36" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="312" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="38" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="40" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="333"><net_src comp="36" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="38" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="335"><net_src comp="40" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="341"><net_src comp="327" pin="4"/><net_sink comp="336" pin=2"/></net>

<net id="346"><net_src comp="42" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="336" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="342" pin="2"/><net_sink comp="348" pin=2"/></net>

<net id="357"><net_src comp="348" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="44" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="275" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="379"><net_src comp="372" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="380" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="391"><net_src comp="167" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="52" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="388" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="54" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="56" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="405"><net_src comp="388" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="392" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="58" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="60" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="410" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="62" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="64" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="392" pin="4"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="416" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="430" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="410" pin="2"/><net_sink comp="434" pin=2"/></net>

<net id="448"><net_src comp="66" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="68" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="70" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="454"><net_src comp="442" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="461"><net_src comp="455" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="451" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="458" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="451" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="458" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="479"><net_src comp="72" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="462" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="74" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="485"><net_src comp="474" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="492"><net_src comp="76" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="468" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="74" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="495"><net_src comp="78" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="501"><net_src comp="482" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="502"><net_src comp="486" pin="4"/><net_sink comp="496" pin=2"/></net>

<net id="508"><net_src comp="80" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="82" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="84" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="520"><net_src comp="503" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="510" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="515" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="522" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="526" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="86" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="88" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="549"><net_src comp="542" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="4" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="558"><net_src comp="550" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="368" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="46" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="565"><net_src comp="559" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="569"><net_src comp="112" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="574"><net_src comp="130" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="579"><net_src comp="120" pin="7"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="584"><net_src comp="172" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="590"><net_src comp="120" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="593"><net_src comp="587" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="594"><net_src comp="587" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="598"><net_src comp="176" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="603"><net_src comp="182" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="609"><net_src comp="185" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="614"><net_src comp="190" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="619"><net_src comp="195" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="624"><net_src comp="226" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="629"><net_src comp="106" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="634"><net_src comp="252" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="639"><net_src comp="257" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="645"><net_src comp="265" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="650"><net_src comp="269" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="655"><net_src comp="287" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="660"><net_src comp="291" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="665"><net_src comp="303" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="670"><net_src comp="306" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="676"><net_src comp="317" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="682"><net_src comp="358" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="687"><net_src comp="368" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="692"><net_src comp="375" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="697"><net_src comp="380" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="702"><net_src comp="232" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="707"><net_src comp="384" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="712"><net_src comp="297" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="717"><net_src comp="149" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="722"><net_src comp="388" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="727"><net_src comp="402" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="732"><net_src comp="416" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="737"><net_src comp="434" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="742"><net_src comp="496" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="748"><net_src comp="531" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="753"><net_src comp="537" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="758"><net_src comp="542" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="763"><net_src comp="545" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="550" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {1 2 }
	Port: fn1 : p_5 | {123 }
  - Chain level:
	State 1
		p_load : 1
		v_11 : 1
	State 2
		v_13 : 1
		add_ln23 : 1
	State 3
		urem_ln22 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
		zext_ln24 : 1
		add_ln24_2 : 2
		zext_ln24_1 : 3
		add_ln24_1 : 4
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
		zext_ln25 : 1
		shl_ln25 : 2
		tmp : 3
		sext_ln26 : 1
		sdiv_ln26 : 2
		add_ln28 : 1
		sext_ln29 : 2
		srem_ln28 : 3
	State 124
		mul_ln25 : 1
	State 125
	State 126
	State 127
	State 128
	State 129
		tmp_1 : 1
	State 130
		select_ln25 : 1
		sub_ln25_1 : 2
		select_ln25_1 : 3
		sext_ln25 : 4
		add_ln25 : 5
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
		trunc_ln26 : 1
		sext_ln26_1 : 2
		mul_ln26 : 3
	State 144
	State 145
	State 146
		sext_ln25_1 : 1
		or_ln25 : 2
	State 147
		v_7 : 1
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
		tmp_10 : 1
		tmp_11 : 1
		zext_ln341 : 2
		add_ln341 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
	State 173
		zext_ln15 : 1
		sh_prom_i_i_i_i_i_cast_cast_cast_cast : 1
		r_V : 2
		r_V_1 : 2
		tmp_9 : 3
		zext_ln662 : 4
		tmp_6 : 3
		val : 5
	State 174
		result_V : 1
		sext_ln30 : 2
		add_ln30 : 3
		xor_ln30 : 4
	State 175
		mul_ln30 : 1
	State 176
	State 177
	State 178
	State 179
	State 180
		zext_ln30 : 1
		ret_ln31 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                  grp_fu_185                  |    0    |   779   |   469   |
|   urem   |                  grp_fu_195                  |    0    |   779   |   469   |
|          |                  grp_fu_232                  |    0    |   779   |   469   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                  grp_fu_306                  |    4    |   441   |   256   |
|    mul   |                  grp_fu_545                  |    2    |   441   |   256   |
|          |                  grp_fu_559                  |    1    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   sdiv   |                  grp_fu_275                  |    0    |   394   |   238   |
|----------|----------------------------------------------|---------|---------|---------|
|   srem   |                  grp_fu_297                  |    0    |   394   |   238   |
|----------|----------------------------------------------|---------|---------|---------|
|   fadd   |                  grp_fu_139                  |    2    |   205   |   390   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                add_ln23_fu_176               |    0    |    0    |    71   |
|          |               add_ln23_1_fu_190              |    0    |    0    |    71   |
|          |                add_ln24_fu_211               |    0    |    0    |    64   |
|          |               add_ln24_2_fu_216              |    0    |    0    |    14   |
|    add   |               add_ln24_1_fu_226              |    0    |    0    |    64   |
|          |                add_ln26_fu_269               |    0    |    0    |    39   |
|          |                add_ln28_fu_281               |    0    |    0    |    37   |
|          |                add_ln25_fu_358               |    0    |    0    |    39   |
|          |               add_ln341_fu_410               |    0    |    0    |    15   |
|          |                add_ln30_fu_526               |    0    |    0    |    71   |
|----------|----------------------------------------------|---------|---------|---------|
|   fmul   |                  grp_fu_144                  |    3    |   143   |   321   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                sub_ln29_fu_291               |    0    |    0    |    39   |
|          |                sub_ln25_fu_312               |    0    |    0    |   136   |
|    sub   |               sub_ln25_1_fu_342              |    0    |    0    |    39   |
|          |                sub_ln27_fu_384               |    0    |    0    |    71   |
|          |               sub_ln1311_fu_424              |    0    |    0    |    15   |
|          |               result_V_2_fu_510              |    0    |    0    |    23   |
|----------|----------------------------------------------|---------|---------|---------|
|    shl   |                shl_ln25_fu_252               |    0    |    0    |   182   |
|          |                 r_V_1_fu_468                 |    0    |    0    |   100   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                xor_ln24_fu_207               |    0    |    0    |    64   |
|    xor   |                xor_ln30_fu_531               |    0    |    0    |    64   |
|          |               xor_ln30_1_fu_537              |    0    |    0    |    32   |
|----------|----------------------------------------------|---------|---------|---------|
|          |              select_ln25_fu_336              |    0    |    0    |    32   |
|          |             select_ln25_1_fu_348             |    0    |    0    |    32   |
|  select  |                  ush_fu_434                  |    0    |    0    |    9    |
|          |                  val_fu_496                  |    0    |    0    |    16   |
|          |                result_V_fu_515               |    0    |    0    |    16   |
|----------|----------------------------------------------|---------|---------|---------|
|   lshr   |                  r_V_fu_462                  |    0    |    0    |   100   |
|----------|----------------------------------------------|---------|---------|---------|
|    or    |                or_ln25_fu_375                |    0    |    0    |    33   |
|----------|----------------------------------------------|---------|---------|---------|
|   icmp   |                result_1_fu_550               |    0    |    0    |    29   |
|----------|----------------------------------------------|---------|---------|---------|
|   read   |             p_5_read_read_fu_106             |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|  uitofp  |                  grp_fu_149                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|  sitofp  |                  grp_fu_152                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |                  v_13_fu_172                 |    0    |    0    |    0    |
|          |               trunc_ln24_fu_200              |    0    |    0    |    0    |
|   trunc  |                   v_fu_237                   |    0    |    0    |    0    |
|          |                 result_fu_241                |    0    |    0    |    0    |
|          |               trunc_ln26_fu_364              |    0    |    0    |    0    |
|          |                 tmp_11_fu_402                |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               sext_ln22_fu_182               |    0    |    0    |    0    |
|          |               sext_ln23_fu_245               |    0    |    0    |    0    |
|          |               sext_ln26_fu_265               |    0    |    0    |    0    |
|          |               sext_ln29_fu_287               |    0    |    0    |    0    |
|          |              sext_ln25_2_fu_303              |    0    |    0    |    0    |
|          |               sext_ln25_fu_354               |    0    |    0    |    0    |
|   sext   |              sext_ln26_1_fu_368              |    0    |    0    |    0    |
|          |              sext_ln25_1_fu_372              |    0    |    0    |    0    |
|          |              sext_ln25_3_fu_380              |    0    |    0    |    0    |
|          |              sext_ln1311_fu_430              |    0    |    0    |    0    |
|          |    sh_prom_i_i_i_i_i_cast_cast_cast_fu_455   |    0    |    0    |    0    |
|          |               sext_ln30_fu_522               |    0    |    0    |    0    |
|          |              sext_ln30_1_fu_542              |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               zext_ln24_fu_203               |    0    |    0    |    0    |
|          |              zext_ln24_1_fu_222              |    0    |    0    |    0    |
|          |               zext_ln25_fu_248               |    0    |    0    |    0    |
|   zext   |               zext_ln341_fu_406              |    0    |    0    |    0    |
|          |               zext_ln15_fu_451               |    0    |    0    |    0    |
|          | sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_458 |    0    |    0    |    0    |
|          |               zext_ln662_fu_482              |    0    |    0    |    0    |
|          |               zext_ln30_fu_555               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |                  tmp_fu_257                  |    0    |    0    |    0    |
| bitselect|                 isNeg_fu_416                 |    0    |    0    |    0    |
|          |                 tmp_9_fu_474                 |    0    |    0    |    0    |
|          |               p_Result_s_fu_503              |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |                 tmp_1_fu_317                 |    0    |    0    |    0    |
|partselect|                 tmp_2_fu_327                 |    0    |    0    |    0    |
|          |                 tmp_10_fu_392                |    0    |    0    |    0    |
|          |                 tmp_6_fu_486                 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|bitconcatenate|                mantissa_fu_442               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              |    12   |   4355  |   4623  |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln23_1_reg_611|   64   |
|  add_ln23_reg_595 |   64   |
| add_ln24_1_reg_621|   64   |
|  add_ln25_reg_679 |   33   |
|  add_ln26_reg_647 |   32   |
|    conv_reg_714   |   32   |
|   data_V_reg_719  |   32   |
|   isNeg_reg_729   |    1   |
|  mul_ln25_reg_667 |   129  |
|  mul_ln30_reg_760 |   64   |
|  or_ln25_reg_689  |   33   |
|  p_5_read_reg_626 |   32   |
|  p_addr_1_reg_571 |    3   |
|   p_addr_reg_566  |    3   |
|   p_load_reg_576  |   64   |
|      reg_155      |   32   |
|      reg_161      |   32   |
|      reg_167      |   32   |
| sext_ln22_reg_600 |   64   |
|sext_ln25_2_reg_662|   129  |
|sext_ln25_3_reg_694|   64   |
|sext_ln26_1_reg_684|   25   |
| sext_ln26_reg_642 |   32   |
| sext_ln29_reg_652 |   32   |
|sext_ln30_1_reg_755|   64   |
|  shl_ln25_reg_631 |   64   |
| srem_ln28_reg_709 |   32   |
|  sub_ln27_reg_704 |   64   |
|  sub_ln29_reg_657 |   32   |
|   tmp_11_reg_724  |   23   |
|   tmp_1_reg_673   |   32   |
|    tmp_reg_636    |    1   |
|urem_ln22_1_reg_616|    6   |
| urem_ln22_reg_606 |   64   |
|    ush_reg_734    |    9   |
|   v_11_1_reg_699  |   64   |
|    v_11_reg_587   |   64   |
|    v_13_reg_581   |   16   |
|    val_reg_739    |   16   |
| xor_ln30_1_reg_750|   32   |
|  xor_ln30_reg_745 |   64   |
+-------------------+--------+
|       Total       |  1739  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_120 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_120 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_139    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_139    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_144    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_144    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_152    |  p0  |   3  |  33  |   99   ||    14   |
|     grp_fu_185    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_275    |  p0  |   2  |  17  |   34   ||    9    |
|     grp_fu_275    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_297    |  p0  |   2  |  31  |   62   ||    9    |
|     grp_fu_297    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_306    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_545    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_559    |  p0  |   2  |  17  |   34   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   939  || 23.9393 ||   140   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |  4355  |  4623  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   23   |    -   |   140  |
|  Register |    -   |    -   |  1739  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   23   |  6094  |  4763  |
+-----------+--------+--------+--------+--------+
