

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 790805e11e6dd21095a74b7b7ace0028  /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_2048_128/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_2048_128/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_2048_128/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_2048_128/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_2048_128/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_2048_128/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x5647d38c249e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_2048_128/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_2048_128/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5647d38ca270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5647d38ca500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5647d38ca790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5647d38caa20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5647d38cacb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5647d38caf40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5647d38cb1d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5647d38cb460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5647d38cb6e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5647d38cb960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5647d38cbbe0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5647d38cbe60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5647d38cc0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5647d38cc360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5647d38cc5e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5647d38cc860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5647d38cca80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5647d38ccca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5647d38ccec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5647d38cd0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5647d38cd300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5647d38cd520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5647d38cd740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5647d38cd960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5647d38cdb80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5647d38cdda0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5647d38cdfc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5647d38ce1e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5647d38ce400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5647d38ce620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5647d38ce840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5647d38cea60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5647d3b66100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5647d3b66140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5647d3b66180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5647d3b661c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5647d3b65380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5647d3b660e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5647d38d1900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5647d38d1920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5647d3b660e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5647d38d1904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5647d3b660f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffc1d996da0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5647d38c249e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (25,16,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 97215
gpu_sim_insn = 124538880
gpu_ipc =    1281.0665
gpu_tot_sim_cycle = 97215
gpu_tot_sim_insn = 124538880
gpu_tot_ipc =    1281.0665
gpu_tot_issued_cta = 400
gpu_occupancy = 12.3451% 
gpu_tot_occupancy = 12.3451% 
max_total_param_size = 0
gpu_stall_dramfull = 241507
gpu_stall_icnt2sh    = 5670
partiton_level_parallism =      16.5479
partiton_level_parallism_total  =      16.5479
partiton_level_parallism_util =      21.5401
partiton_level_parallism_util_total  =      21.5401
L2_BW  =     599.4311 GB/Sec
L2_BW_total  =     599.4311 GB/Sec
gpu_total_sim_rate=148260

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1800
	L1D_cache_core[1]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 861
	L1D_cache_core[2]: Access = 18944, Miss = 18944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1314
	L1D_cache_core[3]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 601
	L1D_cache_core[4]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 141
	L1D_cache_core[5]: Access = 20480, Miss = 19456, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 1623
	L1D_cache_core[6]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2025
	L1D_cache_core[7]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2150
	L1D_cache_core[8]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1919
	L1D_cache_core[10]: Access = 18944, Miss = 18944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1060
	L1D_cache_core[11]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[12]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2011
	L1D_cache_core[13]: Access = 20480, Miss = 19456, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 2268
	L1D_cache_core[14]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1715
	L1D_cache_core[15]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1888
	L1D_cache_core[16]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 597
	L1D_cache_core[17]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 693
	L1D_cache_core[18]: Access = 18944, Miss = 18944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 602
	L1D_cache_core[19]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 385
	L1D_cache_core[20]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109
	L1D_cache_core[21]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[22]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1628
	L1D_cache_core[23]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 655
	L1D_cache_core[24]: Access = 18944, Miss = 18944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[25]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 634
	L1D_cache_core[26]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1835
	L1D_cache_core[27]: Access = 18944, Miss = 18944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2437
	L1D_cache_core[28]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2073
	L1D_cache_core[29]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2044
	L1D_cache_core[30]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2494
	L1D_cache_core[31]: Access = 18944, Miss = 18944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 723
	L1D_cache_core[32]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1679
	L1D_cache_core[33]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 333
	L1D_cache_core[34]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2087
	L1D_cache_core[35]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2581
	L1D_cache_core[36]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 319
	L1D_cache_core[37]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2115
	L1D_cache_core[38]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3060
	L1D_cache_core[39]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2309
	L1D_cache_core[40]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2264
	L1D_cache_core[41]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1826
	L1D_cache_core[42]: Access = 15872, Miss = 14848, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 1241
	L1D_cache_core[43]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2448
	L1D_cache_core[44]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[45]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[46]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 794
	L1D_cache_core[47]: Access = 18944, Miss = 18944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 942
	L1D_cache_core[48]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 950
	L1D_cache_core[49]: Access = 18944, Miss = 18944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[50]: Access = 20480, Miss = 19456, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 2481
	L1D_cache_core[51]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2308
	L1D_cache_core[52]: Access = 18944, Miss = 18944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1765
	L1D_cache_core[53]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2225
	L1D_cache_core[54]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2317
	L1D_cache_core[55]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2053
	L1D_cache_core[56]: Access = 20480, Miss = 19456, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 2678
	L1D_cache_core[57]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2578
	L1D_cache_core[58]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1428
	L1D_cache_core[59]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2170
	L1D_cache_core[60]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2269
	L1D_cache_core[61]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2143
	L1D_cache_core[62]: Access = 18944, Miss = 18944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1550
	L1D_cache_core[63]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2110
	L1D_cache_core[64]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2416
	L1D_cache_core[65]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2536
	L1D_cache_core[66]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1545
	L1D_cache_core[67]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2061
	L1D_cache_core[68]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2111
	L1D_cache_core[69]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1361
	L1D_cache_core[70]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 225
	L1D_cache_core[71]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[72]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1929
	L1D_cache_core[73]: Access = 18944, Miss = 18944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 468
	L1D_cache_core[74]: Access = 18944, Miss = 18944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[75]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2112
	L1D_cache_core[76]: Access = 18944, Miss = 18944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2599
	L1D_cache_core[77]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2030
	L1D_cache_core[78]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2908
	L1D_cache_core[79]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2491
	L1D_total_cache_accesses = 1613824
	L1D_total_cache_misses = 1608704
	L1D_total_cache_miss_rate = 0.9968
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 122127
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.112
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 805888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 802816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 102683
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 811008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 802816

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 19444
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 102683
ctas_completed 400, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
6275, 6275, 6275, 6275, 6275, 6275, 6275, 6275, 
gpgpu_n_tot_thrd_icount = 128526336
gpgpu_n_tot_w_icount = 4016448
gpgpu_n_stall_shd_mem = 2162535
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 805888
gpgpu_n_mem_write_global = 802816
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1622016
gpgpu_n_store_insn = 1605632
gpgpu_n_shmem_insn = 9007104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2248704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 537088
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1625447
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11885237	W0_Idle:3785604	W0_Scoreboard:8985091	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:9088	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4006400
single_issue_nums: WS0:1003872	WS1:1003872	WS2:1003872	WS3:1003872	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6447104 {8:805888,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32112640 {40:802816,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 32235520 {40:805888,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6422528 {8:802816,}
maxmflatency = 3626 
max_icnt2mem_latency = 2481 
maxmrqlatency = 2900 
max_icnt2sh_latency = 1340 
averagemflatency = 786 
avg_icnt2mem_latency = 469 
avg_mrq_latency = 151 
avg_icnt2sh_latency = 115 
mrq_lat_table:51122 	22620 	10590 	5845 	12349 	22733 	18757 	23147 	25237 	14621 	2905 	473 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	168105 	376758 	603168 	444433 	16240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	99094 	116573 	156212 	231165 	362265 	491723 	149344 	2328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	488667 	170489 	158489 	161014 	151739 	148130 	109408 	76523 	137188 	7057 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	38 	34 	53 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        72        76        72        64        72        72        68        68        76        80        80        72        68        64        56        32 
dram[1]:        76        84        72        64        76        76        64        68        76        92        80        72        68        68        56        48 
dram[2]:        80        80        68        64        80        64        68        72        80        76        68        72        68        64        32        28 
dram[3]:        76        80        72        64        72        88        72        64        72        72        68        72        68        64        32        32 
dram[4]:        80        72        68        64        72        76        68        72        80        72        68        72        68        64        32        28 
dram[5]:        68        80        68        64        68        88        68        68        64        80        80        72        64        64        20        28 
dram[6]:        76        76        68        64        72        84        76        68        72        76        84        76        68        64        28        20 
dram[7]:        72        76        72        64        72        76        76        68        68        72        80        80        64        64        28        20 
dram[8]:        72        76        68        68        72        84        72        64        72        76        72        68        72        64        32        24 
dram[9]:        76        80        64        68        76        80        68        72        76        80        72        72        72        64        32        24 
dram[10]:        76        80        72        64        76        76        68        68        76        72        72        68        72        64        56        32 
dram[11]:        72        72        68        68        72        76        68        68        76        72        72        68        72        64        32        60 
dram[12]:        76        80        64        68        72        84        64        72        76        64        64        72        68        64        24        36 
dram[13]:        84        72        64        68        88        72        64        68        84        64        72        72        76        64        28        36 
dram[14]:        80        80        64        64        76        72        72        68        84        84        72        72        76        64        32        56 
dram[15]:        72        72        64        68        80        65        72        68        84        72        68        72        76        64        28        60 
dram[16]:        76        84        64        64        88        84        72        64        72        80        68        72        64        64        32        56 
dram[17]:        76        84        64        64        80        80        72        64        76        80        68        68        64        64        56        32 
dram[18]:        76        76        64        64        84        76        72        64        88        76        72        72        64        64        56        28 
dram[19]:        80        80        64        64        84        80        72        64        84        84        72        68        64        64        56        25 
dram[20]:        76        72        64        64        80        72        72        64        72        68        80        72        64        64        56        32 
dram[21]:        72        72        64        64        76        68        80        64        68        72        80        64        64        64        56        32 
dram[22]:        68        76        64        64        72        80        76        64        72        76        76        64        64        64        32        56 
dram[23]:        68        76        68        64        68        80        72        64        68        76        76        64        64        64        32        24 
dram[24]:        72        76        68        68        76        76        72        64        64        76        72        72        64        72        40        56 
dram[25]:        72        68        68        68        76        72        72        64        64        68        72        76        64        64        60        32 
dram[26]:        68        76        64        72        72        76        72        68        68        76        68        80        64        64        36        56 
dram[27]:        72        76        64        68        76        76        72        64        68        76        68        76        64        64        32        56 
dram[28]:        76        92        64        64        68        92        72        64        76        92        76        64        64        76        36        56 
dram[29]:        76        92        68        64        72        92        72        64        76        92        76        64        64        76        36        28 
dram[30]:        72        92        64        64        76        96        72        64        72        92        72        68        64        72        36        32 
dram[31]:        72        84        64        64        76        88        72        64        72        88        72        68        64        72        56        56 
maximum service time to same row:
dram[0]:     18286     20277     31027     19936     21051     20105     20148     19490     31149     31082     31469     31740     28685     18892     28584     18406 
dram[1]:     19634     20269     31029     19925     30813     19095     20146     20521     31115     31081     31695     31420     30269     19925     28588     15960 
dram[2]:     21278     30281     30534     30640     31123     17946     30742     20599     31021     20028     20175     32030     30089     18933     18428     17277 
dram[3]:     20783     30319     31073     30625     20372     30842     30693     18132     31121     20036     20173     31712     30074     18934     18402     18936 
dram[4]:     28724     30508     31092     30824     30432     20349     30936     21080     31226     28581     20189     20813     30565     18740     18546     17493 
dram[5]:     20610     30187     31359     31084     30857     30900     30604     21098     30884     30911     21223     20850     20123     28516     16656     17479 
dram[6]:     20894     20392     20138     28654     31033     30821     31078     20273     30915     30704     29021     28464     28581     18747     17901     17452 
dram[7]:     20887     20380     31407     28613     31033     28605     30968     20285     20400     18650     21213     31500     30753     19860     17906     17437 
dram[8]:     31066     18584     31025     30564     30680     30191     30255     17735     29150     20459     30827     20598     30400     17955     18629     16844 
dram[9]:     28580     30348     19966     20382     31163     30537     19028     20650     30852     31256     30859     31772     20360     17957     18626     16824 
dram[10]:     20665     30146     31369     31233     20795     30524     20846     28544     31157     20436     31237     30607     20356     19715     28503     18252 
dram[11]:     19079     18595     31338     28364     30465     30384     30751     30580     31366     20440     31229     20597     30651     19714     18609     26404 
dram[12]:     20695     31251     31375     31030     30119     29793     30508     30192     20914     17838     19179     31249     18431     17908     16848     18626 
dram[13]:     30336     20416     31307     30340     20866     18931     31094     20621     31418     17699     30964     30789     20284     17413     16824     18626 
dram[14]:     20722     30438     20530     20026     20862     20066     30378     18957     31562     31217     31017     30579     30560     17768     18706     26634 
dram[15]:     19061     30644     19043     30918     31008     17981     30516     20618     31720     20521     20836     30512     30001     17768     16808     26638 
dram[16]:     20040     30741     20228     29985     30808     30970     31182     20214     20665     20346     30659     30380     20588     29944     18992     27260 
dram[17]:     20051     20823     31106     29887     30914     30083     30448     28760     31208     20349     31568     29190     20585     19938     29337     18213 
dram[18]:     20601     20655     31396     31326     20609     20215     30771     30673     31094     20320     21005     29183     20562     19954     28566     17653 
dram[19]:     28971     30346     31371     31331     30009     29040     30778     20213     30943     30685     20997     29148     20557     19938     28853     17655 
dram[20]:     29292     30687     29212     31380     30950     30729     20882     30572     18517     19619     30756     29173     18093     29124     28814     18222 
dram[21]:     30861     30827     29188     31408     31075     19638     20878     30690     18015     29031     30768     19633     18583     28616     28882     18210 
dram[22]:     30917     30633     29196     28684     20428     30626     30287     30690     30488     30745     31126     19607     20561     19724     19048     26535 
dram[23]:     30933     30447     29135     28673     30736     30818     20865     30966     20518     30761     31145     20187     31063     19714     19029     15712 
dram[24]:     18773     30464     30949     31005     31174     29162     21120     20284     30917     30892     29441     30229     20763     30336     19659     26952 
dram[25]:     18781     30608     31218     30954     31031     30602     21091     30911     31054     21117     20847     30401     31070     30359     27606     18247 
dram[26]:     29128     20713     31433     30815     20461     30363     20674     20233     30825     30792     31050     30982     30893     30303     19629     28220 
dram[27]:     30540     30420     31177     30663     20463     30761     21442     20217     31220     30804     31406     30211     30876     30323     18986     26665 
dram[28]:     31063     30434     31665     20159     19150     30893     30344     30670     30076     30652     30860     20161     20748     20355     19481     28220 
dram[29]:     31363     30691     31087     18984     20348     31026     31314     30610     30091     30796     30869     20354     20750     20346     19472     18056 
dram[30]:     31071     30691     31023     31097     29397     29772     30696     31004     29911     31135     31200     28748     20366     30121     19467     18365 
dram[31]:     31055     21105     30106     20145     20597     29781     30512     30323     29934     31434     30468     30382     20707     30749     28728     27185 
average row accesses per activate:
dram[0]:  4.802083  4.781250  5.193548  5.272727  4.913580  4.688889  4.888889  4.987500  4.901235  5.078948  4.471910  4.948052  5.103896  4.850000  4.111111  3.875000 
dram[1]:  4.707071  4.392523  5.191489  4.865979  4.539326  4.320000  4.780488  3.980582  4.626506  4.500000  5.306667  5.026316  5.064935  4.212766  4.298851  4.122222 
dram[2]:  4.653061  5.166667  5.465909  4.947369  5.100000  4.463158  4.428571  5.076923  4.936709  4.523809  4.400000  5.287671  4.581395  4.850000  4.168540  4.133333 
dram[3]:  4.718750  4.400000  4.959184  4.686275  4.643678  4.494624  4.177083  4.632184  5.131579  4.340909  4.853659  4.740741  5.116883  4.746988  4.325582  4.325582 
dram[4]:  4.545455  4.649485  4.979592  4.690000  3.726415  4.291667  4.380435  4.384615  4.716049  4.523809  3.960000  5.761194  5.226666  4.987013  4.235955  4.177778 
dram[5]:  5.045455  4.968085  5.274725  4.863158  4.409091  4.673913  4.563219  4.780488  4.746835  4.862500  4.581395  5.000000  5.565217  4.333333  3.770000  4.088889 
dram[6]:  5.149426  5.000000  4.968750  5.172043  4.752941  4.500000  4.831326  4.847059  4.383721  4.658536  4.552941  4.746988  4.578313  4.095745  4.372093  3.710000 
dram[7]:  5.010989  4.301887  4.755102  5.186813  4.494382  4.445652  4.604651  4.333333  4.359550  5.205480  4.698795  5.500000  4.646341  4.737500  5.267606  3.571429 
dram[8]:  4.595960  5.088889  5.086957  4.920000  5.024390  3.925234  4.460674  4.693182  4.511905  4.310345  4.635294  4.373626  4.987013  4.935897  3.907217  4.654321 
dram[9]:  4.097345  4.607843  5.032258  4.909091  4.704545  4.204082  4.620690  5.394737  4.650602  4.476744  4.974684  4.630952  4.762500  4.379310  4.287356  4.295455 
dram[10]:  5.010753  4.623763  4.877551  5.136842  5.346154  5.205128  4.556818  4.697674  6.161290  4.288889  5.270270  4.307693  5.189189  4.117021  5.027027  4.400000 
dram[11]:  4.765306  5.098901  5.505882  5.422222  5.162500  4.434783  4.250000  4.488889  4.924051  4.542169  4.674699  4.340659  4.731707  4.314607  4.264368  4.310345 
dram[12]:  4.570000  4.864583  5.000000  5.441861  4.449438  4.389474  4.802469  4.556818  5.078948  3.989899  4.546512  4.590362  4.020408  4.459770  3.557692  3.514019 
dram[13]:  4.893617  4.924731  5.031915  5.118279  4.883721  4.404255  5.089744  4.927711  5.378378  4.127660  4.864198  5.356164  4.236559  4.552941  3.854167  3.732673 
dram[14]:  4.321101  4.471154  5.850000  4.959184  4.715909  4.446808  4.925926  4.915663  5.000000  4.912500  4.765432  5.985075  4.293478  4.552941  3.663366  3.978723 
dram[15]:  4.680000  4.580000  5.379310  5.115789  5.000000  4.697674  4.347826  4.651163  4.911392  4.386364  4.477273  5.342466  4.913580  4.765432  3.747475  4.264368 
dram[16]:  4.791667  5.085106  4.865979  5.244444  4.451613  4.813953  4.632184  5.100000  4.390805  4.847059  4.707317  4.607143  4.558139  4.382022  4.252873  5.040541 
dram[17]:  5.284091  5.108696  5.356322  4.685714  4.319149  4.142857  4.738095  4.555555  4.269663  4.913580  4.042553  4.950617  4.505747  5.039474  4.708861  3.927083 
dram[18]:  4.967391  4.539216  4.700000  4.868687  5.142857  4.712644  5.050633  4.735632  4.804878  4.651163  4.948718  5.200000  4.260870  4.800000  3.915789  4.000000 
dram[19]:  5.227273  4.843750  5.065217  4.543689  4.714286  4.785714  4.600000  4.651163  4.707317  4.913580  5.671642  4.871795  4.642857  4.626506  4.376471  4.222222 
dram[20]:  5.100000  4.704082  4.392523  4.813725  4.551724  4.210526  4.325843  4.467391  4.459770  5.120000  5.226666  5.305555  4.288889  3.908163  4.287356  4.333333 
dram[21]:  5.067416  4.705263  4.514563  4.881188  4.373626  4.400000  4.717647  4.860465  4.271739  4.835443  5.542857  5.226666  4.425287  4.053763  4.476191  4.476191 
dram[22]:  5.337349  4.934066  4.765306  4.939394  4.351648  4.593407  4.522727  4.681818  5.000000  5.277778  4.886076  5.256757  4.611765  4.367816  4.111111  4.922078 
dram[23]:  5.759494  4.903226  4.643564  4.574074  4.126316  4.378947  4.239130  4.434783  4.691358  4.638554  5.146667  4.962025  4.756098  4.436781  4.411765  4.164835 
dram[24]:  4.946237  5.204545  4.351852  4.500000  4.644444  4.593407  4.586207  4.282609  5.068493  5.066667  5.025974  5.131579  4.184783  4.363636  3.949495  3.896907 
dram[25]:  4.854167  5.290698  4.764706  4.361111  4.516129  4.521739  4.454545  4.886076  4.831169  5.013514  4.962025  4.797468  5.000000  4.666667  4.363636  3.875000 
dram[26]:  5.229885  4.736842  5.217391  4.728155  4.988095  4.408602  4.694118  5.123457  4.476191  5.323944  4.540230  4.938272  5.133333  4.666667  4.130435  4.921052 
dram[27]:  5.423530  5.102273  4.742574  4.586538  4.306122  4.772727  4.620690  5.383562  4.435294  5.121622  4.438202  5.090909  4.085106  4.554217  3.780000  4.155556 
dram[28]:  5.762500  4.775510  5.523256  4.915790  4.141414  5.156627  4.704545  4.438202  5.270270  5.500000  4.154639  5.012987  4.765432  4.900000  3.857143  3.968421 
dram[29]:  5.043011  4.747475  4.820000  5.322222  4.655556  4.484210  5.012195  5.037037  5.131579  4.951220  4.785714  4.752941  4.150537  4.690476  4.131868  3.750000 
dram[30]:  4.663265  4.968421  5.000000  4.782178  4.750000  4.825582  4.522727  4.752941  5.315069  5.351351  5.563380  4.804878  4.511628  4.611765  4.211111  4.493976 
dram[31]:  5.032967  4.438095  5.272727  4.415094  4.655556  4.365592  4.901235  5.012987  4.765432  4.642857  5.364865  5.608696  5.514286  4.105263  3.699029  3.722772 
average row locality = 210399/45011 = 4.674391
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       156       156       168       152        96       116        84        88        92        84        96        80        76        72        64        64 
dram[1]:       160       168       172       160       100       128        80        96        84        96        96        84        76        80        64        64 
dram[2]:       152       160       168       156       100       120        92        92        84        80        92        88        76        72        64        64 
dram[3]:       148       156       172       164       100       112        92        96        84        80        92        88        76        76        64        64 
dram[4]:       148       152       172       156        84       108        96        96        80        76        96        88        76        72        64        64 
dram[5]:       144       168       164       148        80       120        92        88        68        88        92        84        68        76        64        64 
dram[6]:       144       152       160       168        92       108        96       104        76        80        88        96        68        72        64        64 
dram[7]:       148       152       156       160        92       100        92       108        84        80        88        96        68        72        64        64 
dram[8]:       152       152       156       176       100       104        88       108        80        80        92        96        76        76        68        68 
dram[9]:       160       164       156       172       100       100        92       104        88        80        92        88        76        72        64        68 
dram[10]:       164       164       168       176       104        88        96        96        84        84        92        92        76        76        64        64 
dram[11]:       164       160       156       176       104        92        84       100        88        76        88        92        76        76        64        68 
dram[12]:       144       160       156       160        88       108        76        92        84        92        92        80        80        72        64        68 
dram[13]:       156       156       160       168       116       104        84        96        92        84        92        88        80        72        64        68 
dram[14]:       164       160       156       172       104       112        88       100        88        92        84       100        80        72        64        64 
dram[15]:       160       152       156       176       108       100        92        92        88        80        88        88        80        72        64        68 
dram[16]:       156       172       164       156       112       108        92        96        80       108        84        84        76        76        64        68 
dram[17]:       156       164       156       176       104       100        88       104        76        96        80        96        76        68        64        68 
dram[18]:       152       160       160       168        92       104        92       104        92        96        84        88        76        68        64        68 
dram[19]:       148       160       152       156        92       100        84        88        84        96        80        76        76        68        64        68 
dram[20]:       152       152       152       172        88        92        84       100        84        84        92        84        76        76        64        68 
dram[21]:       144       144       152       176        92        88        96       108        88        80        88        92        76        64        64        68 
dram[22]:       140       144       156       172        88       108        92       104        80        80        88        88        76        68        64        68 
dram[23]:       152       152       156       176        84       104        88       104        80        84        88        92        76        72        64        68 
dram[24]:       156       156       156       164       108       112        88        88        72        80        88        88        72        76        76        68 
dram[25]:       156       148       172       160       108       108        88        80        72        72        92        76        72        68        72        64 
dram[26]:       152       148       168       176       104       100        92       104        76        76        88        96        72        68        68        68 
dram[27]:       160       148       164       168       112       108        96        80        76        80        88        92        72        68        68        64 
dram[28]:       156       168       168       156       108       116       100        84        88        96        96        80        72        80        72        68 
dram[29]:       164       168       172       168       116       120        96        96        88       100        96        96        72        80        72        68 
dram[30]:       152       168       160       172       112       112        88        92        84        92        92        92        72        76        72        68 
dram[31]:       152       160       156       156       112       104        88        76        84        88        92        84        72        76        72        68 
total dram reads = 53032
bank skew: 176/64 = 2.75
chip skew: 1772/1592 = 1.11
number of total write accesses:
dram[0]:      1248      1244      1264      1248      1208      1224      1248      1244      1224      1208      1208      1204      1268      1272      1224      1232 
dram[1]:      1268      1240      1268      1248      1216      1216      1248      1260      1200      1200      1208      1192      1256      1264      1240      1240 
dram[2]:      1256      1232      1252      1256      1232      1216      1256      1216      1224      1200      1216      1192      1272      1264      1256      1240 
dram[3]:      1248      1232      1256      1256      1232      1224      1248      1228      1224      1208      1224      1184      1272      1272      1232      1240 
dram[4]:      1256      1252      1264      1252      1244      1216      1240      1212      1208      1216      1200      1192      1264      1248      1256      1248 
dram[5]:      1240      1232      1264      1256      1232      1240      1232      1216      1240      1208      1208      1184      1264      1256      1256      1256 
dram[6]:      1248      1252      1268      1260      1248      1240      1220      1232      1216      1208      1200      1192      1248      1256      1248      1240 
dram[7]:      1248      1248      1260      1256      1232      1240      1232      1232      1216      1200      1216      1200      1256      1248      1240      1248 
dram[8]:      1252      1248      1248      1264      1248      1264      1248      1224      1208      1200      1208      1208      1248      1236      1248      1240 
dram[9]:      1244      1248      1248      1256      1256      1248      1240      1224      1200      1224      1216      1216      1256      1236      1248      1240 
dram[10]:      1216      1236      1248      1248      1256      1272      1228      1236      1208      1212      1208      1224      1248      1248      1232      1248 
dram[11]:      1240      1244      1248      1248      1240      1264      1228      1228      1208      1208      1200      1216      1248      1248      1256      1256 
dram[12]:      1256      1232      1256      1232      1232      1240      1252      1236      1216      1216      1216      1216      1256      1264      1224      1232 
dram[13]:      1248      1240      1256      1232      1216      1240      1252      1252      1224      1216      1208      1216      1256      1264      1224      1240 
dram[14]:      1228      1244      1248      1256      1248      1224      1256      1232      1208      1224      1208      1216      1264      1264      1232      1240 
dram[15]:      1260      1248      1248      1240      1248      1216      1244      1232      1200      1224      1224      1208      1272      1256      1232      1232 
dram[16]:      1248      1272      1232      1264      1208      1224      1244      1248      1208      1216      1208      1212      1264      1256      1224      1240 
dram[17]:      1256      1264      1240      1264      1208      1224      1240      1224      1216      1208      1200      1220      1264      1260      1232      1240 
dram[18]:      1264      1260      1240      1256      1216      1224      1228      1232      1208      1216      1208      1208      1264      1264      1232      1232 
dram[19]:      1248      1260      1256      1248      1216      1212      1228      1248      1208      1208      1200      1216      1256      1264      1232      1248 
dram[20]:      1248      1244      1272      1280      1232      1232      1204      1248      1216      1200      1200      1192      1248      1256      1248      1240 
dram[21]:      1252      1232      1252      1272      1224      1232      1220      1248      1224      1208      1200      1200      1248      1252      1256      1232 
dram[22]:      1244      1244      1260      1272      1232      1240      1224      1232      1200      1200      1192      1208      1264      1256      1264      1248 
dram[23]:      1252      1248      1260      1280      1232      1248      1212      1228      1200      1204      1192      1200      1256      1256      1248      1248 
dram[24]:      1240      1248      1256      1252      1240      1224      1248      1224      1224      1208      1200      1212      1256      1232      1264      1240 
dram[25]:      1260      1236      1256      1248      1248      1240      1236      1224      1200      1216      1200      1220      1256      1240      1256      1232 
dram[26]:      1232      1244      1248      1260      1260      1240      1228      1244      1200      1208      1232      1216      1256      1240      1248      1228 
dram[27]:      1248      1240      1264      1240      1244      1248      1224      1252      1208      1208      1232      1200      1248      1240      1240      1240 
dram[28]:      1256      1256      1232      1244      1208      1248      1256      1248      1208      1200      1232      1224      1256      1248      1224      1256 
dram[29]:      1256      1244      1240      1244      1212      1224      1260      1248      1208      1224      1224      1232      1264      1256      1224      1236 
dram[30]:      1260      1256      1240      1252      1224      1212      1240      1248      1216      1216      1216      1208      1264      1264      1228      1224 
dram[31]:      1260      1244      1232      1248      1232      1216      1236      1240      1208      1216      1224      1216      1264      1256      1248      1232 
total dram writes = 632780
bank skew: 1280/1184 = 1.08
chip skew: 19800/19748 = 1.00
average mf latency per bank:
dram[0]:       2734      2816      2121      2383      1480      1514      1351      1426      1350      1404      1359      1406      2006      2161      2063      2129
dram[1]:       2853      3015      2235      2389      1528      1555      1406      1471      1404      1469      1409      1471      2056      2134      2012      2170
dram[2]:       2770      2914      2224      2385      1457      1555      1325      1478      1351      1416      1350      1451      2002      2147      1946      2092
dram[3]:       2558      2781      2262      2430      1460      1558      1334      1434      1322      1375      1304      1398      1972      2130      2020      2027
dram[4]:       2324      2559      1957      2158      1341      1495      1251      1368      1250      1325      1242      1348      2045      2214      1968      2013
dram[5]:       2505      2686      2013      2163      1386      1450      1271      1405      1250      1342      1281      1376      2031      2207      1978      2036
dram[6]:       2553      2636      2042      2206      1412      1508      1321      1408      1288      1391      1320      1388      2052      2170      2075      2234
dram[7]:       2065      2261      1938      2119      1343      1424      1202      1291      1206      1314      1213      1298      2037      2191      1906      2004
dram[8]:       2365      2484      1985      2128      1376      1432      1240      1388      1243      1334      1215      1316      2048      2228      1987      2091
dram[9]:       2319      2556      2029      2120      1326      1475      1243      1360      1280      1348      1254      1330      2010      2170      1993      1979
dram[10]:       2451      2418      2015      2227      1337      1452      1230      1331      1276      1322      1244      1323      1997      2161      1918      2029
dram[11]:       2719      2781      2088      2304      1441      1513      1334      1437      1324      1408      1311      1379      2042      2195      2076      2133
dram[12]:       2813      2920      2194      2424      1475      1567      1398      1482      1327      1422      1346      1436      2046      2154      2102      2179
dram[13]:       2795      2945      2243      2361      1472      1557      1399      1428      1343      1422      1355      1455      2057      2176      2098      2154
dram[14]:       2842      2977      2227      2308      1438      1572      1393      1466      1383      1375      1367      1432      2057      2213      2076      2156
dram[15]:       2630      2845      2137      2290      1420      1586      1345      1441      1323      1357      1317      1401      2010      2212      2012      2068
dram[16]:       2646      2801      2210      2268      1465      1541      1362      1436      1357      1424      1348      1408      1998      2170      2049      2088
dram[17]:       2816      2856      2270      2320      1522      1565      1410      1481      1379      1463      1369      1440      2003      2197      2075      2193
dram[18]:       2495      2494      2027      2184      1453      1515      1325      1405      1262      1329      1271      1372      1988      2137      1939      2113
dram[19]:       2754      2893      2210      2348      1516      1592      1395      1472      1340      1436      1383      1432      1998      2147      2025      2104
dram[20]:       2567      2640      2033      2142      1418      1549      1325      1392      1289      1382      1272      1369      2112      2133      1938      2167
dram[21]:       2387      2455      1965      2056      1373      1487      1282      1330      1221      1340      1235      1315      1998      2137      1863      2115
dram[22]:       2818      2819      2144      2285      1476      1541      1362      1462      1344      1444      1335      1423      2034      2182      1931      2161
dram[23]:       2962      3061      2248      2347      1512      1597      1401      1478      1398      1441      1378      1497      2079      2151      2067      2204
dram[24]:       2590      2679      2062      2155      1373      1512      1288      1416      1299      1393      1294      1329      2011      2156      1966      2124
dram[25]:       2639      2885      2123      2224      1429      1558      1337      1449      1345      1388      1323      1351      1989      2148      2000      2161
dram[26]:       2627      2728      2254      2327      1449      1559      1372      1422      1342      1409      1311      1372      1996      2177      1955      2119
dram[27]:       2861      2973      2290      2457      1453      1542      1404      1484      1404      1466      1338      1429      2025      2186      2004      2107
dram[28]:       2886      2987      2286      2393      1495      1557      1376      1521      1378      1465      1342      1432      2033      2149      2135      2182
dram[29]:       2617      2747      2075      2230      1429      1534      1305      1426      1321      1347      1298      1367      1947      2100      2054      2107
dram[30]:       2803      2935      2323      2400      1536      1615      1396      1522      1407      1431      1374      1433      2062      2129      2040      2189
dram[31]:       2989      3112      2369      2438      1515      1659      1445      1533      1434      1454      1372      1450      2085      2167      2073      2226
maximum mf latency per bank:
dram[0]:       2675      2462      3260      3133      2677      2523      2651      2590      2517      2459      2589      2128      2589      2667      2730      2621
dram[1]:       2616      2686      3278      3162      2678      2318      2611      2624      2523      2519      2552      2342      2605      2642      2604      2640
dram[2]:       2296      2687      2856      2732      2599      2105      2588      2513      2672      2589      2416      2367      2609      2323      2707      2596
dram[3]:       2698      2671      3189      3080      2555      2568      2637      2441      2620      2562      2366      2261      2601      2561      2677      2558
dram[4]:       2261      2161      3548      3409      2083      2336      2323      2238      2306      2336      2239      2189      2202      2178      2099      2297
dram[5]:       2303      2402      2711      2606      2418      1745      2501      2614      2413      2315      2540      2210      2079      2373      2397      2355
dram[6]:       2093      2203      3367      3280      2324      2180      2116      2308      2101      2067      2320      2147      2261      2168      2255      2212
dram[7]:       1994      2144      3193      3082      2285      2234      2181      2352      2153      2106      2074      2024      2301      2299      2183      2227
dram[8]:       2202      2194      2638      2513      2309      2064      2259      2308      2225      2366      2164      2211      2180      2341      2267      2293
dram[9]:       2503      2393      2915      2818      2406      2485      2460      2436      2387      2477      2340      2351      2359      2169      2482      2375
dram[10]:       2516      2474      3090      2972      2420      2520      2611      2628      2480      2182      2412      2440      2277      2343      2560      2560
dram[11]:       2356      2347      3179      3110      2400      2342      2591      2601      2492      2207      2190      2419      2194      2400      2579      2512
dram[12]:       2425      2481      3319      3210      2762      2622      2695      2614      2622      2610      2670      2631      2609      2463      2512      2690
dram[13]:       2582      2614      3096      2975      2583      2579      2516      2490      2556      2583      2545      2545      2607      2473      2506      2528
dram[14]:       2542      2503      3396      3281      2194      2495      2506      2577      2590      2517      2283      2697      2181      2565      2435      2563
dram[15]:       2487      2539      3131      3018      2025      2516      2641      2571      2592      2327      2340      2608      2091      2570      2514      2547
dram[16]:       2551      2506      3230      3111      2284      2575      2426      2429      2471      3019      1954      2137      2577      2434      2583      2501
dram[17]:       2630      2498      3209      3142      2700      1992      2712      2572      2568      2976      1948      2657      2506      2504      2675      2585
dram[18]:       2368      2311      2898      2721      2264      2376      2513      2459      2362      2440      1744      2446      2028      2345      2577      2428
dram[19]:       2648      2560      3426      3277      2506      2665      2529      2571      2587      2771      1904      2644      2575      2532      2429      2570
dram[20]:       2461      2489      3626      3487      2396      2567      2532      2531      2611      2422      1696      1923      2536      2120      2345      2490
dram[21]:       2375      2287      3464      3325      2339      2477      2479      2477      1828      2386      2250      2147      2257      2221      2540      2454
dram[22]:       2628      2451      3337      3214      2641      2525      2692      2585      2447      2227      2300      2555      2405      2405      2536      2547
dram[23]:       2649      2463      3278      3176      1851      2639      2664      2579      2597      2384      2126      2503      2602      2614      2535      2595
dram[24]:       2511      2395      3464      3357      2330      2332      2404      2504      2557      2348      2289      2085      2036      2118      2624      2400
dram[25]:       2562      2558      3012      2889      2365      2431      2380      2538      2585      2387      2537      1834      2668      2517      2486      2545
dram[26]:       2700      2711      2958      2852      2718      2676      2787      2750      2633      2751      2211      2220      2737      2549      2797      2654
dram[27]:       2483      2534      3358      3245      2602      2602      2765      2744      2628      2614      2587      2285      2512      2124      2691      2551
dram[28]:       2601      2629      2964      2830      2475      2640      2697      2608      2686      2507      2491      1942      2619      2647      2554      2548
dram[29]:       2546      2529      2500      2379      2411      2547      2518      2505      2663      2470      2207      2269      2350      2463      2510      2498
dram[30]:       2510      2560      3029      2880      2526      2681      2560      2555      2519      2556      2257      2841      2517      2122      2420      2569
dram[31]:       2772      2797      2932      2831      2722      2867      2783      2707      2744      2834      2328      2848      2808      2800      2722      2663
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=50966 n_act=1370 n_pre=1354 n_ref_event=0 n_req=6586 n_rd=1644 n_rd_L2_A=0 n_write=0 n_wr_bk=19674 bw_util=0.292
n_activity=33979 dram_eff=0.6274
bk0: 156a 60448i bk1: 156a 61211i bk2: 168a 59762i bk3: 152a 60444i bk4: 96a 61889i bk5: 116a 61118i bk6: 84a 61049i bk7: 88a 60026i bk8: 92a 60521i bk9: 84a 61248i bk10: 96a 60497i bk11: 80a 60810i bk12: 76a 61046i bk13: 72a 60533i bk14: 64a 60552i bk15: 64a 60257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791229
Row_Buffer_Locality_read = 0.941606
Row_Buffer_Locality_write = 0.741012
Bank_Level_Parallism = 6.795176
Bank_Level_Parallism_Col = 6.442327
Bank_Level_Parallism_Ready = 5.341777
write_to_read_ratio_blp_rw_average = 0.876724
GrpLevelPara = 2.732240 

BW Util details:
bwutil = 0.292039 
total_CMD = 72997 
util_bw = 21318 
Wasted_Col = 6388 
Wasted_Row = 2183 
Idle = 43108 

BW Util Bottlenecks: 
RCDc_limit = 791 
RCDWRc_limit = 2736 
WTRc_limit = 407 
RTWc_limit = 1400 
CCDLc_limit = 3895 
rwq = 0 
CCDLc_limit_alone = 3839 
WTRc_limit_alone = 367 
RTWc_limit_alone = 1384 

Commands details: 
total_CMD = 72997 
n_nop = 50966 
Read = 1644 
Write = 0 
L2_Alloc = 0 
L2_WB = 19674 
n_act = 1370 
n_pre = 1354 
n_ref = 0 
n_req = 6586 
total_req = 21318 

Dual Bus Interface Util: 
issued_total_row = 2724 
issued_total_col = 21318 
Row_Bus_Util =  0.037317 
CoL_Bus_Util = 0.292039 
Either_Row_CoL_Bus_Util = 0.301807 
Issued_on_Two_Bus_Simul_Util = 0.027549 
issued_two_Eff = 0.091280 
queue_avg = 9.958491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.95849
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=50892 n_act=1441 n_pre=1425 n_ref_event=0 n_req=6649 n_rd=1708 n_rd_L2_A=0 n_write=0 n_wr_bk=19654 bw_util=0.2926
n_activity=34532 dram_eff=0.6186
bk0: 160a 60634i bk1: 168a 60307i bk2: 172a 59326i bk3: 160a 59288i bk4: 100a 61331i bk5: 128a 61089i bk6: 80a 60944i bk7: 96a 59647i bk8: 84a 61407i bk9: 96a 60922i bk10: 96a 61713i bk11: 84a 61171i bk12: 76a 60930i bk13: 80a 60649i bk14: 64a 60578i bk15: 64a 60668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782491
Row_Buffer_Locality_read = 0.946136
Row_Buffer_Locality_write = 0.725646
Bank_Level_Parallism = 6.719675
Bank_Level_Parallism_Col = 6.344539
Bank_Level_Parallism_Ready = 5.276285
write_to_read_ratio_blp_rw_average = 0.872862
GrpLevelPara = 2.685491 

BW Util details:
bwutil = 0.292642 
total_CMD = 72997 
util_bw = 21362 
Wasted_Col = 6743 
Wasted_Row = 2249 
Idle = 42643 

BW Util Bottlenecks: 
RCDc_limit = 749 
RCDWRc_limit = 2905 
WTRc_limit = 556 
RTWc_limit = 1359 
CCDLc_limit = 4138 
rwq = 0 
CCDLc_limit_alone = 4020 
WTRc_limit_alone = 480 
RTWc_limit_alone = 1317 

Commands details: 
total_CMD = 72997 
n_nop = 50892 
Read = 1708 
Write = 0 
L2_Alloc = 0 
L2_WB = 19654 
n_act = 1441 
n_pre = 1425 
n_ref = 0 
n_req = 6649 
total_req = 21362 

Dual Bus Interface Util: 
issued_total_row = 2866 
issued_total_col = 21362 
Row_Bus_Util =  0.039262 
CoL_Bus_Util = 0.292642 
Either_Row_CoL_Bus_Util = 0.302821 
Issued_on_Two_Bus_Simul_Util = 0.029083 
issued_two_Eff = 0.096042 
queue_avg = 10.216228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.2162
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=50981 n_act=1386 n_pre=1370 n_ref_event=0 n_req=6605 n_rd=1660 n_rd_L2_A=0 n_write=0 n_wr_bk=19667 bw_util=0.2922
n_activity=33690 dram_eff=0.633
bk0: 152a 60487i bk1: 160a 60407i bk2: 168a 60061i bk3: 156a 59917i bk4: 100a 61118i bk5: 120a 61061i bk6: 92a 60551i bk7: 92a 60890i bk8: 84a 61034i bk9: 80a 61217i bk10: 92a 60708i bk11: 88a 60921i bk12: 76a 61494i bk13: 72a 60526i bk14: 64a 60847i bk15: 64a 61040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789362
Row_Buffer_Locality_read = 0.941566
Row_Buffer_Locality_write = 0.738008
Bank_Level_Parallism = 6.777294
Bank_Level_Parallism_Col = 6.429999
Bank_Level_Parallism_Ready = 5.288789
write_to_read_ratio_blp_rw_average = 0.872410
GrpLevelPara = 2.734625 

BW Util details:
bwutil = 0.292163 
total_CMD = 72997 
util_bw = 21327 
Wasted_Col = 6302 
Wasted_Row = 2213 
Idle = 43155 

BW Util Bottlenecks: 
RCDc_limit = 813 
RCDWRc_limit = 2641 
WTRc_limit = 455 
RTWc_limit = 1343 
CCDLc_limit = 3864 
rwq = 0 
CCDLc_limit_alone = 3768 
WTRc_limit_alone = 423 
RTWc_limit_alone = 1279 

Commands details: 
total_CMD = 72997 
n_nop = 50981 
Read = 1660 
Write = 0 
L2_Alloc = 0 
L2_WB = 19667 
n_act = 1386 
n_pre = 1370 
n_ref = 0 
n_req = 6605 
total_req = 21327 

Dual Bus Interface Util: 
issued_total_row = 2756 
issued_total_col = 21327 
Row_Bus_Util =  0.037755 
CoL_Bus_Util = 0.292163 
Either_Row_CoL_Bus_Util = 0.301601 
Issued_on_Two_Bus_Simul_Util = 0.028316 
issued_two_Eff = 0.093886 
queue_avg = 9.967587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.96759
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 97215 -   mf: uid=5432923, sid4294967295:w4294967295, part=3, addr=0xc2d51c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (97115), 
Ready @ 97222 -   mf: uid=5432924, sid4294967295:w4294967295, part=3, addr=0xc2d51c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (97122), 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=50892 n_act=1423 n_pre=1407 n_ref_event=0 n_req=6609 n_rd=1664 n_rd_L2_A=0 n_write=0 n_wr_bk=19695 bw_util=0.2926
n_activity=34381 dram_eff=0.6212
bk0: 148a 61282i bk1: 156a 61082i bk2: 172a 60622i bk3: 164a 59663i bk4: 100a 61817i bk5: 112a 62373i bk6: 92a 61540i bk7: 96a 61359i bk8: 84a 61412i bk9: 80a 60962i bk10: 92a 60816i bk11: 88a 61222i bk12: 76a 61220i bk13: 76a 60841i bk14: 64a 60413i bk15: 64a 60909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784100
Row_Buffer_Locality_read = 0.938702
Row_Buffer_Locality_write = 0.731886
Bank_Level_Parallism = 6.506787
Bank_Level_Parallism_Col = 6.165660
Bank_Level_Parallism_Ready = 5.070790
write_to_read_ratio_blp_rw_average = 0.867620
GrpLevelPara = 2.704400 

BW Util details:
bwutil = 0.292601 
total_CMD = 72997 
util_bw = 21359 
Wasted_Col = 6523 
Wasted_Row = 2395 
Idle = 42720 

BW Util Bottlenecks: 
RCDc_limit = 862 
RCDWRc_limit = 2902 
WTRc_limit = 619 
RTWc_limit = 1322 
CCDLc_limit = 3921 
rwq = 0 
CCDLc_limit_alone = 3778 
WTRc_limit_alone = 525 
RTWc_limit_alone = 1273 

Commands details: 
total_CMD = 72997 
n_nop = 50892 
Read = 1664 
Write = 0 
L2_Alloc = 0 
L2_WB = 19695 
n_act = 1423 
n_pre = 1407 
n_ref = 0 
n_req = 6609 
total_req = 21359 

Dual Bus Interface Util: 
issued_total_row = 2830 
issued_total_col = 21359 
Row_Bus_Util =  0.038769 
CoL_Bus_Util = 0.292601 
Either_Row_CoL_Bus_Util = 0.302821 
Issued_on_Two_Bus_Simul_Util = 0.028549 
issued_two_Eff = 0.094277 
queue_avg = 9.876817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.87682
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=50936 n_act=1442 n_pre=1426 n_ref_event=0 n_req=6570 n_rd=1628 n_rd_L2_A=0 n_write=0 n_wr_bk=19635 bw_util=0.2913
n_activity=34028 dram_eff=0.6249
bk0: 148a 59807i bk1: 152a 60665i bk2: 172a 58274i bk3: 156a 58770i bk4: 84a 60730i bk5: 108a 60580i bk6: 96a 61908i bk7: 96a 61264i bk8: 80a 62255i bk9: 76a 61602i bk10: 96a 60559i bk11: 88a 61177i bk12: 76a 61422i bk13: 72a 61007i bk14: 64a 60202i bk15: 64a 60285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779511
Row_Buffer_Locality_read = 0.941646
Row_Buffer_Locality_write = 0.725774
Bank_Level_Parallism = 6.753634
Bank_Level_Parallism_Col = 6.406335
Bank_Level_Parallism_Ready = 5.237925
write_to_read_ratio_blp_rw_average = 0.865266
GrpLevelPara = 2.715363 

BW Util details:
bwutil = 0.291286 
total_CMD = 72997 
util_bw = 21263 
Wasted_Col = 6560 
Wasted_Row = 2380 
Idle = 42794 

BW Util Bottlenecks: 
RCDc_limit = 794 
RCDWRc_limit = 2894 
WTRc_limit = 691 
RTWc_limit = 1343 
CCDLc_limit = 4014 
rwq = 0 
CCDLc_limit_alone = 3912 
WTRc_limit_alone = 619 
RTWc_limit_alone = 1313 

Commands details: 
total_CMD = 72997 
n_nop = 50936 
Read = 1628 
Write = 0 
L2_Alloc = 0 
L2_WB = 19635 
n_act = 1442 
n_pre = 1426 
n_ref = 0 
n_req = 6570 
total_req = 21263 

Dual Bus Interface Util: 
issued_total_row = 2868 
issued_total_col = 21263 
Row_Bus_Util =  0.039289 
CoL_Bus_Util = 0.291286 
Either_Row_CoL_Bus_Util = 0.302218 
Issued_on_Two_Bus_Simul_Util = 0.028357 
issued_two_Eff = 0.093831 
queue_avg = 10.262983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.263
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=51020 n_act=1387 n_pre=1371 n_ref_event=0 n_req=6554 n_rd=1608 n_rd_L2_A=0 n_write=0 n_wr_bk=19605 bw_util=0.2906
n_activity=33884 dram_eff=0.626
bk0: 144a 60598i bk1: 168a 61207i bk2: 164a 58952i bk3: 148a 60101i bk4: 80a 60905i bk5: 120a 60025i bk6: 92a 60644i bk7: 88a 60857i bk8: 68a 61144i bk9: 88a 60631i bk10: 92a 60481i bk11: 84a 60690i bk12: 68a 61207i bk13: 76a 61187i bk14: 64a 60719i bk15: 64a 60954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787172
Row_Buffer_Locality_read = 0.940298
Row_Buffer_Locality_write = 0.737014
Bank_Level_Parallism = 6.790780
Bank_Level_Parallism_Col = 6.502047
Bank_Level_Parallism_Ready = 5.364918
write_to_read_ratio_blp_rw_average = 0.877876
GrpLevelPara = 2.741683 

BW Util details:
bwutil = 0.290601 
total_CMD = 72997 
util_bw = 21213 
Wasted_Col = 6375 
Wasted_Row = 2476 
Idle = 42933 

BW Util Bottlenecks: 
RCDc_limit = 723 
RCDWRc_limit = 2815 
WTRc_limit = 527 
RTWc_limit = 1547 
CCDLc_limit = 3776 
rwq = 0 
CCDLc_limit_alone = 3631 
WTRc_limit_alone = 448 
RTWc_limit_alone = 1481 

Commands details: 
total_CMD = 72997 
n_nop = 51020 
Read = 1608 
Write = 0 
L2_Alloc = 0 
L2_WB = 19605 
n_act = 1387 
n_pre = 1371 
n_ref = 0 
n_req = 6554 
total_req = 21213 

Dual Bus Interface Util: 
issued_total_row = 2758 
issued_total_col = 21213 
Row_Bus_Util =  0.037782 
CoL_Bus_Util = 0.290601 
Either_Row_CoL_Bus_Util = 0.301067 
Issued_on_Two_Bus_Simul_Util = 0.027316 
issued_two_Eff = 0.090731 
queue_avg = 10.138403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.1384
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=51039 n_act=1410 n_pre=1394 n_ref_event=0 n_req=6576 n_rd=1632 n_rd_L2_A=0 n_write=0 n_wr_bk=19610 bw_util=0.291
n_activity=33335 dram_eff=0.6372
bk0: 144a 60932i bk1: 152a 60949i bk2: 160a 59291i bk3: 168a 59651i bk4: 92a 60722i bk5: 108a 61386i bk6: 96a 61439i bk7: 104a 61023i bk8: 76a 61456i bk9: 80a 61454i bk10: 88a 61284i bk11: 96a 61132i bk12: 68a 61946i bk13: 72a 60820i bk14: 64a 60881i bk15: 64a 60993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784383
Row_Buffer_Locality_read = 0.944853
Row_Buffer_Locality_write = 0.731067
Bank_Level_Parallism = 6.673090
Bank_Level_Parallism_Col = 6.297132
Bank_Level_Parallism_Ready = 5.094859
write_to_read_ratio_blp_rw_average = 0.869860
GrpLevelPara = 2.728487 

BW Util details:
bwutil = 0.290998 
total_CMD = 72997 
util_bw = 21242 
Wasted_Col = 6377 
Wasted_Row = 2221 
Idle = 43157 

BW Util Bottlenecks: 
RCDc_limit = 698 
RCDWRc_limit = 2808 
WTRc_limit = 610 
RTWc_limit = 1696 
CCDLc_limit = 3975 
rwq = 0 
CCDLc_limit_alone = 3779 
WTRc_limit_alone = 512 
RTWc_limit_alone = 1598 

Commands details: 
total_CMD = 72997 
n_nop = 51039 
Read = 1632 
Write = 0 
L2_Alloc = 0 
L2_WB = 19610 
n_act = 1410 
n_pre = 1394 
n_ref = 0 
n_req = 6576 
total_req = 21242 

Dual Bus Interface Util: 
issued_total_row = 2804 
issued_total_col = 21242 
Row_Bus_Util =  0.038413 
CoL_Bus_Util = 0.290998 
Either_Row_CoL_Bus_Util = 0.300807 
Issued_on_Two_Bus_Simul_Util = 0.028604 
issued_two_Eff = 0.095091 
queue_avg = 10.012699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.0127
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=50997 n_act=1403 n_pre=1388 n_ref_event=0 n_req=6567 n_rd=1624 n_rd_L2_A=0 n_write=0 n_wr_bk=19611 bw_util=0.2909
n_activity=33640 dram_eff=0.6312
bk0: 148a 60512i bk1: 152a 60279i bk2: 156a 59346i bk3: 160a 59216i bk4: 92a 60663i bk5: 100a 60411i bk6: 92a 61037i bk7: 108a 60284i bk8: 84a 61607i bk9: 80a 61775i bk10: 88a 61560i bk11: 96a 61581i bk12: 68a 61522i bk13: 72a 61767i bk14: 64a 61492i bk15: 64a 61319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785124
Row_Buffer_Locality_read = 0.938424
Row_Buffer_Locality_write = 0.734420
Bank_Level_Parallism = 6.665689
Bank_Level_Parallism_Col = 6.357872
Bank_Level_Parallism_Ready = 5.193172
write_to_read_ratio_blp_rw_average = 0.876460
GrpLevelPara = 2.733955 

BW Util details:
bwutil = 0.290902 
total_CMD = 72997 
util_bw = 21235 
Wasted_Col = 6335 
Wasted_Row = 2450 
Idle = 42977 

BW Util Bottlenecks: 
RCDc_limit = 849 
RCDWRc_limit = 2863 
WTRc_limit = 379 
RTWc_limit = 1701 
CCDLc_limit = 3632 
rwq = 0 
CCDLc_limit_alone = 3548 
WTRc_limit_alone = 342 
RTWc_limit_alone = 1654 

Commands details: 
total_CMD = 72997 
n_nop = 50997 
Read = 1624 
Write = 0 
L2_Alloc = 0 
L2_WB = 19611 
n_act = 1403 
n_pre = 1388 
n_ref = 0 
n_req = 6567 
total_req = 21235 

Dual Bus Interface Util: 
issued_total_row = 2791 
issued_total_col = 21235 
Row_Bus_Util =  0.038234 
CoL_Bus_Util = 0.290902 
Either_Row_CoL_Bus_Util = 0.301382 
Issued_on_Two_Bus_Simul_Util = 0.027755 
issued_two_Eff = 0.092091 
queue_avg = 10.126718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.1267
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=50995 n_act=1426 n_pre=1411 n_ref_event=0 n_req=6620 n_rd=1672 n_rd_L2_A=0 n_write=0 n_wr_bk=19629 bw_util=0.2918
n_activity=33207 dram_eff=0.6415
bk0: 152a 60511i bk1: 152a 60623i bk2: 156a 59017i bk3: 176a 59313i bk4: 100a 60544i bk5: 104a 59725i bk6: 88a 60212i bk7: 108a 60885i bk8: 80a 61103i bk9: 80a 61995i bk10: 92a 61379i bk11: 96a 61206i bk12: 76a 61587i bk13: 76a 61461i bk14: 68a 60656i bk15: 68a 60870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783328
Row_Buffer_Locality_read = 0.943182
Row_Buffer_Locality_write = 0.728938
Bank_Level_Parallism = 6.883505
Bank_Level_Parallism_Col = 6.486666
Bank_Level_Parallism_Ready = 5.248721
write_to_read_ratio_blp_rw_average = 0.876431
GrpLevelPara = 2.742764 

BW Util details:
bwutil = 0.291807 
total_CMD = 72997 
util_bw = 21301 
Wasted_Col = 6122 
Wasted_Row = 2132 
Idle = 43442 

BW Util Bottlenecks: 
RCDc_limit = 661 
RCDWRc_limit = 2619 
WTRc_limit = 558 
RTWc_limit = 1535 
CCDLc_limit = 3801 
rwq = 0 
CCDLc_limit_alone = 3674 
WTRc_limit_alone = 493 
RTWc_limit_alone = 1473 

Commands details: 
total_CMD = 72997 
n_nop = 50995 
Read = 1672 
Write = 0 
L2_Alloc = 0 
L2_WB = 19629 
n_act = 1426 
n_pre = 1411 
n_ref = 0 
n_req = 6620 
total_req = 21301 

Dual Bus Interface Util: 
issued_total_row = 2837 
issued_total_col = 21301 
Row_Bus_Util =  0.038865 
CoL_Bus_Util = 0.291807 
Either_Row_CoL_Bus_Util = 0.301410 
Issued_on_Two_Bus_Simul_Util = 0.029261 
issued_two_Eff = 0.097082 
queue_avg = 9.983027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.98303
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=50999 n_act=1428 n_pre=1412 n_ref_event=0 n_req=6626 n_rd=1676 n_rd_L2_A=0 n_write=0 n_wr_bk=19625 bw_util=0.2918
n_activity=33179 dram_eff=0.642
bk0: 160a 60506i bk1: 164a 60727i bk2: 156a 58878i bk3: 172a 59316i bk4: 100a 61164i bk5: 100a 60623i bk6: 92a 59782i bk7: 104a 60753i bk8: 88a 60806i bk9: 80a 60987i bk10: 92a 60969i bk11: 88a 60921i bk12: 76a 61043i bk13: 72a 60628i bk14: 64a 60980i bk15: 68a 61557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783037
Row_Buffer_Locality_read = 0.942124
Row_Buffer_Locality_write = 0.728789
Bank_Level_Parallism = 6.916886
Bank_Level_Parallism_Col = 6.500658
Bank_Level_Parallism_Ready = 5.236984
write_to_read_ratio_blp_rw_average = 0.871038
GrpLevelPara = 2.755113 

BW Util details:
bwutil = 0.291807 
total_CMD = 72997 
util_bw = 21301 
Wasted_Col = 6271 
Wasted_Row = 2050 
Idle = 43375 

BW Util Bottlenecks: 
RCDc_limit = 724 
RCDWRc_limit = 2642 
WTRc_limit = 773 
RTWc_limit = 1758 
CCDLc_limit = 3977 
rwq = 0 
CCDLc_limit_alone = 3773 
WTRc_limit_alone = 635 
RTWc_limit_alone = 1692 

Commands details: 
total_CMD = 72997 
n_nop = 50999 
Read = 1676 
Write = 0 
L2_Alloc = 0 
L2_WB = 19625 
n_act = 1428 
n_pre = 1412 
n_ref = 0 
n_req = 6626 
total_req = 21301 

Dual Bus Interface Util: 
issued_total_row = 2840 
issued_total_col = 21301 
Row_Bus_Util =  0.038906 
CoL_Bus_Util = 0.291807 
Either_Row_CoL_Bus_Util = 0.301355 
Issued_on_Two_Bus_Simul_Util = 0.029357 
issued_two_Eff = 0.097418 
queue_avg = 10.310177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.3102
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=51021 n_act=1361 n_pre=1345 n_ref_event=0 n_req=6630 n_rd=1688 n_rd_L2_A=0 n_write=0 n_wr_bk=19590 bw_util=0.2915
n_activity=33009 dram_eff=0.6446
bk0: 164a 61242i bk1: 164a 60633i bk2: 168a 59557i bk3: 176a 59806i bk4: 104a 60833i bk5: 88a 61308i bk6: 96a 60785i bk7: 96a 60270i bk8: 84a 61312i bk9: 84a 60034i bk10: 92a 60842i bk11: 92a 60370i bk12: 76a 61043i bk13: 76a 60356i bk14: 64a 61235i bk15: 64a 61310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793600
Row_Buffer_Locality_read = 0.936611
Row_Buffer_Locality_write = 0.744395
Bank_Level_Parallism = 6.930928
Bank_Level_Parallism_Col = 6.519268
Bank_Level_Parallism_Ready = 5.358915
write_to_read_ratio_blp_rw_average = 0.871533
GrpLevelPara = 2.734322 

BW Util details:
bwutil = 0.291491 
total_CMD = 72997 
util_bw = 21278 
Wasted_Col = 6210 
Wasted_Row = 1887 
Idle = 43622 

BW Util Bottlenecks: 
RCDc_limit = 770 
RCDWRc_limit = 2639 
WTRc_limit = 635 
RTWc_limit = 1566 
CCDLc_limit = 3978 
rwq = 0 
CCDLc_limit_alone = 3883 
WTRc_limit_alone = 585 
RTWc_limit_alone = 1521 

Commands details: 
total_CMD = 72997 
n_nop = 51021 
Read = 1688 
Write = 0 
L2_Alloc = 0 
L2_WB = 19590 
n_act = 1361 
n_pre = 1345 
n_ref = 0 
n_req = 6630 
total_req = 21278 

Dual Bus Interface Util: 
issued_total_row = 2706 
issued_total_col = 21278 
Row_Bus_Util =  0.037070 
CoL_Bus_Util = 0.291491 
Either_Row_CoL_Bus_Util = 0.301053 
Issued_on_Two_Bus_Simul_Util = 0.027508 
issued_two_Eff = 0.091372 
queue_avg = 10.214707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.2147
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=51047 n_act=1399 n_pre=1383 n_ref_event=0 n_req=6609 n_rd=1664 n_rd_L2_A=0 n_write=0 n_wr_bk=19591 bw_util=0.2912
n_activity=33223 dram_eff=0.6398
bk0: 164a 60235i bk1: 160a 61120i bk2: 156a 60016i bk3: 176a 59078i bk4: 104a 60912i bk5: 92a 60557i bk6: 84a 60803i bk7: 100a 60337i bk8: 88a 60939i bk9: 76a 61962i bk10: 88a 60722i bk11: 92a 60584i bk12: 76a 60927i bk13: 76a 60345i bk14: 64a 61255i bk15: 68a 60781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787062
Row_Buffer_Locality_read = 0.939303
Row_Buffer_Locality_write = 0.735426
Bank_Level_Parallism = 6.880267
Bank_Level_Parallism_Col = 6.502525
Bank_Level_Parallism_Ready = 5.281675
write_to_read_ratio_blp_rw_average = 0.869694
GrpLevelPara = 2.732011 

BW Util details:
bwutil = 0.291176 
total_CMD = 72997 
util_bw = 21255 
Wasted_Col = 6264 
Wasted_Row = 2122 
Idle = 43356 

BW Util Bottlenecks: 
RCDc_limit = 755 
RCDWRc_limit = 2666 
WTRc_limit = 723 
RTWc_limit = 1663 
CCDLc_limit = 4131 
rwq = 0 
CCDLc_limit_alone = 4010 
WTRc_limit_alone = 669 
RTWc_limit_alone = 1596 

Commands details: 
total_CMD = 72997 
n_nop = 51047 
Read = 1664 
Write = 0 
L2_Alloc = 0 
L2_WB = 19591 
n_act = 1399 
n_pre = 1383 
n_ref = 0 
n_req = 6609 
total_req = 21255 

Dual Bus Interface Util: 
issued_total_row = 2782 
issued_total_col = 21255 
Row_Bus_Util =  0.038111 
CoL_Bus_Util = 0.291176 
Either_Row_CoL_Bus_Util = 0.300697 
Issued_on_Two_Bus_Simul_Util = 0.028590 
issued_two_Eff = 0.095080 
queue_avg = 10.552913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.5529
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 97222 -   mf: uid=5432925, sid4294967295:w4294967295, part=12, addr=0xc2d8de00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (97122), 
Ready @ 97229 -   mf: uid=5432926, sid4294967295:w4294967295, part=12, addr=0xc2d8de80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (97129), 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=50949 n_act=1468 n_pre=1453 n_ref_event=0 n_req=6560 n_rd=1616 n_rd_L2_A=0 n_write=0 n_wr_bk=19697 bw_util=0.292
n_activity=33709 dram_eff=0.6323
bk0: 144a 60592i bk1: 160a 60190i bk2: 156a 59013i bk3: 160a 59310i bk4: 88a 60861i bk5: 108a 60755i bk6: 76a 60651i bk7: 92a 60245i bk8: 84a 60537i bk9: 92a 60325i bk10: 92a 60577i bk11: 80a 61133i bk12: 80a 60952i bk13: 72a 60185i bk14: 64a 60714i bk15: 68a 60240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775588
Row_Buffer_Locality_read = 0.938738
Row_Buffer_Locality_write = 0.722110
Bank_Level_Parallism = 6.962414
Bank_Level_Parallism_Col = 6.597699
Bank_Level_Parallism_Ready = 5.339746
write_to_read_ratio_blp_rw_average = 0.867438
GrpLevelPara = 2.749489 

BW Util details:
bwutil = 0.291971 
total_CMD = 72997 
util_bw = 21313 
Wasted_Col = 6288 
Wasted_Row = 2304 
Idle = 43092 

BW Util Bottlenecks: 
RCDc_limit = 725 
RCDWRc_limit = 2838 
WTRc_limit = 763 
RTWc_limit = 1215 
CCDLc_limit = 3834 
rwq = 0 
CCDLc_limit_alone = 3700 
WTRc_limit_alone = 669 
RTWc_limit_alone = 1175 

Commands details: 
total_CMD = 72997 
n_nop = 50949 
Read = 1616 
Write = 0 
L2_Alloc = 0 
L2_WB = 19697 
n_act = 1468 
n_pre = 1453 
n_ref = 0 
n_req = 6560 
total_req = 21313 

Dual Bus Interface Util: 
issued_total_row = 2921 
issued_total_col = 21313 
Row_Bus_Util =  0.040015 
CoL_Bus_Util = 0.291971 
Either_Row_CoL_Bus_Util = 0.302040 
Issued_on_Two_Bus_Simul_Util = 0.029946 
issued_two_Eff = 0.099147 
queue_avg = 10.230777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.2308
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=50904 n_act=1411 n_pre=1396 n_ref_event=0 n_req=6626 n_rd=1680 n_rd_L2_A=0 n_write=0 n_wr_bk=19688 bw_util=0.2927
n_activity=33659 dram_eff=0.6348
bk0: 156a 61078i bk1: 156a 61406i bk2: 160a 59510i bk3: 168a 59785i bk4: 116a 61446i bk5: 104a 60562i bk6: 84a 60641i bk7: 96a 60914i bk8: 92a 60780i bk9: 84a 60462i bk10: 92a 60888i bk11: 88a 60823i bk12: 80a 59952i bk13: 72a 60804i bk14: 64a 60368i bk15: 68a 60933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786255
Row_Buffer_Locality_read = 0.941071
Row_Buffer_Locality_write = 0.733455
Bank_Level_Parallism = 6.845262
Bank_Level_Parallism_Col = 6.473011
Bank_Level_Parallism_Ready = 5.239704
write_to_read_ratio_blp_rw_average = 0.867112
GrpLevelPara = 2.757066 

BW Util details:
bwutil = 0.292724 
total_CMD = 72997 
util_bw = 21368 
Wasted_Col = 6306 
Wasted_Row = 2157 
Idle = 43166 

BW Util Bottlenecks: 
RCDc_limit = 731 
RCDWRc_limit = 2773 
WTRc_limit = 804 
RTWc_limit = 1471 
CCDLc_limit = 3803 
rwq = 0 
CCDLc_limit_alone = 3611 
WTRc_limit_alone = 666 
RTWc_limit_alone = 1417 

Commands details: 
total_CMD = 72997 
n_nop = 50904 
Read = 1680 
Write = 0 
L2_Alloc = 0 
L2_WB = 19688 
n_act = 1411 
n_pre = 1396 
n_ref = 0 
n_req = 6626 
total_req = 21368 

Dual Bus Interface Util: 
issued_total_row = 2807 
issued_total_col = 21368 
Row_Bus_Util =  0.038454 
CoL_Bus_Util = 0.292724 
Either_Row_CoL_Bus_Util = 0.302656 
Issued_on_Two_Bus_Simul_Util = 0.028522 
issued_two_Eff = 0.094238 
queue_avg = 10.506774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.5068
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=50894 n_act=1415 n_pre=1399 n_ref_event=0 n_req=6648 n_rd=1700 n_rd_L2_A=0 n_write=0 n_wr_bk=19671 bw_util=0.2928
n_activity=33560 dram_eff=0.6368
bk0: 164a 59551i bk1: 160a 60834i bk2: 156a 60237i bk3: 172a 59028i bk4: 104a 60246i bk5: 112a 61208i bk6: 88a 60296i bk7: 100a 61387i bk8: 88a 60993i bk9: 92a 61136i bk10: 84a 60545i bk11: 100a 61195i bk12: 80a 60242i bk13: 72a 61038i bk14: 64a 60692i bk15: 64a 60482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786447
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = 0.733049
Bank_Level_Parallism = 6.892945
Bank_Level_Parallism_Col = 6.506431
Bank_Level_Parallism_Ready = 5.284404
write_to_read_ratio_blp_rw_average = 0.870052
GrpLevelPara = 2.758098 

BW Util details:
bwutil = 0.292765 
total_CMD = 72997 
util_bw = 21371 
Wasted_Col = 6286 
Wasted_Row = 2150 
Idle = 43190 

BW Util Bottlenecks: 
RCDc_limit = 723 
RCDWRc_limit = 2782 
WTRc_limit = 808 
RTWc_limit = 1380 
CCDLc_limit = 3987 
rwq = 0 
CCDLc_limit_alone = 3843 
WTRc_limit_alone = 721 
RTWc_limit_alone = 1323 

Commands details: 
total_CMD = 72997 
n_nop = 50894 
Read = 1700 
Write = 0 
L2_Alloc = 0 
L2_WB = 19671 
n_act = 1415 
n_pre = 1399 
n_ref = 0 
n_req = 6648 
total_req = 21371 

Dual Bus Interface Util: 
issued_total_row = 2814 
issued_total_col = 21371 
Row_Bus_Util =  0.038550 
CoL_Bus_Util = 0.292765 
Either_Row_CoL_Bus_Util = 0.302793 
Issued_on_Two_Bus_Simul_Util = 0.028522 
issued_two_Eff = 0.094195 
queue_avg = 10.710289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.7103
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=50922 n_act=1406 n_pre=1390 n_ref_event=0 n_req=6610 n_rd=1664 n_rd_L2_A=0 n_write=0 n_wr_bk=19679 bw_util=0.2924
n_activity=33475 dram_eff=0.6376
bk0: 160a 60440i bk1: 152a 60973i bk2: 156a 59791i bk3: 176a 60598i bk4: 108a 61578i bk5: 100a 61611i bk6: 92a 60719i bk7: 92a 61039i bk8: 88a 61671i bk9: 80a 61224i bk10: 88a 60316i bk11: 88a 61061i bk12: 80a 61046i bk13: 72a 60724i bk14: 64a 60808i bk15: 68a 60906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786582
Row_Buffer_Locality_read = 0.939904
Row_Buffer_Locality_write = 0.734769
Bank_Level_Parallism = 6.705632
Bank_Level_Parallism_Col = 6.359021
Bank_Level_Parallism_Ready = 5.113995
write_to_read_ratio_blp_rw_average = 0.870771
GrpLevelPara = 2.753315 

BW Util details:
bwutil = 0.292382 
total_CMD = 72997 
util_bw = 21343 
Wasted_Col = 6171 
Wasted_Row = 2316 
Idle = 43167 

BW Util Bottlenecks: 
RCDc_limit = 750 
RCDWRc_limit = 2744 
WTRc_limit = 539 
RTWc_limit = 1473 
CCDLc_limit = 3849 
rwq = 0 
CCDLc_limit_alone = 3752 
WTRc_limit_alone = 495 
RTWc_limit_alone = 1420 

Commands details: 
total_CMD = 72997 
n_nop = 50922 
Read = 1664 
Write = 0 
L2_Alloc = 0 
L2_WB = 19679 
n_act = 1406 
n_pre = 1390 
n_ref = 0 
n_req = 6610 
total_req = 21343 

Dual Bus Interface Util: 
issued_total_row = 2796 
issued_total_col = 21343 
Row_Bus_Util =  0.038303 
CoL_Bus_Util = 0.292382 
Either_Row_CoL_Bus_Util = 0.302410 
Issued_on_Two_Bus_Simul_Util = 0.028275 
issued_two_Eff = 0.093499 
queue_avg = 10.380344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.3803
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=50926 n_act=1397 n_pre=1381 n_ref_event=0 n_req=6638 n_rd=1696 n_rd_L2_A=0 n_write=0 n_wr_bk=19660 bw_util=0.2926
n_activity=33568 dram_eff=0.6362
bk0: 156a 60242i bk1: 172a 60312i bk2: 164a 59573i bk3: 156a 59628i bk4: 112a 61812i bk5: 108a 61362i bk6: 92a 60657i bk7: 96a 60763i bk8: 80a 61238i bk9: 108a 60575i bk10: 84a 61585i bk11: 84a 61275i bk12: 76a 60517i bk13: 76a 61265i bk14: 64a 61399i bk15: 68a 61747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788749
Row_Buffer_Locality_read = 0.939858
Row_Buffer_Locality_write = 0.736628
Bank_Level_Parallism = 6.709847
Bank_Level_Parallism_Col = 6.355482
Bank_Level_Parallism_Ready = 5.189736
write_to_read_ratio_blp_rw_average = 0.867471
GrpLevelPara = 2.743439 

BW Util details:
bwutil = 0.292560 
total_CMD = 72997 
util_bw = 21356 
Wasted_Col = 6284 
Wasted_Row = 2258 
Idle = 43099 

BW Util Bottlenecks: 
RCDc_limit = 810 
RCDWRc_limit = 2716 
WTRc_limit = 420 
RTWc_limit = 1406 
CCDLc_limit = 3897 
rwq = 0 
CCDLc_limit_alone = 3849 
WTRc_limit_alone = 387 
RTWc_limit_alone = 1391 

Commands details: 
total_CMD = 72997 
n_nop = 50926 
Read = 1696 
Write = 0 
L2_Alloc = 0 
L2_WB = 19660 
n_act = 1397 
n_pre = 1381 
n_ref = 0 
n_req = 6638 
total_req = 21356 

Dual Bus Interface Util: 
issued_total_row = 2778 
issued_total_col = 21356 
Row_Bus_Util =  0.038056 
CoL_Bus_Util = 0.292560 
Either_Row_CoL_Bus_Util = 0.302355 
Issued_on_Two_Bus_Simul_Util = 0.028261 
issued_two_Eff = 0.093471 
queue_avg = 10.166117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.1661
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=50925 n_act=1420 n_pre=1404 n_ref_event=0 n_req=6612 n_rd=1672 n_rd_L2_A=0 n_write=0 n_wr_bk=19682 bw_util=0.2925
n_activity=33283 dram_eff=0.6416
bk0: 156a 60943i bk1: 164a 60478i bk2: 156a 59799i bk3: 176a 59190i bk4: 104a 61572i bk5: 100a 60937i bk6: 88a 60725i bk7: 104a 60887i bk8: 76a 61742i bk9: 96a 61708i bk10: 80a 61205i bk11: 96a 61088i bk12: 76a 60428i bk13: 68a 61219i bk14: 64a 61168i bk15: 68a 60711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784566
Row_Buffer_Locality_read = 0.938995
Row_Buffer_Locality_write = 0.732128
Bank_Level_Parallism = 6.773882
Bank_Level_Parallism_Col = 6.371760
Bank_Level_Parallism_Ready = 5.161797
write_to_read_ratio_blp_rw_average = 0.868447
GrpLevelPara = 2.755345 

BW Util details:
bwutil = 0.292533 
total_CMD = 72997 
util_bw = 21354 
Wasted_Col = 6165 
Wasted_Row = 2116 
Idle = 43362 

BW Util Bottlenecks: 
RCDc_limit = 781 
RCDWRc_limit = 2636 
WTRc_limit = 660 
RTWc_limit = 1299 
CCDLc_limit = 3959 
rwq = 0 
CCDLc_limit_alone = 3800 
WTRc_limit_alone = 534 
RTWc_limit_alone = 1266 

Commands details: 
total_CMD = 72997 
n_nop = 50925 
Read = 1672 
Write = 0 
L2_Alloc = 0 
L2_WB = 19682 
n_act = 1420 
n_pre = 1404 
n_ref = 0 
n_req = 6612 
total_req = 21354 

Dual Bus Interface Util: 
issued_total_row = 2824 
issued_total_col = 21354 
Row_Bus_Util =  0.038687 
CoL_Bus_Util = 0.292533 
Either_Row_CoL_Bus_Util = 0.302369 
Issued_on_Two_Bus_Simul_Util = 0.028851 
issued_two_Eff = 0.095415 
queue_avg = 10.306054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.3061
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 97266 -   mf: uid=5432937, sid4294967295:w4294967295, part=18, addr=0xc2d54c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (97166), 
Ready @ 97273 -   mf: uid=5432938, sid4294967295:w4294967295, part=18, addr=0xc2d54c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (97173), 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=50940 n_act=1405 n_pre=1389 n_ref_event=0 n_req=6606 n_rd=1668 n_rd_L2_A=0 n_write=0 n_wr_bk=19654 bw_util=0.2921
n_activity=33606 dram_eff=0.6345
bk0: 152a 60950i bk1: 160a 61029i bk2: 160a 60018i bk3: 168a 59474i bk4: 92a 62432i bk5: 104a 60765i bk6: 92a 60935i bk7: 104a 60272i bk8: 92a 60957i bk9: 96a 60860i bk10: 84a 61344i bk11: 88a 61498i bk12: 76a 60722i bk13: 68a 61402i bk14: 64a 60601i bk15: 68a 60496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786571
Row_Buffer_Locality_read = 0.941247
Row_Buffer_Locality_write = 0.734079
Bank_Level_Parallism = 6.713412
Bank_Level_Parallism_Col = 6.357565
Bank_Level_Parallism_Ready = 5.212832
write_to_read_ratio_blp_rw_average = 0.871349
GrpLevelPara = 2.719731 

BW Util details:
bwutil = 0.292094 
total_CMD = 72997 
util_bw = 21322 
Wasted_Col = 6284 
Wasted_Row = 2301 
Idle = 43090 

BW Util Bottlenecks: 
RCDc_limit = 768 
RCDWRc_limit = 2698 
WTRc_limit = 440 
RTWc_limit = 1158 
CCDLc_limit = 3930 
rwq = 0 
CCDLc_limit_alone = 3832 
WTRc_limit_alone = 381 
RTWc_limit_alone = 1119 

Commands details: 
total_CMD = 72997 
n_nop = 50940 
Read = 1668 
Write = 0 
L2_Alloc = 0 
L2_WB = 19654 
n_act = 1405 
n_pre = 1389 
n_ref = 0 
n_req = 6606 
total_req = 21322 

Dual Bus Interface Util: 
issued_total_row = 2794 
issued_total_col = 21322 
Row_Bus_Util =  0.038276 
CoL_Bus_Util = 0.292094 
Either_Row_CoL_Bus_Util = 0.302163 
Issued_on_Two_Bus_Simul_Util = 0.028207 
issued_two_Eff = 0.093349 
queue_avg = 9.988479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.98848
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 97258 -   mf: uid=5432935, sid4294967295:w4294967295, part=19, addr=0xc2befa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (97158), 
Ready @ 97265 -   mf: uid=5432936, sid4294967295:w4294967295, part=19, addr=0xc2befa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (97165), 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=50997 n_act=1367 n_pre=1352 n_ref_event=0 n_req=6529 n_rd=1592 n_rd_L2_A=0 n_write=0 n_wr_bk=19698 bw_util=0.2917
n_activity=33507 dram_eff=0.6354
bk0: 148a 61222i bk1: 160a 61249i bk2: 152a 60250i bk3: 156a 59768i bk4: 92a 61741i bk5: 100a 61738i bk6: 84a 61129i bk7: 88a 61036i bk8: 84a 61510i bk9: 96a 61715i bk10: 80a 61929i bk11: 76a 61619i bk12: 76a 60708i bk13: 68a 61002i bk14: 64a 61176i bk15: 68a 60666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790120
Row_Buffer_Locality_read = 0.947864
Row_Buffer_Locality_write = 0.739139
Bank_Level_Parallism = 6.602998
Bank_Level_Parallism_Col = 6.257813
Bank_Level_Parallism_Ready = 5.101926
write_to_read_ratio_blp_rw_average = 0.877222
GrpLevelPara = 2.739135 

BW Util details:
bwutil = 0.291656 
total_CMD = 72997 
util_bw = 21290 
Wasted_Col = 6130 
Wasted_Row = 2265 
Idle = 43312 

BW Util Bottlenecks: 
RCDc_limit = 665 
RCDWRc_limit = 2662 
WTRc_limit = 444 
RTWc_limit = 1167 
CCDLc_limit = 3870 
rwq = 0 
CCDLc_limit_alone = 3759 
WTRc_limit_alone = 371 
RTWc_limit_alone = 1129 

Commands details: 
total_CMD = 72997 
n_nop = 50997 
Read = 1592 
Write = 0 
L2_Alloc = 0 
L2_WB = 19698 
n_act = 1367 
n_pre = 1352 
n_ref = 0 
n_req = 6529 
total_req = 21290 

Dual Bus Interface Util: 
issued_total_row = 2719 
issued_total_col = 21290 
Row_Bus_Util =  0.037248 
CoL_Bus_Util = 0.291656 
Either_Row_CoL_Bus_Util = 0.301382 
Issued_on_Two_Bus_Simul_Util = 0.027522 
issued_two_Eff = 0.091318 
queue_avg = 10.001959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.002
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 97229 -   mf: uid=5432927, sid4294967295:w4294967295, part=20, addr=0xc2d35e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (97129), 
Ready @ 97237 -   mf: uid=5432928, sid4294967295:w4294967295, part=20, addr=0xc2d35e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (97137), 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=51033 n_act=1429 n_pre=1414 n_ref_event=0 n_req=6560 n_rd=1620 n_rd_L2_A=0 n_write=0 n_wr_bk=19646 bw_util=0.2913
n_activity=33269 dram_eff=0.6392
bk0: 152a 60458i bk1: 152a 60007i bk2: 152a 59420i bk3: 172a 58367i bk4: 88a 60822i bk5: 92a 60260i bk6: 84a 60631i bk7: 100a 60629i bk8: 84a 60645i bk9: 84a 60887i bk10: 92a 61701i bk11: 84a 61353i bk12: 76a 60784i bk13: 76a 60268i bk14: 64a 60987i bk15: 68a 61134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781126
Row_Buffer_Locality_read = 0.940741
Row_Buffer_Locality_write = 0.728548
Bank_Level_Parallism = 6.964053
Bank_Level_Parallism_Col = 6.550013
Bank_Level_Parallism_Ready = 5.333255
write_to_read_ratio_blp_rw_average = 0.866678
GrpLevelPara = 2.743476 

BW Util details:
bwutil = 0.291327 
total_CMD = 72997 
util_bw = 21266 
Wasted_Col = 6249 
Wasted_Row = 2084 
Idle = 43398 

BW Util Bottlenecks: 
RCDc_limit = 750 
RCDWRc_limit = 2660 
WTRc_limit = 550 
RTWc_limit = 1335 
CCDLc_limit = 3876 
rwq = 0 
CCDLc_limit_alone = 3801 
WTRc_limit_alone = 491 
RTWc_limit_alone = 1319 

Commands details: 
total_CMD = 72997 
n_nop = 51033 
Read = 1620 
Write = 0 
L2_Alloc = 0 
L2_WB = 19646 
n_act = 1429 
n_pre = 1414 
n_ref = 0 
n_req = 6560 
total_req = 21266 

Dual Bus Interface Util: 
issued_total_row = 2843 
issued_total_col = 21266 
Row_Bus_Util =  0.038947 
CoL_Bus_Util = 0.291327 
Either_Row_CoL_Bus_Util = 0.300889 
Issued_on_Two_Bus_Simul_Util = 0.029385 
issued_two_Eff = 0.097660 
queue_avg = 10.339411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.3394
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 97237 -   mf: uid=5432929, sid4294967295:w4294967295, part=21, addr=0xc2da0900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (97137), 
Ready @ 97243 -   mf: uid=5432930, sid4294967295:w4294967295, part=21, addr=0xc2da0980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (97143), 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=51039 n_act=1404 n_pre=1388 n_ref_event=0 n_req=6558 n_rd=1620 n_rd_L2_A=0 n_write=0 n_wr_bk=19649 bw_util=0.2914
n_activity=33097 dram_eff=0.6426
bk0: 144a 60801i bk1: 144a 61310i bk2: 152a 59985i bk3: 176a 58163i bk4: 92a 60510i bk5: 88a 60480i bk6: 96a 60460i bk7: 108a 60213i bk8: 88a 60347i bk9: 80a 61302i bk10: 88a 61339i bk11: 92a 60661i bk12: 76a 60094i bk13: 64a 60896i bk14: 64a 60473i bk15: 68a 60322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785255
Row_Buffer_Locality_read = 0.943827
Row_Buffer_Locality_write = 0.733022
Bank_Level_Parallism = 7.061469
Bank_Level_Parallism_Col = 6.676325
Bank_Level_Parallism_Ready = 5.411444
write_to_read_ratio_blp_rw_average = 0.875163
GrpLevelPara = 2.780528 

BW Util details:
bwutil = 0.291368 
total_CMD = 72997 
util_bw = 21269 
Wasted_Col = 5958 
Wasted_Row = 2105 
Idle = 43665 

BW Util Bottlenecks: 
RCDc_limit = 679 
RCDWRc_limit = 2535 
WTRc_limit = 643 
RTWc_limit = 1433 
CCDLc_limit = 3717 
rwq = 0 
CCDLc_limit_alone = 3617 
WTRc_limit_alone = 583 
RTWc_limit_alone = 1393 

Commands details: 
total_CMD = 72997 
n_nop = 51039 
Read = 1620 
Write = 0 
L2_Alloc = 0 
L2_WB = 19649 
n_act = 1404 
n_pre = 1388 
n_ref = 0 
n_req = 6558 
total_req = 21269 

Dual Bus Interface Util: 
issued_total_row = 2792 
issued_total_col = 21269 
Row_Bus_Util =  0.038248 
CoL_Bus_Util = 0.291368 
Either_Row_CoL_Bus_Util = 0.300807 
Issued_on_Two_Bus_Simul_Util = 0.028809 
issued_two_Eff = 0.095774 
queue_avg = 10.290820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.2908
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=51094 n_act=1368 n_pre=1353 n_ref_event=0 n_req=6561 n_rd=1616 n_rd_L2_A=0 n_write=0 n_wr_bk=19618 bw_util=0.2909
n_activity=33081 dram_eff=0.6419
bk0: 140a 60876i bk1: 144a 60990i bk2: 156a 59566i bk3: 172a 58885i bk4: 88a 61176i bk5: 108a 61323i bk6: 92a 61071i bk7: 104a 60279i bk8: 80a 61662i bk9: 80a 62036i bk10: 88a 61688i bk11: 88a 61128i bk12: 76a 60480i bk13: 68a 60801i bk14: 64a 60723i bk15: 68a 60869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790288
Row_Buffer_Locality_read = 0.942451
Row_Buffer_Locality_write = 0.740228
Bank_Level_Parallism = 6.861988
Bank_Level_Parallism_Col = 6.480746
Bank_Level_Parallism_Ready = 5.254403
write_to_read_ratio_blp_rw_average = 0.874339
GrpLevelPara = 2.749602 

BW Util details:
bwutil = 0.290889 
total_CMD = 72997 
util_bw = 21234 
Wasted_Col = 5992 
Wasted_Row = 2054 
Idle = 43717 

BW Util Bottlenecks: 
RCDc_limit = 699 
RCDWRc_limit = 2576 
WTRc_limit = 669 
RTWc_limit = 1167 
CCDLc_limit = 3871 
rwq = 0 
CCDLc_limit_alone = 3787 
WTRc_limit_alone = 607 
RTWc_limit_alone = 1145 

Commands details: 
total_CMD = 72997 
n_nop = 51094 
Read = 1616 
Write = 0 
L2_Alloc = 0 
L2_WB = 19618 
n_act = 1368 
n_pre = 1353 
n_ref = 0 
n_req = 6561 
total_req = 21234 

Dual Bus Interface Util: 
issued_total_row = 2721 
issued_total_col = 21234 
Row_Bus_Util =  0.037276 
CoL_Bus_Util = 0.290889 
Either_Row_CoL_Bus_Util = 0.300053 
Issued_on_Two_Bus_Simul_Util = 0.028111 
issued_two_Eff = 0.093686 
queue_avg = 10.644136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.6441
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=51024 n_act=1417 n_pre=1401 n_ref_event=0 n_req=6581 n_rd=1640 n_rd_L2_A=0 n_write=0 n_wr_bk=19631 bw_util=0.2914
n_activity=33101 dram_eff=0.6426
bk0: 152a 60573i bk1: 152a 60627i bk2: 156a 59740i bk3: 176a 58433i bk4: 84a 60483i bk5: 104a 60516i bk6: 88a 60993i bk7: 104a 60863i bk8: 80a 61584i bk9: 84a 61372i bk10: 88a 61974i bk11: 92a 61247i bk12: 76a 61507i bk13: 72a 61089i bk14: 64a 61127i bk15: 68a 60272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783611
Row_Buffer_Locality_read = 0.935976
Row_Buffer_Locality_write = 0.732750
Bank_Level_Parallism = 6.843786
Bank_Level_Parallism_Col = 6.456219
Bank_Level_Parallism_Ready = 5.244135
write_to_read_ratio_blp_rw_average = 0.865895
GrpLevelPara = 2.735879 

BW Util details:
bwutil = 0.291396 
total_CMD = 72997 
util_bw = 21271 
Wasted_Col = 6094 
Wasted_Row = 2165 
Idle = 43467 

BW Util Bottlenecks: 
RCDc_limit = 801 
RCDWRc_limit = 2617 
WTRc_limit = 656 
RTWc_limit = 1249 
CCDLc_limit = 3725 
rwq = 0 
CCDLc_limit_alone = 3606 
WTRc_limit_alone = 555 
RTWc_limit_alone = 1231 

Commands details: 
total_CMD = 72997 
n_nop = 51024 
Read = 1640 
Write = 0 
L2_Alloc = 0 
L2_WB = 19631 
n_act = 1417 
n_pre = 1401 
n_ref = 0 
n_req = 6581 
total_req = 21271 

Dual Bus Interface Util: 
issued_total_row = 2818 
issued_total_col = 21271 
Row_Bus_Util =  0.038604 
CoL_Bus_Util = 0.291396 
Either_Row_CoL_Bus_Util = 0.301012 
Issued_on_Two_Bus_Simul_Util = 0.028987 
issued_two_Eff = 0.096300 
queue_avg = 10.467060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.4671
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 97243 -   mf: uid=5432931, sid4294967295:w4294967295, part=24, addr=0xc2bbcf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (97143), 
Ready @ 97250 -   mf: uid=5432932, sid4294967295:w4294967295, part=24, addr=0xc2bbcf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (97150), 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=51038 n_act=1432 n_pre=1416 n_ref_event=0 n_req=6590 n_rd=1648 n_rd_L2_A=0 n_write=0 n_wr_bk=19617 bw_util=0.2913
n_activity=33456 dram_eff=0.6356
bk0: 156a 60189i bk1: 156a 60641i bk2: 156a 59208i bk3: 164a 59085i bk4: 108a 60510i bk5: 112a 60172i bk6: 88a 60303i bk7: 88a 60163i bk8: 72a 61421i bk9: 80a 60949i bk10: 88a 60642i bk11: 88a 60566i bk12: 72a 59601i bk13: 76a 60649i bk14: 76a 59829i bk15: 68a 60288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781674
Row_Buffer_Locality_read = 0.943568
Row_Buffer_Locality_write = 0.727347
Bank_Level_Parallism = 7.109781
Bank_Level_Parallism_Col = 6.736220
Bank_Level_Parallism_Ready = 5.484552
write_to_read_ratio_blp_rw_average = 0.871529
GrpLevelPara = 2.795648 

BW Util details:
bwutil = 0.291313 
total_CMD = 72997 
util_bw = 21265 
Wasted_Col = 6109 
Wasted_Row = 2203 
Idle = 43420 

BW Util Bottlenecks: 
RCDc_limit = 692 
RCDWRc_limit = 2710 
WTRc_limit = 761 
RTWc_limit = 1349 
CCDLc_limit = 3748 
rwq = 0 
CCDLc_limit_alone = 3606 
WTRc_limit_alone = 640 
RTWc_limit_alone = 1328 

Commands details: 
total_CMD = 72997 
n_nop = 51038 
Read = 1648 
Write = 0 
L2_Alloc = 0 
L2_WB = 19617 
n_act = 1432 
n_pre = 1416 
n_ref = 0 
n_req = 6590 
total_req = 21265 

Dual Bus Interface Util: 
issued_total_row = 2848 
issued_total_col = 21265 
Row_Bus_Util =  0.039015 
CoL_Bus_Util = 0.291313 
Either_Row_CoL_Bus_Util = 0.300821 
Issued_on_Two_Bus_Simul_Util = 0.029508 
issued_two_Eff = 0.098092 
queue_avg = 10.596819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.5968
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 97250 -   mf: uid=5432933, sid4294967295:w4294967295, part=25, addr=0xc2bbce80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (97150), 
Ready @ 97257 -   mf: uid=5432934, sid4294967295:w4294967295, part=25, addr=0xc2bbce00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (97157), 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=51068 n_act=1394 n_pre=1379 n_ref_event=0 n_req=6550 n_rd=1608 n_rd_L2_A=0 n_write=0 n_wr_bk=19636 bw_util=0.291
n_activity=33275 dram_eff=0.6384
bk0: 156a 59964i bk1: 148a 60756i bk2: 172a 58533i bk3: 160a 58701i bk4: 108a 59444i bk5: 108a 60519i bk6: 88a 60413i bk7: 80a 60793i bk8: 72a 61185i bk9: 72a 61156i bk10: 92a 60989i bk11: 76a 61178i bk12: 72a 60650i bk13: 68a 60927i bk14: 72a 60082i bk15: 64a 59855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786207
Row_Buffer_Locality_read = 0.939677
Row_Buffer_Locality_write = 0.736018
Bank_Level_Parallism = 7.072645
Bank_Level_Parallism_Col = 6.722810
Bank_Level_Parallism_Ready = 5.546790
write_to_read_ratio_blp_rw_average = 0.879578
GrpLevelPara = 2.756783 

BW Util details:
bwutil = 0.291026 
total_CMD = 72997 
util_bw = 21244 
Wasted_Col = 6158 
Wasted_Row = 2194 
Idle = 43401 

BW Util Bottlenecks: 
RCDc_limit = 796 
RCDWRc_limit = 2617 
WTRc_limit = 709 
RTWc_limit = 1241 
CCDLc_limit = 3955 
rwq = 0 
CCDLc_limit_alone = 3802 
WTRc_limit_alone = 590 
RTWc_limit_alone = 1207 

Commands details: 
total_CMD = 72997 
n_nop = 51068 
Read = 1608 
Write = 0 
L2_Alloc = 0 
L2_WB = 19636 
n_act = 1394 
n_pre = 1379 
n_ref = 0 
n_req = 6550 
total_req = 21244 

Dual Bus Interface Util: 
issued_total_row = 2773 
issued_total_col = 21244 
Row_Bus_Util =  0.037988 
CoL_Bus_Util = 0.291026 
Either_Row_CoL_Bus_Util = 0.300410 
Issued_on_Two_Bus_Simul_Util = 0.028604 
issued_two_Eff = 0.095216 
queue_avg = 10.490144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.4901
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=50974 n_act=1365 n_pre=1350 n_ref_event=0 n_req=6602 n_rd=1656 n_rd_L2_A=0 n_write=0 n_wr_bk=19666 bw_util=0.2921
n_activity=33005 dram_eff=0.646
bk0: 152a 61146i bk1: 148a 61430i bk2: 168a 60312i bk3: 176a 59373i bk4: 104a 60414i bk5: 100a 60745i bk6: 92a 61272i bk7: 104a 60353i bk8: 76a 61484i bk9: 76a 61410i bk10: 88a 60007i bk11: 96a 60116i bk12: 72a 61105i bk13: 68a 60361i bk14: 68a 60374i bk15: 68a 60901i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792281
Row_Buffer_Locality_read = 0.942029
Row_Buffer_Locality_write = 0.741929
Bank_Level_Parallism = 6.918226
Bank_Level_Parallism_Col = 6.536047
Bank_Level_Parallism_Ready = 5.348654
write_to_read_ratio_blp_rw_average = 0.875163
GrpLevelPara = 2.761299 

BW Util details:
bwutil = 0.292094 
total_CMD = 72997 
util_bw = 21322 
Wasted_Col = 6091 
Wasted_Row = 2034 
Idle = 43550 

BW Util Bottlenecks: 
RCDc_limit = 782 
RCDWRc_limit = 2533 
WTRc_limit = 429 
RTWc_limit = 1552 
CCDLc_limit = 3666 
rwq = 0 
CCDLc_limit_alone = 3569 
WTRc_limit_alone = 383 
RTWc_limit_alone = 1501 

Commands details: 
total_CMD = 72997 
n_nop = 50974 
Read = 1656 
Write = 0 
L2_Alloc = 0 
L2_WB = 19666 
n_act = 1365 
n_pre = 1350 
n_ref = 0 
n_req = 6602 
total_req = 21322 

Dual Bus Interface Util: 
issued_total_row = 2715 
issued_total_col = 21322 
Row_Bus_Util =  0.037193 
CoL_Bus_Util = 0.292094 
Either_Row_CoL_Bus_Util = 0.301697 
Issued_on_Two_Bus_Simul_Util = 0.027590 
issued_two_Eff = 0.091450 
queue_avg = 10.308218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.3082
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=51004 n_act=1416 n_pre=1400 n_ref_event=0 n_req=6588 n_rd=1644 n_rd_L2_A=0 n_write=0 n_wr_bk=19636 bw_util=0.2915
n_activity=33440 dram_eff=0.6364
bk0: 160a 60919i bk1: 148a 61287i bk2: 164a 58886i bk3: 168a 59441i bk4: 112a 59785i bk5: 108a 60148i bk6: 96a 60302i bk7: 80a 60490i bk8: 76a 60636i bk9: 80a 60927i bk10: 88a 60881i bk11: 92a 61325i bk12: 72a 60115i bk13: 68a 60982i bk14: 68a 60756i bk15: 64a 60205i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784146
Row_Buffer_Locality_read = 0.944647
Row_Buffer_Locality_write = 0.730472
Bank_Level_Parallism = 7.020647
Bank_Level_Parallism_Col = 6.624972
Bank_Level_Parallism_Ready = 5.476410
write_to_read_ratio_blp_rw_average = 0.878069
GrpLevelPara = 2.736426 

BW Util details:
bwutil = 0.291519 
total_CMD = 72997 
util_bw = 21280 
Wasted_Col = 6150 
Wasted_Row = 2114 
Idle = 43453 

BW Util Bottlenecks: 
RCDc_limit = 721 
RCDWRc_limit = 2748 
WTRc_limit = 423 
RTWc_limit = 1323 
CCDLc_limit = 3900 
rwq = 0 
CCDLc_limit_alone = 3800 
WTRc_limit_alone = 366 
RTWc_limit_alone = 1280 

Commands details: 
total_CMD = 72997 
n_nop = 51004 
Read = 1644 
Write = 0 
L2_Alloc = 0 
L2_WB = 19636 
n_act = 1416 
n_pre = 1400 
n_ref = 0 
n_req = 6588 
total_req = 21280 

Dual Bus Interface Util: 
issued_total_row = 2816 
issued_total_col = 21280 
Row_Bus_Util =  0.038577 
CoL_Bus_Util = 0.291519 
Either_Row_CoL_Bus_Util = 0.301286 
Issued_on_Two_Bus_Simul_Util = 0.028809 
issued_two_Eff = 0.095621 
queue_avg = 10.513597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.5136
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=50932 n_act=1391 n_pre=1376 n_ref_event=0 n_req=6657 n_rd=1708 n_rd_L2_A=0 n_write=0 n_wr_bk=19658 bw_util=0.2927
n_activity=33256 dram_eff=0.6425
bk0: 156a 60793i bk1: 168a 60638i bk2: 168a 59356i bk3: 156a 59562i bk4: 108a 60487i bk5: 116a 60465i bk6: 100a 60820i bk7: 84a 60104i bk8: 88a 61804i bk9: 96a 61543i bk10: 96a 60537i bk11: 80a 61149i bk12: 72a 61532i bk13: 80a 61012i bk14: 72a 61092i bk15: 68a 60200i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789918
Row_Buffer_Locality_read = 0.942037
Row_Buffer_Locality_write = 0.737088
Bank_Level_Parallism = 6.862896
Bank_Level_Parallism_Col = 6.474520
Bank_Level_Parallism_Ready = 5.271412
write_to_read_ratio_blp_rw_average = 0.872001
GrpLevelPara = 2.743301 

BW Util details:
bwutil = 0.292697 
total_CMD = 72997 
util_bw = 21366 
Wasted_Col = 6227 
Wasted_Row = 2056 
Idle = 43348 

BW Util Bottlenecks: 
RCDc_limit = 802 
RCDWRc_limit = 2669 
WTRc_limit = 577 
RTWc_limit = 1404 
CCDLc_limit = 3859 
rwq = 0 
CCDLc_limit_alone = 3746 
WTRc_limit_alone = 512 
RTWc_limit_alone = 1356 

Commands details: 
total_CMD = 72997 
n_nop = 50932 
Read = 1708 
Write = 0 
L2_Alloc = 0 
L2_WB = 19658 
n_act = 1391 
n_pre = 1376 
n_ref = 0 
n_req = 6657 
total_req = 21366 

Dual Bus Interface Util: 
issued_total_row = 2767 
issued_total_col = 21366 
Row_Bus_Util =  0.037906 
CoL_Bus_Util = 0.292697 
Either_Row_CoL_Bus_Util = 0.302273 
Issued_on_Two_Bus_Simul_Util = 0.028330 
issued_two_Eff = 0.093723 
queue_avg = 10.363851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.3639
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=50829 n_act=1425 n_pre=1409 n_ref_event=0 n_req=6721 n_rd=1772 n_rd_L2_A=0 n_write=0 n_wr_bk=19687 bw_util=0.294
n_activity=33386 dram_eff=0.6428
bk0: 164a 60126i bk1: 168a 60407i bk2: 172a 60240i bk3: 168a 59325i bk4: 116a 61986i bk5: 120a 60798i bk6: 96a 60649i bk7: 96a 61494i bk8: 88a 61513i bk9: 100a 61184i bk10: 96a 60944i bk11: 96a 61067i bk12: 72a 60357i bk13: 80a 61363i bk14: 72a 61113i bk15: 68a 60646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787218
Row_Buffer_Locality_read = 0.940181
Row_Buffer_Locality_write = 0.732183
Bank_Level_Parallism = 6.811612
Bank_Level_Parallism_Col = 6.348675
Bank_Level_Parallism_Ready = 5.124656
write_to_read_ratio_blp_rw_average = 0.863005
GrpLevelPara = 2.788346 

BW Util details:
bwutil = 0.293971 
total_CMD = 72997 
util_bw = 21459 
Wasted_Col = 6185 
Wasted_Row = 1928 
Idle = 43425 

BW Util Bottlenecks: 
RCDc_limit = 808 
RCDWRc_limit = 2692 
WTRc_limit = 588 
RTWc_limit = 1618 
CCDLc_limit = 3642 
rwq = 0 
CCDLc_limit_alone = 3502 
WTRc_limit_alone = 514 
RTWc_limit_alone = 1552 

Commands details: 
total_CMD = 72997 
n_nop = 50829 
Read = 1772 
Write = 0 
L2_Alloc = 0 
L2_WB = 19687 
n_act = 1425 
n_pre = 1409 
n_ref = 0 
n_req = 6721 
total_req = 21459 

Dual Bus Interface Util: 
issued_total_row = 2834 
issued_total_col = 21459 
Row_Bus_Util =  0.038824 
CoL_Bus_Util = 0.293971 
Either_Row_CoL_Bus_Util = 0.303684 
Issued_on_Two_Bus_Simul_Util = 0.029111 
issued_two_Eff = 0.095859 
queue_avg = 10.133170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.1332
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=50921 n_act=1379 n_pre=1363 n_ref_event=0 n_req=6646 n_rd=1704 n_rd_L2_A=0 n_write=0 n_wr_bk=19646 bw_util=0.2925
n_activity=33488 dram_eff=0.6375
bk0: 152a 60763i bk1: 168a 60847i bk2: 160a 60236i bk3: 172a 59303i bk4: 112a 61324i bk5: 112a 61778i bk6: 88a 61132i bk7: 92a 60950i bk8: 84a 61969i bk9: 92a 61699i bk10: 92a 61789i bk11: 92a 60775i bk12: 72a 61089i bk13: 76a 60892i bk14: 72a 60832i bk15: 68a 61120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791755
Row_Buffer_Locality_read = 0.941901
Row_Buffer_Locality_write = 0.739732
Bank_Level_Parallism = 6.661588
Bank_Level_Parallism_Col = 6.277854
Bank_Level_Parallism_Ready = 5.109415
write_to_read_ratio_blp_rw_average = 0.867302
GrpLevelPara = 2.723310 

BW Util details:
bwutil = 0.292478 
total_CMD = 72997 
util_bw = 21350 
Wasted_Col = 6329 
Wasted_Row = 2054 
Idle = 43264 

BW Util Bottlenecks: 
RCDc_limit = 772 
RCDWRc_limit = 2722 
WTRc_limit = 873 
RTWc_limit = 1372 
CCDLc_limit = 4009 
rwq = 0 
CCDLc_limit_alone = 3886 
WTRc_limit_alone = 788 
RTWc_limit_alone = 1334 

Commands details: 
total_CMD = 72997 
n_nop = 50921 
Read = 1704 
Write = 0 
L2_Alloc = 0 
L2_WB = 19646 
n_act = 1379 
n_pre = 1363 
n_ref = 0 
n_req = 6646 
total_req = 21350 

Dual Bus Interface Util: 
issued_total_row = 2742 
issued_total_col = 21350 
Row_Bus_Util =  0.037563 
CoL_Bus_Util = 0.292478 
Either_Row_CoL_Bus_Util = 0.302423 
Issued_on_Two_Bus_Simul_Util = 0.027618 
issued_two_Eff = 0.091321 
queue_avg = 10.210187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.2102
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72997 n_nop=51058 n_act=1408 n_pre=1392 n_ref_event=0 n_req=6583 n_rd=1640 n_rd_L2_A=0 n_write=0 n_wr_bk=19631 bw_util=0.2914
n_activity=32935 dram_eff=0.6458
bk0: 152a 61362i bk1: 160a 61174i bk2: 156a 60511i bk3: 156a 59458i bk4: 112a 60868i bk5: 104a 61842i bk6: 88a 60674i bk7: 76a 61435i bk8: 84a 61094i bk9: 88a 60996i bk10: 92a 61573i bk11: 84a 61261i bk12: 72a 61280i bk13: 76a 60600i bk14: 72a 60476i bk15: 68a 60628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785268
Row_Buffer_Locality_read = 0.945732
Row_Buffer_Locality_write = 0.731747
Bank_Level_Parallism = 6.836787
Bank_Level_Parallism_Col = 6.365065
Bank_Level_Parallism_Ready = 5.157773
write_to_read_ratio_blp_rw_average = 0.877208
GrpLevelPara = 2.743850 

BW Util details:
bwutil = 0.291396 
total_CMD = 72997 
util_bw = 21271 
Wasted_Col = 6030 
Wasted_Row = 1845 
Idle = 43851 

BW Util Bottlenecks: 
RCDc_limit = 695 
RCDWRc_limit = 2585 
WTRc_limit = 506 
RTWc_limit = 1242 
CCDLc_limit = 3828 
rwq = 0 
CCDLc_limit_alone = 3715 
WTRc_limit_alone = 424 
RTWc_limit_alone = 1211 

Commands details: 
total_CMD = 72997 
n_nop = 51058 
Read = 1640 
Write = 0 
L2_Alloc = 0 
L2_WB = 19631 
n_act = 1408 
n_pre = 1392 
n_ref = 0 
n_req = 6583 
total_req = 21271 

Dual Bus Interface Util: 
issued_total_row = 2800 
issued_total_col = 21271 
Row_Bus_Util =  0.038358 
CoL_Bus_Util = 0.291396 
Either_Row_CoL_Bus_Util = 0.300547 
Issued_on_Two_Bus_Simul_Util = 0.029207 
issued_two_Eff = 0.097179 
queue_avg = 10.421812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.4218

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25136, Miss = 13368, Miss_rate = 0.532, Pending_hits = 727, Reservation_fails = 2330
L2_cache_bank[1]: Access = 25136, Miss = 13364, Miss_rate = 0.532, Pending_hits = 695, Reservation_fails = 2111
L2_cache_bank[2]: Access = 25136, Miss = 13408, Miss_rate = 0.533, Pending_hits = 733, Reservation_fails = 2426
L2_cache_bank[3]: Access = 25136, Miss = 13388, Miss_rate = 0.533, Pending_hits = 697, Reservation_fails = 2265
L2_cache_bank[4]: Access = 25136, Miss = 13376, Miss_rate = 0.532, Pending_hits = 741, Reservation_fails = 2356
L2_cache_bank[5]: Access = 25136, Miss = 13372, Miss_rate = 0.532, Pending_hits = 697, Reservation_fails = 2265
L2_cache_bank[6]: Access = 25136, Miss = 13380, Miss_rate = 0.532, Pending_hits = 733, Reservation_fails = 2338
L2_cache_bank[7]: Access = 25136, Miss = 13372, Miss_rate = 0.532, Pending_hits = 706, Reservation_fails = 1977
L2_cache_bank[8]: Access = 25136, Miss = 13332, Miss_rate = 0.530, Pending_hits = 770, Reservation_fails = 2253
L2_cache_bank[9]: Access = 25136, Miss = 13384, Miss_rate = 0.532, Pending_hits = 761, Reservation_fails = 1902
L2_cache_bank[10]: Access = 25136, Miss = 13324, Miss_rate = 0.530, Pending_hits = 788, Reservation_fails = 2397
L2_cache_bank[11]: Access = 25136, Miss = 13372, Miss_rate = 0.532, Pending_hits = 750, Reservation_fails = 2033
L2_cache_bank[12]: Access = 25136, Miss = 13368, Miss_rate = 0.532, Pending_hits = 787, Reservation_fails = 2271
L2_cache_bank[13]: Access = 25136, Miss = 13352, Miss_rate = 0.531, Pending_hits = 715, Reservation_fails = 1631
L2_cache_bank[14]: Access = 25136, Miss = 13320, Miss_rate = 0.530, Pending_hits = 781, Reservation_fails = 2124
L2_cache_bank[15]: Access = 25136, Miss = 13392, Miss_rate = 0.533, Pending_hits = 730, Reservation_fails = 1622
L2_cache_bank[16]: Access = 25136, Miss = 13376, Miss_rate = 0.532, Pending_hits = 752, Reservation_fails = 2314
L2_cache_bank[17]: Access = 25136, Miss = 13384, Miss_rate = 0.532, Pending_hits = 759, Reservation_fails = 1911
L2_cache_bank[18]: Access = 25136, Miss = 13396, Miss_rate = 0.533, Pending_hits = 749, Reservation_fails = 2510
L2_cache_bank[19]: Access = 25136, Miss = 13368, Miss_rate = 0.532, Pending_hits = 767, Reservation_fails = 1888
L2_cache_bank[20]: Access = 25136, Miss = 13400, Miss_rate = 0.533, Pending_hits = 737, Reservation_fails = 2390
L2_cache_bank[21]: Access = 25136, Miss = 13376, Miss_rate = 0.532, Pending_hits = 772, Reservation_fails = 2136
L2_cache_bank[22]: Access = 25136, Miss = 13412, Miss_rate = 0.534, Pending_hits = 736, Reservation_fails = 2272
L2_cache_bank[23]: Access = 25136, Miss = 13340, Miss_rate = 0.531, Pending_hits = 769, Reservation_fails = 1945
L2_cache_bank[24]: Access = 25136, Miss = 13344, Miss_rate = 0.531, Pending_hits = 709, Reservation_fails = 2257
L2_cache_bank[25]: Access = 25136, Miss = 13360, Miss_rate = 0.532, Pending_hits = 679, Reservation_fails = 2068
L2_cache_bank[26]: Access = 25136, Miss = 13376, Miss_rate = 0.532, Pending_hits = 706, Reservation_fails = 2545
L2_cache_bank[27]: Access = 25136, Miss = 13392, Miss_rate = 0.533, Pending_hits = 682, Reservation_fails = 2306
L2_cache_bank[28]: Access = 25136, Miss = 13404, Miss_rate = 0.533, Pending_hits = 721, Reservation_fails = 2134
L2_cache_bank[29]: Access = 25136, Miss = 13384, Miss_rate = 0.532, Pending_hits = 684, Reservation_fails = 2075
L2_cache_bank[30]: Access = 25136, Miss = 13404, Miss_rate = 0.533, Pending_hits = 713, Reservation_fails = 2153
L2_cache_bank[31]: Access = 25136, Miss = 13348, Miss_rate = 0.531, Pending_hits = 680, Reservation_fails = 2043
L2_cache_bank[32]: Access = 25136, Miss = 13356, Miss_rate = 0.531, Pending_hits = 818, Reservation_fails = 2297
L2_cache_bank[33]: Access = 25136, Miss = 13428, Miss_rate = 0.534, Pending_hits = 806, Reservation_fails = 2069
L2_cache_bank[34]: Access = 25136, Miss = 13348, Miss_rate = 0.531, Pending_hits = 807, Reservation_fails = 2361
L2_cache_bank[35]: Access = 25136, Miss = 13412, Miss_rate = 0.534, Pending_hits = 786, Reservation_fails = 2110
L2_cache_bank[36]: Access = 25136, Miss = 13348, Miss_rate = 0.531, Pending_hits = 805, Reservation_fails = 2331
L2_cache_bank[37]: Access = 25136, Miss = 13408, Miss_rate = 0.533, Pending_hits = 766, Reservation_fails = 2006
L2_cache_bank[38]: Access = 25136, Miss = 13308, Miss_rate = 0.529, Pending_hits = 812, Reservation_fails = 2332
L2_cache_bank[39]: Access = 25136, Miss = 13372, Miss_rate = 0.532, Pending_hits = 752, Reservation_fails = 2024
L2_cache_bank[40]: Access = 25136, Miss = 13356, Miss_rate = 0.531, Pending_hits = 785, Reservation_fails = 2417
L2_cache_bank[41]: Access = 25136, Miss = 13352, Miss_rate = 0.531, Pending_hits = 783, Reservation_fails = 2004
L2_cache_bank[42]: Access = 25136, Miss = 13328, Miss_rate = 0.530, Pending_hits = 784, Reservation_fails = 2322
L2_cache_bank[43]: Access = 25136, Miss = 13380, Miss_rate = 0.532, Pending_hits = 794, Reservation_fails = 2032
L2_cache_bank[44]: Access = 25136, Miss = 13336, Miss_rate = 0.531, Pending_hits = 782, Reservation_fails = 2392
L2_cache_bank[45]: Access = 25136, Miss = 13368, Miss_rate = 0.532, Pending_hits = 804, Reservation_fails = 2101
L2_cache_bank[46]: Access = 25136, Miss = 13368, Miss_rate = 0.532, Pending_hits = 779, Reservation_fails = 2485
L2_cache_bank[47]: Access = 25136, Miss = 13360, Miss_rate = 0.532, Pending_hits = 817, Reservation_fails = 2186
L2_cache_bank[48]: Access = 25136, Miss = 13328, Miss_rate = 0.530, Pending_hits = 728, Reservation_fails = 2152
L2_cache_bank[49]: Access = 25136, Miss = 13408, Miss_rate = 0.533, Pending_hits = 737, Reservation_fails = 1631
L2_cache_bank[50]: Access = 25136, Miss = 13300, Miss_rate = 0.529, Pending_hits = 725, Reservation_fails = 2253
L2_cache_bank[51]: Access = 25136, Miss = 13396, Miss_rate = 0.533, Pending_hits = 742, Reservation_fails = 1716
L2_cache_bank[52]: Access = 25136, Miss = 13356, Miss_rate = 0.531, Pending_hits = 725, Reservation_fails = 2074
L2_cache_bank[53]: Access = 25136, Miss = 13388, Miss_rate = 0.533, Pending_hits = 732, Reservation_fails = 1633
L2_cache_bank[54]: Access = 25136, Miss = 13348, Miss_rate = 0.531, Pending_hits = 729, Reservation_fails = 2455
L2_cache_bank[55]: Access = 25136, Miss = 13384, Miss_rate = 0.532, Pending_hits = 740, Reservation_fails = 1769
L2_cache_bank[56]: Access = 25136, Miss = 13348, Miss_rate = 0.531, Pending_hits = 778, Reservation_fails = 2523
L2_cache_bank[57]: Access = 25136, Miss = 13448, Miss_rate = 0.535, Pending_hits = 796, Reservation_fails = 2065
L2_cache_bank[58]: Access = 25136, Miss = 13388, Miss_rate = 0.533, Pending_hits = 782, Reservation_fails = 2746
L2_cache_bank[59]: Access = 25136, Miss = 13472, Miss_rate = 0.536, Pending_hits = 780, Reservation_fails = 2029
L2_cache_bank[60]: Access = 25136, Miss = 13356, Miss_rate = 0.531, Pending_hits = 748, Reservation_fails = 2659
L2_cache_bank[61]: Access = 25136, Miss = 13436, Miss_rate = 0.535, Pending_hits = 792, Reservation_fails = 1961
L2_cache_bank[62]: Access = 25136, Miss = 13328, Miss_rate = 0.530, Pending_hits = 765, Reservation_fails = 2586
L2_cache_bank[63]: Access = 25136, Miss = 13400, Miss_rate = 0.533, Pending_hits = 796, Reservation_fails = 2166
L2_total_cache_accesses = 1608704
L2_total_cache_misses = 855848
L2_total_cache_miss_rate = 0.5320
L2_total_cache_pending_hits = 48201
L2_total_cache_reservation_fails = 139135
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 704655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48201
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 139135
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 39774
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 602112
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 805888
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 802816
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 139135
L2_cache_data_port_util = 0.212
L2_cache_fill_port_util = 0.009
average_pipeline_duty_cycle=6275.707031
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2814528
	Total NON REG=464640
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2815680
	Total NON REG=464640
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50872
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39472
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29585408
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=144960
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=180736
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5648
	Total REG Reads=3941376
	Total REG Writes=2754272
	Total NON REG=463616
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2813728
	Total NON REG=464640
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2814880
	Total NON REG=464640
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5872
	Total REG Reads=3942400
	Total REG Writes=2689184
	Total NON REG=464640
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2818784
	Total NON REG=464640
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2818464
	Total NON REG=464640
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2817152
	Total NON REG=464640
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2819520
	Total NON REG=464640
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50872
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39472
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29585408
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=144960
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=180736
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5648
	Total REG Reads=3941376
	Total REG Writes=2758080
	Total NON REG=463616
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2813600
	Total NON REG=464640
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2816896
	Total NON REG=464640
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5872
	Total REG Reads=3942400
	Total REG Writes=2684832
	Total NON REG=464640
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2816320
	Total NON REG=464640
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2816608
	Total NON REG=464640
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2815808
	Total NON REG=464640
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2817824
	Total NON REG=464640
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50872
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39472
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29585408
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=144960
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=180736
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5648
	Total REG Reads=3941376
	Total REG Writes=2744960
	Total NON REG=463616
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2813248
	Total NON REG=464640
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2811232
	Total NON REG=464640
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2816960
	Total NON REG=464640
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2816576
	Total NON REG=464640
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2816576
	Total NON REG=464640
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50872
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39472
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29585408
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=144960
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=180736
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5648
	Total REG Reads=3941376
	Total REG Writes=2745408
	Total NON REG=463616
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2815616
	Total NON REG=464640
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2820416
	Total NON REG=464640
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50872
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39472
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29585408
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=144960
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=180736
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5648
	Total REG Reads=3941376
	Total REG Writes=2753952
	Total NON REG=463616
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2816896
	Total NON REG=464640
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2817024
	Total NON REG=464640
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2816288
	Total NON REG=464640
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50872
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39472
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29585408
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=144960
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=180736
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5648
	Total REG Reads=3941376
	Total REG Writes=2760192
	Total NON REG=463616
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2816896
	Total NON REG=464640
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2817248
	Total NON REG=464640
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2816160
	Total NON REG=464640
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2820672
	Total NON REG=464640
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2815552
	Total NON REG=464640
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2815776
	Total NON REG=464640
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2816608
	Total NON REG=464640
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2817536
	Total NON REG=464640
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2818944
	Total NON REG=464640
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2820000
	Total NON REG=464640
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50936
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39536
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29528064
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=143040
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=178688
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5776
	Total REG Reads=3939328
	Total REG Writes=2494112
	Total NON REG=461568
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2813536
	Total NON REG=464640
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2818752
	Total NON REG=464640
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2816000
	Total NON REG=464640
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2819968
	Total NON REG=464640
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50872
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39472
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29585408
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=144960
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=180736
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5648
	Total REG Reads=3941376
	Total REG Writes=2749792
	Total NON REG=463616
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2816768
	Total NON REG=464640
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50872
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39472
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29585408
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=144960
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=180736
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5648
	Total REG Reads=3941376
	Total REG Writes=2743136
	Total NON REG=463616
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5872
	Total REG Reads=3942400
	Total REG Writes=2692192
	Total NON REG=464640
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2819200
	Total NON REG=464640
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50872
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39472
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29585408
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=144960
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=180736
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5648
	Total REG Reads=3941376
	Total REG Writes=2748864
	Total NON REG=463616
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2817728
	Total NON REG=464640
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2820352
	Total NON REG=464640
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2817600
	Total NON REG=464640
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5872
	Total REG Reads=3942400
	Total REG Writes=2691808
	Total NON REG=464640
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2819744
	Total NON REG=464640
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2816192
	Total NON REG=464640
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2819520
	Total NON REG=464640
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2816288
	Total NON REG=464640
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2815936
	Total NON REG=464640
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50872
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39472
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29585408
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=144960
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=180736
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5648
	Total REG Reads=3941376
	Total REG Writes=2749344
	Total NON REG=463616
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2817856
	Total NON REG=464640
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2817120
	Total NON REG=464640
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2816480
	Total NON REG=464640
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2815360
	Total NON REG=464640
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2816448
	Total NON REG=464640
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2812928
	Total NON REG=464640
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2813824
	Total NON REG=464640
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2816832
	Total NON REG=464640
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2812800
	Total NON REG=464640
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2816928
	Total NON REG=464640
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50872
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39472
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29585408
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=144960
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=180736
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5648
	Total REG Reads=3941376
	Total REG Writes=2754848
	Total NON REG=463616
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50872
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39472
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29585408
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=144960
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=180736
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5648
	Total REG Reads=3941376
	Total REG Writes=2741472
	Total NON REG=463616
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2816864
	Total NON REG=464640
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50872
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39472
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29585408
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=144960
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=180736
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5648
	Total REG Reads=3941376
	Total REG Writes=2755904
	Total NON REG=463616
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2815520
	Total NON REG=464640
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2817568
	Total NON REG=464640
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50840
	Total FP Deocded Instructions=8320
	Total INT Deocded Instructions=39440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=29614080
	Total FP Acesses=83200
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=2306560
	Total MEM Acesses=181760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=5680
	Total REG Reads=3942400
	Total REG Writes=2815776
	Total NON REG=464640


==========Power Metrics -- Memory==========
Total memory controller accesses: 53032
Total memory controller reads: 53032
Total memory controller writes: 0
!!!Total Shared memory access: 327488
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 5120
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 805888
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 19444
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 802816
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 102683
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 811008
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 802816
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 704655
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 48201
	Cache_stats[GLOBAL_ACC_R][MISS] = 13258
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 139135
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 39774
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 200704
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 602112
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 805888
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 802816

icnt_total_pkts_mem_to_simt=1608704
icnt_total_pkts_simt_to_mem=1608704
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1608704
Req_Network_cycles = 97215
Req_Network_injected_packets_per_cycle =      16.5479 
Req_Network_conflicts_per_cycle =      13.0518
Req_Network_conflicts_per_cycle_util =      16.7750
Req_Bank_Level_Parallism =      21.2685
Req_Network_in_buffer_full_per_cycle =       1.3915
Req_Network_in_buffer_avg_util =      85.3282
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       8.1092

Reply_Network_injected_packets_num = 1608704
Reply_Network_cycles = 97215
Reply_Network_injected_packets_per_cycle =       16.5479
Reply_Network_conflicts_per_cycle =       18.5193
Reply_Network_conflicts_per_cycle_util =      23.7837
Reply_Bank_Level_Parallism =      21.2519
Reply_Network_in_buffer_full_per_cycle =       0.0583
Reply_Network_in_buffer_avg_util =      29.3411
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2068
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 0 sec (840 sec)
gpgpu_simulation_rate = 148260 (inst/sec)
gpgpu_simulation_rate = 115 (cycle/sec)
gpgpu_silicon_slowdown = 9843478x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
