
F411_CHKer_CIMI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f90  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ec  08009130  08009130  00019130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800961c  0800961c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800961c  0800961c  0001961c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009624  08009624  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009624  08009624  00019624  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009628  08009628  00019628  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800962c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000434  200001dc  08009808  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000610  08009808  00020610  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013eef  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024e1  00000000  00000000  000340fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012c8  00000000  00000000  000365e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011f8  00000000  00000000  000378a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019216  00000000  00000000  00038aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001624f  00000000  00000000  00051cb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0038  00000000  00000000  00067f05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00107f3d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006308  00000000  00000000  00107f90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009118 	.word	0x08009118

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08009118 	.word	0x08009118

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b974 	b.w	8000ef8 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468e      	mov	lr, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d14d      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c36:	428a      	cmp	r2, r1
 8000c38:	4694      	mov	ip, r2
 8000c3a:	d969      	bls.n	8000d10 <__udivmoddi4+0xe8>
 8000c3c:	fab2 f282 	clz	r2, r2
 8000c40:	b152      	cbz	r2, 8000c58 <__udivmoddi4+0x30>
 8000c42:	fa01 f302 	lsl.w	r3, r1, r2
 8000c46:	f1c2 0120 	rsb	r1, r2, #32
 8000c4a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c4e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c52:	ea41 0e03 	orr.w	lr, r1, r3
 8000c56:	4094      	lsls	r4, r2
 8000c58:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c5c:	0c21      	lsrs	r1, r4, #16
 8000c5e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c62:	fa1f f78c 	uxth.w	r7, ip
 8000c66:	fb08 e316 	mls	r3, r8, r6, lr
 8000c6a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c6e:	fb06 f107 	mul.w	r1, r6, r7
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c7e:	f080 811f 	bcs.w	8000ec0 <__udivmoddi4+0x298>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 811c 	bls.w	8000ec0 <__udivmoddi4+0x298>
 8000c88:	3e02      	subs	r6, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a5b      	subs	r3, r3, r1
 8000c8e:	b2a4      	uxth	r4, r4
 8000c90:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c94:	fb08 3310 	mls	r3, r8, r0, r3
 8000c98:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c9c:	fb00 f707 	mul.w	r7, r0, r7
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	d90a      	bls.n	8000cba <__udivmoddi4+0x92>
 8000ca4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cac:	f080 810a 	bcs.w	8000ec4 <__udivmoddi4+0x29c>
 8000cb0:	42a7      	cmp	r7, r4
 8000cb2:	f240 8107 	bls.w	8000ec4 <__udivmoddi4+0x29c>
 8000cb6:	4464      	add	r4, ip
 8000cb8:	3802      	subs	r0, #2
 8000cba:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cbe:	1be4      	subs	r4, r4, r7
 8000cc0:	2600      	movs	r6, #0
 8000cc2:	b11d      	cbz	r5, 8000ccc <__udivmoddi4+0xa4>
 8000cc4:	40d4      	lsrs	r4, r2
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	e9c5 4300 	strd	r4, r3, [r5]
 8000ccc:	4631      	mov	r1, r6
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0xc2>
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	f000 80ef 	beq.w	8000eba <__udivmoddi4+0x292>
 8000cdc:	2600      	movs	r6, #0
 8000cde:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce2:	4630      	mov	r0, r6
 8000ce4:	4631      	mov	r1, r6
 8000ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cea:	fab3 f683 	clz	r6, r3
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	d14a      	bne.n	8000d88 <__udivmoddi4+0x160>
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d302      	bcc.n	8000cfc <__udivmoddi4+0xd4>
 8000cf6:	4282      	cmp	r2, r0
 8000cf8:	f200 80f9 	bhi.w	8000eee <__udivmoddi4+0x2c6>
 8000cfc:	1a84      	subs	r4, r0, r2
 8000cfe:	eb61 0303 	sbc.w	r3, r1, r3
 8000d02:	2001      	movs	r0, #1
 8000d04:	469e      	mov	lr, r3
 8000d06:	2d00      	cmp	r5, #0
 8000d08:	d0e0      	beq.n	8000ccc <__udivmoddi4+0xa4>
 8000d0a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d0e:	e7dd      	b.n	8000ccc <__udivmoddi4+0xa4>
 8000d10:	b902      	cbnz	r2, 8000d14 <__udivmoddi4+0xec>
 8000d12:	deff      	udf	#255	; 0xff
 8000d14:	fab2 f282 	clz	r2, r2
 8000d18:	2a00      	cmp	r2, #0
 8000d1a:	f040 8092 	bne.w	8000e42 <__udivmoddi4+0x21a>
 8000d1e:	eba1 010c 	sub.w	r1, r1, ip
 8000d22:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d26:	fa1f fe8c 	uxth.w	lr, ip
 8000d2a:	2601      	movs	r6, #1
 8000d2c:	0c20      	lsrs	r0, r4, #16
 8000d2e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d32:	fb07 1113 	mls	r1, r7, r3, r1
 8000d36:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d3a:	fb0e f003 	mul.w	r0, lr, r3
 8000d3e:	4288      	cmp	r0, r1
 8000d40:	d908      	bls.n	8000d54 <__udivmoddi4+0x12c>
 8000d42:	eb1c 0101 	adds.w	r1, ip, r1
 8000d46:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d4a:	d202      	bcs.n	8000d52 <__udivmoddi4+0x12a>
 8000d4c:	4288      	cmp	r0, r1
 8000d4e:	f200 80cb 	bhi.w	8000ee8 <__udivmoddi4+0x2c0>
 8000d52:	4643      	mov	r3, r8
 8000d54:	1a09      	subs	r1, r1, r0
 8000d56:	b2a4      	uxth	r4, r4
 8000d58:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d5c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d60:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d64:	fb0e fe00 	mul.w	lr, lr, r0
 8000d68:	45a6      	cmp	lr, r4
 8000d6a:	d908      	bls.n	8000d7e <__udivmoddi4+0x156>
 8000d6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d70:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d74:	d202      	bcs.n	8000d7c <__udivmoddi4+0x154>
 8000d76:	45a6      	cmp	lr, r4
 8000d78:	f200 80bb 	bhi.w	8000ef2 <__udivmoddi4+0x2ca>
 8000d7c:	4608      	mov	r0, r1
 8000d7e:	eba4 040e 	sub.w	r4, r4, lr
 8000d82:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d86:	e79c      	b.n	8000cc2 <__udivmoddi4+0x9a>
 8000d88:	f1c6 0720 	rsb	r7, r6, #32
 8000d8c:	40b3      	lsls	r3, r6
 8000d8e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d92:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d96:	fa20 f407 	lsr.w	r4, r0, r7
 8000d9a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d9e:	431c      	orrs	r4, r3
 8000da0:	40f9      	lsrs	r1, r7
 8000da2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000da6:	fa00 f306 	lsl.w	r3, r0, r6
 8000daa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dae:	0c20      	lsrs	r0, r4, #16
 8000db0:	fa1f fe8c 	uxth.w	lr, ip
 8000db4:	fb09 1118 	mls	r1, r9, r8, r1
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	fb08 f00e 	mul.w	r0, r8, lr
 8000dc0:	4288      	cmp	r0, r1
 8000dc2:	fa02 f206 	lsl.w	r2, r2, r6
 8000dc6:	d90b      	bls.n	8000de0 <__udivmoddi4+0x1b8>
 8000dc8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dcc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dd0:	f080 8088 	bcs.w	8000ee4 <__udivmoddi4+0x2bc>
 8000dd4:	4288      	cmp	r0, r1
 8000dd6:	f240 8085 	bls.w	8000ee4 <__udivmoddi4+0x2bc>
 8000dda:	f1a8 0802 	sub.w	r8, r8, #2
 8000dde:	4461      	add	r1, ip
 8000de0:	1a09      	subs	r1, r1, r0
 8000de2:	b2a4      	uxth	r4, r4
 8000de4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000de8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dec:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000df0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000df4:	458e      	cmp	lr, r1
 8000df6:	d908      	bls.n	8000e0a <__udivmoddi4+0x1e2>
 8000df8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dfc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e00:	d26c      	bcs.n	8000edc <__udivmoddi4+0x2b4>
 8000e02:	458e      	cmp	lr, r1
 8000e04:	d96a      	bls.n	8000edc <__udivmoddi4+0x2b4>
 8000e06:	3802      	subs	r0, #2
 8000e08:	4461      	add	r1, ip
 8000e0a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e0e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e12:	eba1 010e 	sub.w	r1, r1, lr
 8000e16:	42a1      	cmp	r1, r4
 8000e18:	46c8      	mov	r8, r9
 8000e1a:	46a6      	mov	lr, r4
 8000e1c:	d356      	bcc.n	8000ecc <__udivmoddi4+0x2a4>
 8000e1e:	d053      	beq.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e20:	b15d      	cbz	r5, 8000e3a <__udivmoddi4+0x212>
 8000e22:	ebb3 0208 	subs.w	r2, r3, r8
 8000e26:	eb61 010e 	sbc.w	r1, r1, lr
 8000e2a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e2e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e32:	40f1      	lsrs	r1, r6
 8000e34:	431f      	orrs	r7, r3
 8000e36:	e9c5 7100 	strd	r7, r1, [r5]
 8000e3a:	2600      	movs	r6, #0
 8000e3c:	4631      	mov	r1, r6
 8000e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e42:	f1c2 0320 	rsb	r3, r2, #32
 8000e46:	40d8      	lsrs	r0, r3
 8000e48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e4c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e50:	4091      	lsls	r1, r2
 8000e52:	4301      	orrs	r1, r0
 8000e54:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e58:	fa1f fe8c 	uxth.w	lr, ip
 8000e5c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e60:	fb07 3610 	mls	r6, r7, r0, r3
 8000e64:	0c0b      	lsrs	r3, r1, #16
 8000e66:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e6a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e6e:	429e      	cmp	r6, r3
 8000e70:	fa04 f402 	lsl.w	r4, r4, r2
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x260>
 8000e76:	eb1c 0303 	adds.w	r3, ip, r3
 8000e7a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e7e:	d22f      	bcs.n	8000ee0 <__udivmoddi4+0x2b8>
 8000e80:	429e      	cmp	r6, r3
 8000e82:	d92d      	bls.n	8000ee0 <__udivmoddi4+0x2b8>
 8000e84:	3802      	subs	r0, #2
 8000e86:	4463      	add	r3, ip
 8000e88:	1b9b      	subs	r3, r3, r6
 8000e8a:	b289      	uxth	r1, r1
 8000e8c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e90:	fb07 3316 	mls	r3, r7, r6, r3
 8000e94:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e98:	fb06 f30e 	mul.w	r3, r6, lr
 8000e9c:	428b      	cmp	r3, r1
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x28a>
 8000ea0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ea4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ea8:	d216      	bcs.n	8000ed8 <__udivmoddi4+0x2b0>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	d914      	bls.n	8000ed8 <__udivmoddi4+0x2b0>
 8000eae:	3e02      	subs	r6, #2
 8000eb0:	4461      	add	r1, ip
 8000eb2:	1ac9      	subs	r1, r1, r3
 8000eb4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000eb8:	e738      	b.n	8000d2c <__udivmoddi4+0x104>
 8000eba:	462e      	mov	r6, r5
 8000ebc:	4628      	mov	r0, r5
 8000ebe:	e705      	b.n	8000ccc <__udivmoddi4+0xa4>
 8000ec0:	4606      	mov	r6, r0
 8000ec2:	e6e3      	b.n	8000c8c <__udivmoddi4+0x64>
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	e6f8      	b.n	8000cba <__udivmoddi4+0x92>
 8000ec8:	454b      	cmp	r3, r9
 8000eca:	d2a9      	bcs.n	8000e20 <__udivmoddi4+0x1f8>
 8000ecc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ed0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ed4:	3801      	subs	r0, #1
 8000ed6:	e7a3      	b.n	8000e20 <__udivmoddi4+0x1f8>
 8000ed8:	4646      	mov	r6, r8
 8000eda:	e7ea      	b.n	8000eb2 <__udivmoddi4+0x28a>
 8000edc:	4620      	mov	r0, r4
 8000ede:	e794      	b.n	8000e0a <__udivmoddi4+0x1e2>
 8000ee0:	4640      	mov	r0, r8
 8000ee2:	e7d1      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ee4:	46d0      	mov	r8, sl
 8000ee6:	e77b      	b.n	8000de0 <__udivmoddi4+0x1b8>
 8000ee8:	3b02      	subs	r3, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	e732      	b.n	8000d54 <__udivmoddi4+0x12c>
 8000eee:	4630      	mov	r0, r6
 8000ef0:	e709      	b.n	8000d06 <__udivmoddi4+0xde>
 8000ef2:	4464      	add	r4, ip
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	e742      	b.n	8000d7e <__udivmoddi4+0x156>

08000ef8 <__aeabi_idiv0>:
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop

08000efc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000efc:	b5b0      	push	{r4, r5, r7, lr}
 8000efe:	b090      	sub	sp, #64	; 0x40
 8000f00:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f02:	f001 f967 	bl	80021d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f06:	f000 f88d 	bl	8001024 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f0a:	f000 fc27 	bl	800175c <MX_GPIO_Init>
  MX_DMA_Init();
 8000f0e:	f000 fc05 	bl	800171c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000f12:	f000 fbd9 	bl	80016c8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000f16:	f000 f941 	bl	800119c <MX_I2C1_Init>
  MX_SPI3_Init();
 8000f1a:	f000 f96d 	bl	80011f8 <MX_SPI3_Init>
  MX_TIM3_Init();
 8000f1e:	f000 fa7b 	bl	8001418 <MX_TIM3_Init>
  MX_TIM1_Init();
 8000f22:	f000 f99f 	bl	8001264 <MX_TIM1_Init>
  MX_TIM4_Init();
 8000f26:	f000 facb 	bl	80014c0 <MX_TIM4_Init>
  MX_TIM5_Init();
 8000f2a:	f000 fb4d 	bl	80015c8 <MX_TIM5_Init>
  MX_ADC1_Init();
 8000f2e:	f000 f8e1 	bl	80010f4 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000f32:	f000 fa25 	bl	8001380 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  char temp[]="----------------- F411_CHKer_CIMI --------------------\r\n";
 8000f36:	4b2e      	ldr	r3, [pc, #184]	; (8000ff0 <main+0xf4>)
 8000f38:	1d3c      	adds	r4, r7, #4
 8000f3a:	461d      	mov	r5, r3
 8000f3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f48:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f4c:	c403      	stmia	r4!, {r0, r1}
 8000f4e:	7022      	strb	r2, [r4, #0]
  HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp),10);
 8000f50:	1d3b      	adds	r3, r7, #4
 8000f52:	4618      	mov	r0, r3
 8000f54:	f7ff f944 	bl	80001e0 <strlen>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	b29a      	uxth	r2, r3
 8000f5c:	1d39      	adds	r1, r7, #4
 8000f5e:	230a      	movs	r3, #10
 8000f60:	4824      	ldr	r0, [pc, #144]	; (8000ff4 <main+0xf8>)
 8000f62:	f004 fe4e 	bl	8005c02 <HAL_UART_Transmit>

  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8000f66:	2104      	movs	r1, #4
 8000f68:	4823      	ldr	r0, [pc, #140]	; (8000ff8 <main+0xfc>)
 8000f6a:	f003 fdcb 	bl	8004b04 <HAL_TIM_Encoder_Start>

  HAL_TIM_Base_Start(&htim2);
 8000f6e:	4823      	ldr	r0, [pc, #140]	; (8000ffc <main+0x100>)
 8000f70:	f003 faaa 	bl	80044c8 <HAL_TIM_Base_Start>
  HAL_ADC_Start_DMA(&hadc1, ADCRawread.u32, 30);
 8000f74:	221e      	movs	r2, #30
 8000f76:	4922      	ldr	r1, [pc, #136]	; (8001000 <main+0x104>)
 8000f78:	4822      	ldr	r0, [pc, #136]	; (8001004 <main+0x108>)
 8000f7a:	f001 f9e1 	bl	8002340 <HAL_ADC_Start_DMA>

#ifdef pwm_rander
  //HAL_TIM_Base_Start(&htim4);
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8000f7e:	2100      	movs	r1, #0
 8000f80:	4821      	ldr	r0, [pc, #132]	; (8001008 <main+0x10c>)
 8000f82:	f003 fb4b 	bl	800461c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8000f86:	2104      	movs	r1, #4
 8000f88:	481f      	ldr	r0, [pc, #124]	; (8001008 <main+0x10c>)
 8000f8a:	f003 fb47 	bl	800461c <HAL_TIM_PWM_Start>

  HAL_TIM_Base_Start(&htim5);
 8000f8e:	481f      	ldr	r0, [pc, #124]	; (800100c <main+0x110>)
 8000f90:	f003 fa9a 	bl	80044c8 <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start(&htim5, TIM_CHANNEL_1);
 8000f94:	2100      	movs	r1, #0
 8000f96:	481d      	ldr	r0, [pc, #116]	; (800100c <main+0x110>)
 8000f98:	f003 fc40 	bl	800481c <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start(&htim5, TIM_CHANNEL_2);
 8000f9c:	2104      	movs	r1, #4
 8000f9e:	481b      	ldr	r0, [pc, #108]	; (800100c <main+0x110>)
 8000fa0:	f003 fc3c 	bl	800481c <HAL_TIM_IC_Start>

  TIM4->CCR1 = 500;
 8000fa4:	4b1a      	ldr	r3, [pc, #104]	; (8001010 <main+0x114>)
 8000fa6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000faa:	635a      	str	r2, [r3, #52]	; 0x34
  sprintf(uartTXBf, "- PWM Rander [ TIM4 - D10 -] ver221534 \r\n"
 8000fac:	4919      	ldr	r1, [pc, #100]	; (8001014 <main+0x118>)
 8000fae:	481a      	ldr	r0, [pc, #104]	; (8001018 <main+0x11c>)
 8000fb0:	f005 fe38 	bl	8006c24 <siprintf>
		  "- Error: +/- 2%% duty | Fq +/- 150Hz \r\n "
		  "Default: duty: 50 %% - Fq: 1000 Hz \r\n");
  HAL_UART_Transmit(&huart2, (uint8_t*)uartTXBf, strlen(uartTXBf),10);
 8000fb4:	4818      	ldr	r0, [pc, #96]	; (8001018 <main+0x11c>)
 8000fb6:	f7ff f913 	bl	80001e0 <strlen>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	b29a      	uxth	r2, r3
 8000fbe:	230a      	movs	r3, #10
 8000fc0:	4915      	ldr	r1, [pc, #84]	; (8001018 <main+0x11c>)
 8000fc2:	480c      	ldr	r0, [pc, #48]	; (8000ff4 <main+0xf8>)
 8000fc4:	f004 fe1d 	bl	8005c02 <HAL_UART_Transmit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	   if(HAL_GetTick() >=  timestamp.one){
 8000fc8:	f001 f96a 	bl	80022a0 <HAL_GetTick>
 8000fcc:	4602      	mov	r2, r0
 8000fce:	4b13      	ldr	r3, [pc, #76]	; (800101c <main+0x120>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	429a      	cmp	r2, r3
 8000fd4:	d3f8      	bcc.n	8000fc8 <main+0xcc>
		  timestamp.one = HAL_GetTick() + 1000;
 8000fd6:	f001 f963 	bl	80022a0 <HAL_GetTick>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8000fe0:	4a0e      	ldr	r2, [pc, #56]	; (800101c <main+0x120>)
 8000fe2:	6013      	str	r3, [r2, #0]
		  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000fe4:	2120      	movs	r1, #32
 8000fe6:	480e      	ldr	r0, [pc, #56]	; (8001020 <main+0x124>)
 8000fe8:	f002 fb87 	bl	80036fa <HAL_GPIO_TogglePin>
	   if(HAL_GetTick() >=  timestamp.one){
 8000fec:	e7ec      	b.n	8000fc8 <main+0xcc>
 8000fee:	bf00      	nop
 8000ff0:	080091a8 	.word	0x080091a8
 8000ff4:	200004b4 	.word	0x200004b4
 8000ff8:	200003dc 	.word	0x200003dc
 8000ffc:	20000394 	.word	0x20000394
 8001000:	200005a8 	.word	0x200005a8
 8001004:	200001f8 	.word	0x200001f8
 8001008:	20000424 	.word	0x20000424
 800100c:	2000046c 	.word	0x2000046c
 8001010:	40000800 	.word	0x40000800
 8001014:	08009130 	.word	0x08009130
 8001018:	200004f8 	.word	0x200004f8
 800101c:	20000590 	.word	0x20000590
 8001020:	40020000 	.word	0x40020000

08001024 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b094      	sub	sp, #80	; 0x50
 8001028:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800102a:	f107 0320 	add.w	r3, r7, #32
 800102e:	2230      	movs	r2, #48	; 0x30
 8001030:	2100      	movs	r1, #0
 8001032:	4618      	mov	r0, r3
 8001034:	f005 f984 	bl	8006340 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001038:	f107 030c 	add.w	r3, r7, #12
 800103c:	2200      	movs	r2, #0
 800103e:	601a      	str	r2, [r3, #0]
 8001040:	605a      	str	r2, [r3, #4]
 8001042:	609a      	str	r2, [r3, #8]
 8001044:	60da      	str	r2, [r3, #12]
 8001046:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001048:	2300      	movs	r3, #0
 800104a:	60bb      	str	r3, [r7, #8]
 800104c:	4b27      	ldr	r3, [pc, #156]	; (80010ec <SystemClock_Config+0xc8>)
 800104e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001050:	4a26      	ldr	r2, [pc, #152]	; (80010ec <SystemClock_Config+0xc8>)
 8001052:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001056:	6413      	str	r3, [r2, #64]	; 0x40
 8001058:	4b24      	ldr	r3, [pc, #144]	; (80010ec <SystemClock_Config+0xc8>)
 800105a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800105c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001060:	60bb      	str	r3, [r7, #8]
 8001062:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001064:	2300      	movs	r3, #0
 8001066:	607b      	str	r3, [r7, #4]
 8001068:	4b21      	ldr	r3, [pc, #132]	; (80010f0 <SystemClock_Config+0xcc>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a20      	ldr	r2, [pc, #128]	; (80010f0 <SystemClock_Config+0xcc>)
 800106e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001072:	6013      	str	r3, [r2, #0]
 8001074:	4b1e      	ldr	r3, [pc, #120]	; (80010f0 <SystemClock_Config+0xcc>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800107c:	607b      	str	r3, [r7, #4]
 800107e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001080:	2302      	movs	r3, #2
 8001082:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001084:	2301      	movs	r3, #1
 8001086:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001088:	2310      	movs	r3, #16
 800108a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800108c:	2302      	movs	r3, #2
 800108e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001090:	2300      	movs	r3, #0
 8001092:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001094:	2308      	movs	r3, #8
 8001096:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001098:	2364      	movs	r3, #100	; 0x64
 800109a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800109c:	2302      	movs	r3, #2
 800109e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80010a0:	2304      	movs	r3, #4
 80010a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010a4:	f107 0320 	add.w	r3, r7, #32
 80010a8:	4618      	mov	r0, r3
 80010aa:	f002 fc9d 	bl	80039e8 <HAL_RCC_OscConfig>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80010b4:	f000 fcac 	bl	8001a10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010b8:	230f      	movs	r3, #15
 80010ba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010bc:	2302      	movs	r3, #2
 80010be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010c0:	2300      	movs	r3, #0
 80010c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010ca:	2300      	movs	r3, #0
 80010cc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80010ce:	f107 030c 	add.w	r3, r7, #12
 80010d2:	2103      	movs	r1, #3
 80010d4:	4618      	mov	r0, r3
 80010d6:	f002 feff 	bl	8003ed8 <HAL_RCC_ClockConfig>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80010e0:	f000 fc96 	bl	8001a10 <Error_Handler>
  }
}
 80010e4:	bf00      	nop
 80010e6:	3750      	adds	r7, #80	; 0x50
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	40023800 	.word	0x40023800
 80010f0:	40007000 	.word	0x40007000

080010f4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010fa:	463b      	mov	r3, r7
 80010fc:	2200      	movs	r2, #0
 80010fe:	601a      	str	r2, [r3, #0]
 8001100:	605a      	str	r2, [r3, #4]
 8001102:	609a      	str	r2, [r3, #8]
 8001104:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001106:	4b22      	ldr	r3, [pc, #136]	; (8001190 <MX_ADC1_Init+0x9c>)
 8001108:	4a22      	ldr	r2, [pc, #136]	; (8001194 <MX_ADC1_Init+0xa0>)
 800110a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800110c:	4b20      	ldr	r3, [pc, #128]	; (8001190 <MX_ADC1_Init+0x9c>)
 800110e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001112:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001114:	4b1e      	ldr	r3, [pc, #120]	; (8001190 <MX_ADC1_Init+0x9c>)
 8001116:	2200      	movs	r2, #0
 8001118:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800111a:	4b1d      	ldr	r3, [pc, #116]	; (8001190 <MX_ADC1_Init+0x9c>)
 800111c:	2201      	movs	r2, #1
 800111e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001120:	4b1b      	ldr	r3, [pc, #108]	; (8001190 <MX_ADC1_Init+0x9c>)
 8001122:	2201      	movs	r2, #1
 8001124:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001126:	4b1a      	ldr	r3, [pc, #104]	; (8001190 <MX_ADC1_Init+0x9c>)
 8001128:	2200      	movs	r2, #0
 800112a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800112e:	4b18      	ldr	r3, [pc, #96]	; (8001190 <MX_ADC1_Init+0x9c>)
 8001130:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001134:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8001136:	4b16      	ldr	r3, [pc, #88]	; (8001190 <MX_ADC1_Init+0x9c>)
 8001138:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800113c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800113e:	4b14      	ldr	r3, [pc, #80]	; (8001190 <MX_ADC1_Init+0x9c>)
 8001140:	2200      	movs	r2, #0
 8001142:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001144:	4b12      	ldr	r3, [pc, #72]	; (8001190 <MX_ADC1_Init+0x9c>)
 8001146:	2201      	movs	r2, #1
 8001148:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800114a:	4b11      	ldr	r3, [pc, #68]	; (8001190 <MX_ADC1_Init+0x9c>)
 800114c:	2201      	movs	r2, #1
 800114e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001152:	4b0f      	ldr	r3, [pc, #60]	; (8001190 <MX_ADC1_Init+0x9c>)
 8001154:	2200      	movs	r2, #0
 8001156:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001158:	480d      	ldr	r0, [pc, #52]	; (8001190 <MX_ADC1_Init+0x9c>)
 800115a:	f001 f8ad 	bl	80022b8 <HAL_ADC_Init>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001164:	f000 fc54 	bl	8001a10 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001168:	4b0b      	ldr	r3, [pc, #44]	; (8001198 <MX_ADC1_Init+0xa4>)
 800116a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800116c:	2301      	movs	r3, #1
 800116e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001170:	2300      	movs	r3, #0
 8001172:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001174:	463b      	mov	r3, r7
 8001176:	4619      	mov	r1, r3
 8001178:	4805      	ldr	r0, [pc, #20]	; (8001190 <MX_ADC1_Init+0x9c>)
 800117a:	f001 f9ef 	bl	800255c <HAL_ADC_ConfigChannel>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001184:	f000 fc44 	bl	8001a10 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001188:	bf00      	nop
 800118a:	3710      	adds	r7, #16
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	200001f8 	.word	0x200001f8
 8001194:	40012000 	.word	0x40012000
 8001198:	10000012 	.word	0x10000012

0800119c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011a0:	4b12      	ldr	r3, [pc, #72]	; (80011ec <MX_I2C1_Init+0x50>)
 80011a2:	4a13      	ldr	r2, [pc, #76]	; (80011f0 <MX_I2C1_Init+0x54>)
 80011a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80011a6:	4b11      	ldr	r3, [pc, #68]	; (80011ec <MX_I2C1_Init+0x50>)
 80011a8:	4a12      	ldr	r2, [pc, #72]	; (80011f4 <MX_I2C1_Init+0x58>)
 80011aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011ac:	4b0f      	ldr	r3, [pc, #60]	; (80011ec <MX_I2C1_Init+0x50>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011b2:	4b0e      	ldr	r3, [pc, #56]	; (80011ec <MX_I2C1_Init+0x50>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011b8:	4b0c      	ldr	r3, [pc, #48]	; (80011ec <MX_I2C1_Init+0x50>)
 80011ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011be:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011c0:	4b0a      	ldr	r3, [pc, #40]	; (80011ec <MX_I2C1_Init+0x50>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80011c6:	4b09      	ldr	r3, [pc, #36]	; (80011ec <MX_I2C1_Init+0x50>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011cc:	4b07      	ldr	r3, [pc, #28]	; (80011ec <MX_I2C1_Init+0x50>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011d2:	4b06      	ldr	r3, [pc, #24]	; (80011ec <MX_I2C1_Init+0x50>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011d8:	4804      	ldr	r0, [pc, #16]	; (80011ec <MX_I2C1_Init+0x50>)
 80011da:	f002 fac1 	bl	8003760 <HAL_I2C_Init>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d001      	beq.n	80011e8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80011e4:	f000 fc14 	bl	8001a10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011e8:	bf00      	nop
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	200002a0 	.word	0x200002a0
 80011f0:	40005400 	.word	0x40005400
 80011f4:	00061a80 	.word	0x00061a80

080011f8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80011fc:	4b17      	ldr	r3, [pc, #92]	; (800125c <MX_SPI3_Init+0x64>)
 80011fe:	4a18      	ldr	r2, [pc, #96]	; (8001260 <MX_SPI3_Init+0x68>)
 8001200:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001202:	4b16      	ldr	r3, [pc, #88]	; (800125c <MX_SPI3_Init+0x64>)
 8001204:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001208:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800120a:	4b14      	ldr	r3, [pc, #80]	; (800125c <MX_SPI3_Init+0x64>)
 800120c:	2200      	movs	r2, #0
 800120e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001210:	4b12      	ldr	r3, [pc, #72]	; (800125c <MX_SPI3_Init+0x64>)
 8001212:	2200      	movs	r2, #0
 8001214:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001216:	4b11      	ldr	r3, [pc, #68]	; (800125c <MX_SPI3_Init+0x64>)
 8001218:	2202      	movs	r2, #2
 800121a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800121c:	4b0f      	ldr	r3, [pc, #60]	; (800125c <MX_SPI3_Init+0x64>)
 800121e:	2200      	movs	r2, #0
 8001220:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001222:	4b0e      	ldr	r3, [pc, #56]	; (800125c <MX_SPI3_Init+0x64>)
 8001224:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001228:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800122a:	4b0c      	ldr	r3, [pc, #48]	; (800125c <MX_SPI3_Init+0x64>)
 800122c:	2220      	movs	r2, #32
 800122e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001230:	4b0a      	ldr	r3, [pc, #40]	; (800125c <MX_SPI3_Init+0x64>)
 8001232:	2200      	movs	r2, #0
 8001234:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001236:	4b09      	ldr	r3, [pc, #36]	; (800125c <MX_SPI3_Init+0x64>)
 8001238:	2200      	movs	r2, #0
 800123a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800123c:	4b07      	ldr	r3, [pc, #28]	; (800125c <MX_SPI3_Init+0x64>)
 800123e:	2200      	movs	r2, #0
 8001240:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001242:	4b06      	ldr	r3, [pc, #24]	; (800125c <MX_SPI3_Init+0x64>)
 8001244:	220a      	movs	r2, #10
 8001246:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001248:	4804      	ldr	r0, [pc, #16]	; (800125c <MX_SPI3_Init+0x64>)
 800124a:	f003 f865 	bl	8004318 <HAL_SPI_Init>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001254:	f000 fbdc 	bl	8001a10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001258:	bf00      	nop
 800125a:	bd80      	pop	{r7, pc}
 800125c:	200002f4 	.word	0x200002f4
 8001260:	40003c00 	.word	0x40003c00

08001264 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b092      	sub	sp, #72	; 0x48
 8001268:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800126a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800126e:	2200      	movs	r2, #0
 8001270:	601a      	str	r2, [r3, #0]
 8001272:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001274:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001278:	2200      	movs	r2, #0
 800127a:	601a      	str	r2, [r3, #0]
 800127c:	605a      	str	r2, [r3, #4]
 800127e:	609a      	str	r2, [r3, #8]
 8001280:	60da      	str	r2, [r3, #12]
 8001282:	611a      	str	r2, [r3, #16]
 8001284:	615a      	str	r2, [r3, #20]
 8001286:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001288:	1d3b      	adds	r3, r7, #4
 800128a:	2220      	movs	r2, #32
 800128c:	2100      	movs	r1, #0
 800128e:	4618      	mov	r0, r3
 8001290:	f005 f856 	bl	8006340 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001294:	4b38      	ldr	r3, [pc, #224]	; (8001378 <MX_TIM1_Init+0x114>)
 8001296:	4a39      	ldr	r2, [pc, #228]	; (800137c <MX_TIM1_Init+0x118>)
 8001298:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 99;
 800129a:	4b37      	ldr	r3, [pc, #220]	; (8001378 <MX_TIM1_Init+0x114>)
 800129c:	2263      	movs	r2, #99	; 0x63
 800129e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012a0:	4b35      	ldr	r3, [pc, #212]	; (8001378 <MX_TIM1_Init+0x114>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 80012a6:	4b34      	ldr	r3, [pc, #208]	; (8001378 <MX_TIM1_Init+0x114>)
 80012a8:	2263      	movs	r2, #99	; 0x63
 80012aa:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012ac:	4b32      	ldr	r3, [pc, #200]	; (8001378 <MX_TIM1_Init+0x114>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80012b2:	4b31      	ldr	r3, [pc, #196]	; (8001378 <MX_TIM1_Init+0x114>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012b8:	4b2f      	ldr	r3, [pc, #188]	; (8001378 <MX_TIM1_Init+0x114>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80012be:	482e      	ldr	r0, [pc, #184]	; (8001378 <MX_TIM1_Init+0x114>)
 80012c0:	f003 f95c 	bl	800457c <HAL_TIM_PWM_Init>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 80012ca:	f000 fba1 	bl	8001a10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012ce:	2300      	movs	r3, #0
 80012d0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012d2:	2300      	movs	r3, #0
 80012d4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80012d6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012da:	4619      	mov	r1, r3
 80012dc:	4826      	ldr	r0, [pc, #152]	; (8001378 <MX_TIM1_Init+0x114>)
 80012de:	f004 fb83 	bl	80059e8 <HAL_TIMEx_MasterConfigSynchronization>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 80012e8:	f000 fb92 	bl	8001a10 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012ec:	2360      	movs	r3, #96	; 0x60
 80012ee:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80012f0:	2300      	movs	r3, #0
 80012f2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012f4:	2300      	movs	r3, #0
 80012f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80012f8:	2300      	movs	r3, #0
 80012fa:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012fc:	2300      	movs	r3, #0
 80012fe:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001300:	2300      	movs	r3, #0
 8001302:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001304:	2300      	movs	r3, #0
 8001306:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001308:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800130c:	2200      	movs	r2, #0
 800130e:	4619      	mov	r1, r3
 8001310:	4819      	ldr	r0, [pc, #100]	; (8001378 <MX_TIM1_Init+0x114>)
 8001312:	f003 fd21 	bl	8004d58 <HAL_TIM_PWM_ConfigChannel>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 800131c:	f000 fb78 	bl	8001a10 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001320:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001324:	2204      	movs	r2, #4
 8001326:	4619      	mov	r1, r3
 8001328:	4813      	ldr	r0, [pc, #76]	; (8001378 <MX_TIM1_Init+0x114>)
 800132a:	f003 fd15 	bl	8004d58 <HAL_TIM_PWM_ConfigChannel>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8001334:	f000 fb6c 	bl	8001a10 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001338:	2300      	movs	r3, #0
 800133a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800133c:	2300      	movs	r3, #0
 800133e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001340:	2300      	movs	r3, #0
 8001342:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001344:	2300      	movs	r3, #0
 8001346:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001348:	2300      	movs	r3, #0
 800134a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800134c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001350:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001352:	2300      	movs	r3, #0
 8001354:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001356:	1d3b      	adds	r3, r7, #4
 8001358:	4619      	mov	r1, r3
 800135a:	4807      	ldr	r0, [pc, #28]	; (8001378 <MX_TIM1_Init+0x114>)
 800135c:	f004 fbb2 	bl	8005ac4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8001366:	f000 fb53 	bl	8001a10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800136a:	4803      	ldr	r0, [pc, #12]	; (8001378 <MX_TIM1_Init+0x114>)
 800136c:	f000 fd4a 	bl	8001e04 <HAL_TIM_MspPostInit>

}
 8001370:	bf00      	nop
 8001372:	3748      	adds	r7, #72	; 0x48
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	2000034c 	.word	0x2000034c
 800137c:	40010000 	.word	0x40010000

08001380 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b086      	sub	sp, #24
 8001384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001386:	f107 0308 	add.w	r3, r7, #8
 800138a:	2200      	movs	r2, #0
 800138c:	601a      	str	r2, [r3, #0]
 800138e:	605a      	str	r2, [r3, #4]
 8001390:	609a      	str	r2, [r3, #8]
 8001392:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001394:	463b      	mov	r3, r7
 8001396:	2200      	movs	r2, #0
 8001398:	601a      	str	r2, [r3, #0]
 800139a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800139c:	4b1d      	ldr	r3, [pc, #116]	; (8001414 <MX_TIM2_Init+0x94>)
 800139e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013a2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 99;
 80013a4:	4b1b      	ldr	r3, [pc, #108]	; (8001414 <MX_TIM2_Init+0x94>)
 80013a6:	2263      	movs	r2, #99	; 0x63
 80013a8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013aa:	4b1a      	ldr	r3, [pc, #104]	; (8001414 <MX_TIM2_Init+0x94>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80013b0:	4b18      	ldr	r3, [pc, #96]	; (8001414 <MX_TIM2_Init+0x94>)
 80013b2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80013b6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013b8:	4b16      	ldr	r3, [pc, #88]	; (8001414 <MX_TIM2_Init+0x94>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013be:	4b15      	ldr	r3, [pc, #84]	; (8001414 <MX_TIM2_Init+0x94>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013c4:	4813      	ldr	r0, [pc, #76]	; (8001414 <MX_TIM2_Init+0x94>)
 80013c6:	f003 f830 	bl	800442a <HAL_TIM_Base_Init>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80013d0:	f000 fb1e 	bl	8001a10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013d8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013da:	f107 0308 	add.w	r3, r7, #8
 80013de:	4619      	mov	r1, r3
 80013e0:	480c      	ldr	r0, [pc, #48]	; (8001414 <MX_TIM2_Init+0x94>)
 80013e2:	f003 fd7b 	bl	8004edc <HAL_TIM_ConfigClockSource>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80013ec:	f000 fb10 	bl	8001a10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80013f0:	2320      	movs	r3, #32
 80013f2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013f4:	2300      	movs	r3, #0
 80013f6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013f8:	463b      	mov	r3, r7
 80013fa:	4619      	mov	r1, r3
 80013fc:	4805      	ldr	r0, [pc, #20]	; (8001414 <MX_TIM2_Init+0x94>)
 80013fe:	f004 faf3 	bl	80059e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001408:	f000 fb02 	bl	8001a10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800140c:	bf00      	nop
 800140e:	3718      	adds	r7, #24
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	20000394 	.word	0x20000394

08001418 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b08c      	sub	sp, #48	; 0x30
 800141c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800141e:	f107 030c 	add.w	r3, r7, #12
 8001422:	2224      	movs	r2, #36	; 0x24
 8001424:	2100      	movs	r1, #0
 8001426:	4618      	mov	r0, r3
 8001428:	f004 ff8a 	bl	8006340 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800142c:	1d3b      	adds	r3, r7, #4
 800142e:	2200      	movs	r2, #0
 8001430:	601a      	str	r2, [r3, #0]
 8001432:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001434:	4b20      	ldr	r3, [pc, #128]	; (80014b8 <MX_TIM3_Init+0xa0>)
 8001436:	4a21      	ldr	r2, [pc, #132]	; (80014bc <MX_TIM3_Init+0xa4>)
 8001438:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800143a:	4b1f      	ldr	r3, [pc, #124]	; (80014b8 <MX_TIM3_Init+0xa0>)
 800143c:	2200      	movs	r2, #0
 800143e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001440:	4b1d      	ldr	r3, [pc, #116]	; (80014b8 <MX_TIM3_Init+0xa0>)
 8001442:	2200      	movs	r2, #0
 8001444:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001446:	4b1c      	ldr	r3, [pc, #112]	; (80014b8 <MX_TIM3_Init+0xa0>)
 8001448:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800144c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800144e:	4b1a      	ldr	r3, [pc, #104]	; (80014b8 <MX_TIM3_Init+0xa0>)
 8001450:	2200      	movs	r2, #0
 8001452:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001454:	4b18      	ldr	r3, [pc, #96]	; (80014b8 <MX_TIM3_Init+0xa0>)
 8001456:	2200      	movs	r2, #0
 8001458:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800145a:	2301      	movs	r3, #1
 800145c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800145e:	2300      	movs	r3, #0
 8001460:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001462:	2301      	movs	r3, #1
 8001464:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001466:	2300      	movs	r3, #0
 8001468:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800146a:	2300      	movs	r3, #0
 800146c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800146e:	2300      	movs	r3, #0
 8001470:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001472:	2301      	movs	r3, #1
 8001474:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001476:	2300      	movs	r3, #0
 8001478:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800147a:	2300      	movs	r3, #0
 800147c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800147e:	f107 030c 	add.w	r3, r7, #12
 8001482:	4619      	mov	r1, r3
 8001484:	480c      	ldr	r0, [pc, #48]	; (80014b8 <MX_TIM3_Init+0xa0>)
 8001486:	f003 fa97 	bl	80049b8 <HAL_TIM_Encoder_Init>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001490:	f000 fabe 	bl	8001a10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001494:	2300      	movs	r3, #0
 8001496:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001498:	2300      	movs	r3, #0
 800149a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800149c:	1d3b      	adds	r3, r7, #4
 800149e:	4619      	mov	r1, r3
 80014a0:	4805      	ldr	r0, [pc, #20]	; (80014b8 <MX_TIM3_Init+0xa0>)
 80014a2:	f004 faa1 	bl	80059e8 <HAL_TIMEx_MasterConfigSynchronization>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80014ac:	f000 fab0 	bl	8001a10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80014b0:	bf00      	nop
 80014b2:	3730      	adds	r7, #48	; 0x30
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	200003dc 	.word	0x200003dc
 80014bc:	40000400 	.word	0x40000400

080014c0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b08e      	sub	sp, #56	; 0x38
 80014c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014ca:	2200      	movs	r2, #0
 80014cc:	601a      	str	r2, [r3, #0]
 80014ce:	605a      	str	r2, [r3, #4]
 80014d0:	609a      	str	r2, [r3, #8]
 80014d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014d4:	f107 0320 	add.w	r3, r7, #32
 80014d8:	2200      	movs	r2, #0
 80014da:	601a      	str	r2, [r3, #0]
 80014dc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014de:	1d3b      	adds	r3, r7, #4
 80014e0:	2200      	movs	r2, #0
 80014e2:	601a      	str	r2, [r3, #0]
 80014e4:	605a      	str	r2, [r3, #4]
 80014e6:	609a      	str	r2, [r3, #8]
 80014e8:	60da      	str	r2, [r3, #12]
 80014ea:	611a      	str	r2, [r3, #16]
 80014ec:	615a      	str	r2, [r3, #20]
 80014ee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80014f0:	4b33      	ldr	r3, [pc, #204]	; (80015c0 <MX_TIM4_Init+0x100>)
 80014f2:	4a34      	ldr	r2, [pc, #208]	; (80015c4 <MX_TIM4_Init+0x104>)
 80014f4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 99;
 80014f6:	4b32      	ldr	r3, [pc, #200]	; (80015c0 <MX_TIM4_Init+0x100>)
 80014f8:	2263      	movs	r2, #99	; 0x63
 80014fa:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014fc:	4b30      	ldr	r3, [pc, #192]	; (80015c0 <MX_TIM4_Init+0x100>)
 80014fe:	2200      	movs	r2, #0
 8001500:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8001502:	4b2f      	ldr	r3, [pc, #188]	; (80015c0 <MX_TIM4_Init+0x100>)
 8001504:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001508:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800150a:	4b2d      	ldr	r3, [pc, #180]	; (80015c0 <MX_TIM4_Init+0x100>)
 800150c:	2200      	movs	r2, #0
 800150e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001510:	4b2b      	ldr	r3, [pc, #172]	; (80015c0 <MX_TIM4_Init+0x100>)
 8001512:	2200      	movs	r2, #0
 8001514:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001516:	482a      	ldr	r0, [pc, #168]	; (80015c0 <MX_TIM4_Init+0x100>)
 8001518:	f002 ff87 	bl	800442a <HAL_TIM_Base_Init>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001522:	f000 fa75 	bl	8001a10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001526:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800152a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800152c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001530:	4619      	mov	r1, r3
 8001532:	4823      	ldr	r0, [pc, #140]	; (80015c0 <MX_TIM4_Init+0x100>)
 8001534:	f003 fcd2 	bl	8004edc <HAL_TIM_ConfigClockSource>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800153e:	f000 fa67 	bl	8001a10 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001542:	481f      	ldr	r0, [pc, #124]	; (80015c0 <MX_TIM4_Init+0x100>)
 8001544:	f003 f81a 	bl	800457c <HAL_TIM_PWM_Init>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800154e:	f000 fa5f 	bl	8001a10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001552:	2300      	movs	r3, #0
 8001554:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001556:	2300      	movs	r3, #0
 8001558:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800155a:	f107 0320 	add.w	r3, r7, #32
 800155e:	4619      	mov	r1, r3
 8001560:	4817      	ldr	r0, [pc, #92]	; (80015c0 <MX_TIM4_Init+0x100>)
 8001562:	f004 fa41 	bl	80059e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 800156c:	f000 fa50 	bl	8001a10 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001570:	2360      	movs	r3, #96	; 0x60
 8001572:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 200;
 8001574:	23c8      	movs	r3, #200	; 0xc8
 8001576:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001578:	2300      	movs	r3, #0
 800157a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 800157c:	2304      	movs	r3, #4
 800157e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001580:	1d3b      	adds	r3, r7, #4
 8001582:	2200      	movs	r2, #0
 8001584:	4619      	mov	r1, r3
 8001586:	480e      	ldr	r0, [pc, #56]	; (80015c0 <MX_TIM4_Init+0x100>)
 8001588:	f003 fbe6 	bl	8004d58 <HAL_TIM_PWM_ConfigChannel>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001592:	f000 fa3d 	bl	8001a10 <Error_Handler>
  }
  sConfigOC.Pulse = 500;
 8001596:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800159a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800159c:	1d3b      	adds	r3, r7, #4
 800159e:	2204      	movs	r2, #4
 80015a0:	4619      	mov	r1, r3
 80015a2:	4807      	ldr	r0, [pc, #28]	; (80015c0 <MX_TIM4_Init+0x100>)
 80015a4:	f003 fbd8 	bl	8004d58 <HAL_TIM_PWM_ConfigChannel>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <MX_TIM4_Init+0xf2>
  {
    Error_Handler();
 80015ae:	f000 fa2f 	bl	8001a10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80015b2:	4803      	ldr	r0, [pc, #12]	; (80015c0 <MX_TIM4_Init+0x100>)
 80015b4:	f000 fc26 	bl	8001e04 <HAL_TIM_MspPostInit>

}
 80015b8:	bf00      	nop
 80015ba:	3738      	adds	r7, #56	; 0x38
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	20000424 	.word	0x20000424
 80015c4:	40000800 	.word	0x40000800

080015c8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b08c      	sub	sp, #48	; 0x30
 80015cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80015ce:	f107 031c 	add.w	r3, r7, #28
 80015d2:	2200      	movs	r2, #0
 80015d4:	601a      	str	r2, [r3, #0]
 80015d6:	605a      	str	r2, [r3, #4]
 80015d8:	609a      	str	r2, [r3, #8]
 80015da:	60da      	str	r2, [r3, #12]
 80015dc:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80015de:	f107 030c 	add.w	r3, r7, #12
 80015e2:	2200      	movs	r2, #0
 80015e4:	601a      	str	r2, [r3, #0]
 80015e6:	605a      	str	r2, [r3, #4]
 80015e8:	609a      	str	r2, [r3, #8]
 80015ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015ec:	1d3b      	adds	r3, r7, #4
 80015ee:	2200      	movs	r2, #0
 80015f0:	601a      	str	r2, [r3, #0]
 80015f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80015f4:	4b32      	ldr	r3, [pc, #200]	; (80016c0 <MX_TIM5_Init+0xf8>)
 80015f6:	4a33      	ldr	r2, [pc, #204]	; (80016c4 <MX_TIM5_Init+0xfc>)
 80015f8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80015fa:	4b31      	ldr	r3, [pc, #196]	; (80016c0 <MX_TIM5_Init+0xf8>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001600:	4b2f      	ldr	r3, [pc, #188]	; (80016c0 <MX_TIM5_Init+0xf8>)
 8001602:	2200      	movs	r2, #0
 8001604:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001606:	4b2e      	ldr	r3, [pc, #184]	; (80016c0 <MX_TIM5_Init+0xf8>)
 8001608:	f04f 32ff 	mov.w	r2, #4294967295
 800160c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800160e:	4b2c      	ldr	r3, [pc, #176]	; (80016c0 <MX_TIM5_Init+0xf8>)
 8001610:	2200      	movs	r2, #0
 8001612:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001614:	4b2a      	ldr	r3, [pc, #168]	; (80016c0 <MX_TIM5_Init+0xf8>)
 8001616:	2200      	movs	r2, #0
 8001618:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 800161a:	4829      	ldr	r0, [pc, #164]	; (80016c0 <MX_TIM5_Init+0xf8>)
 800161c:	f003 f8ae 	bl	800477c <HAL_TIM_IC_Init>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_TIM5_Init+0x62>
  {
    Error_Handler();
 8001626:	f000 f9f3 	bl	8001a10 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800162a:	2304      	movs	r3, #4
 800162c:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800162e:	2350      	movs	r3, #80	; 0x50
 8001630:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001632:	2300      	movs	r3, #0
 8001634:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8001636:	2300      	movs	r3, #0
 8001638:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 800163a:	2300      	movs	r3, #0
 800163c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 800163e:	f107 031c 	add.w	r3, r7, #28
 8001642:	4619      	mov	r1, r3
 8001644:	481e      	ldr	r0, [pc, #120]	; (80016c0 <MX_TIM5_Init+0xf8>)
 8001646:	f003 fd10 	bl	800506a <HAL_TIM_SlaveConfigSynchro>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001650:	f000 f9de 	bl	8001a10 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001654:	2300      	movs	r3, #0
 8001656:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001658:	2301      	movs	r3, #1
 800165a:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800165c:	2300      	movs	r3, #0
 800165e:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8001660:	2300      	movs	r3, #0
 8001662:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001664:	f107 030c 	add.w	r3, r7, #12
 8001668:	2200      	movs	r2, #0
 800166a:	4619      	mov	r1, r3
 800166c:	4814      	ldr	r0, [pc, #80]	; (80016c0 <MX_TIM5_Init+0xf8>)
 800166e:	f003 fad7 	bl	8004c20 <HAL_TIM_IC_ConfigChannel>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <MX_TIM5_Init+0xb4>
  {
    Error_Handler();
 8001678:	f000 f9ca 	bl	8001a10 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800167c:	2302      	movs	r3, #2
 800167e:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001680:	2302      	movs	r3, #2
 8001682:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001684:	f107 030c 	add.w	r3, r7, #12
 8001688:	2204      	movs	r2, #4
 800168a:	4619      	mov	r1, r3
 800168c:	480c      	ldr	r0, [pc, #48]	; (80016c0 <MX_TIM5_Init+0xf8>)
 800168e:	f003 fac7 	bl	8004c20 <HAL_TIM_IC_ConfigChannel>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_TIM5_Init+0xd4>
  {
    Error_Handler();
 8001698:	f000 f9ba 	bl	8001a10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800169c:	2300      	movs	r3, #0
 800169e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016a0:	2300      	movs	r3, #0
 80016a2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80016a4:	1d3b      	adds	r3, r7, #4
 80016a6:	4619      	mov	r1, r3
 80016a8:	4805      	ldr	r0, [pc, #20]	; (80016c0 <MX_TIM5_Init+0xf8>)
 80016aa:	f004 f99d 	bl	80059e8 <HAL_TIMEx_MasterConfigSynchronization>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_TIM5_Init+0xf0>
  {
    Error_Handler();
 80016b4:	f000 f9ac 	bl	8001a10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80016b8:	bf00      	nop
 80016ba:	3730      	adds	r7, #48	; 0x30
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	2000046c 	.word	0x2000046c
 80016c4:	40000c00 	.word	0x40000c00

080016c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016cc:	4b11      	ldr	r3, [pc, #68]	; (8001714 <MX_USART2_UART_Init+0x4c>)
 80016ce:	4a12      	ldr	r2, [pc, #72]	; (8001718 <MX_USART2_UART_Init+0x50>)
 80016d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80016d2:	4b10      	ldr	r3, [pc, #64]	; (8001714 <MX_USART2_UART_Init+0x4c>)
 80016d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016da:	4b0e      	ldr	r3, [pc, #56]	; (8001714 <MX_USART2_UART_Init+0x4c>)
 80016dc:	2200      	movs	r2, #0
 80016de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016e0:	4b0c      	ldr	r3, [pc, #48]	; (8001714 <MX_USART2_UART_Init+0x4c>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016e6:	4b0b      	ldr	r3, [pc, #44]	; (8001714 <MX_USART2_UART_Init+0x4c>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016ec:	4b09      	ldr	r3, [pc, #36]	; (8001714 <MX_USART2_UART_Init+0x4c>)
 80016ee:	220c      	movs	r2, #12
 80016f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016f2:	4b08      	ldr	r3, [pc, #32]	; (8001714 <MX_USART2_UART_Init+0x4c>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016f8:	4b06      	ldr	r3, [pc, #24]	; (8001714 <MX_USART2_UART_Init+0x4c>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016fe:	4805      	ldr	r0, [pc, #20]	; (8001714 <MX_USART2_UART_Init+0x4c>)
 8001700:	f004 fa32 	bl	8005b68 <HAL_UART_Init>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800170a:	f000 f981 	bl	8001a10 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800170e:	bf00      	nop
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	200004b4 	.word	0x200004b4
 8001718:	40004400 	.word	0x40004400

0800171c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001722:	2300      	movs	r3, #0
 8001724:	607b      	str	r3, [r7, #4]
 8001726:	4b0c      	ldr	r3, [pc, #48]	; (8001758 <MX_DMA_Init+0x3c>)
 8001728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172a:	4a0b      	ldr	r2, [pc, #44]	; (8001758 <MX_DMA_Init+0x3c>)
 800172c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001730:	6313      	str	r3, [r2, #48]	; 0x30
 8001732:	4b09      	ldr	r3, [pc, #36]	; (8001758 <MX_DMA_Init+0x3c>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001736:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800173a:	607b      	str	r3, [r7, #4]
 800173c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 800173e:	2200      	movs	r2, #0
 8001740:	2100      	movs	r1, #0
 8001742:	203c      	movs	r0, #60	; 0x3c
 8001744:	f001 fa95 	bl	8002c72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8001748:	203c      	movs	r0, #60	; 0x3c
 800174a:	f001 faae 	bl	8002caa <HAL_NVIC_EnableIRQ>

}
 800174e:	bf00      	nop
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	40023800 	.word	0x40023800

0800175c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b08a      	sub	sp, #40	; 0x28
 8001760:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001762:	f107 0314 	add.w	r3, r7, #20
 8001766:	2200      	movs	r2, #0
 8001768:	601a      	str	r2, [r3, #0]
 800176a:	605a      	str	r2, [r3, #4]
 800176c:	609a      	str	r2, [r3, #8]
 800176e:	60da      	str	r2, [r3, #12]
 8001770:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001772:	2300      	movs	r3, #0
 8001774:	613b      	str	r3, [r7, #16]
 8001776:	4b42      	ldr	r3, [pc, #264]	; (8001880 <MX_GPIO_Init+0x124>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177a:	4a41      	ldr	r2, [pc, #260]	; (8001880 <MX_GPIO_Init+0x124>)
 800177c:	f043 0304 	orr.w	r3, r3, #4
 8001780:	6313      	str	r3, [r2, #48]	; 0x30
 8001782:	4b3f      	ldr	r3, [pc, #252]	; (8001880 <MX_GPIO_Init+0x124>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001786:	f003 0304 	and.w	r3, r3, #4
 800178a:	613b      	str	r3, [r7, #16]
 800178c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800178e:	2300      	movs	r3, #0
 8001790:	60fb      	str	r3, [r7, #12]
 8001792:	4b3b      	ldr	r3, [pc, #236]	; (8001880 <MX_GPIO_Init+0x124>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001796:	4a3a      	ldr	r2, [pc, #232]	; (8001880 <MX_GPIO_Init+0x124>)
 8001798:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800179c:	6313      	str	r3, [r2, #48]	; 0x30
 800179e:	4b38      	ldr	r3, [pc, #224]	; (8001880 <MX_GPIO_Init+0x124>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017a6:	60fb      	str	r3, [r7, #12]
 80017a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017aa:	2300      	movs	r3, #0
 80017ac:	60bb      	str	r3, [r7, #8]
 80017ae:	4b34      	ldr	r3, [pc, #208]	; (8001880 <MX_GPIO_Init+0x124>)
 80017b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b2:	4a33      	ldr	r2, [pc, #204]	; (8001880 <MX_GPIO_Init+0x124>)
 80017b4:	f043 0301 	orr.w	r3, r3, #1
 80017b8:	6313      	str	r3, [r2, #48]	; 0x30
 80017ba:	4b31      	ldr	r3, [pc, #196]	; (8001880 <MX_GPIO_Init+0x124>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017be:	f003 0301 	and.w	r3, r3, #1
 80017c2:	60bb      	str	r3, [r7, #8]
 80017c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017c6:	2300      	movs	r3, #0
 80017c8:	607b      	str	r3, [r7, #4]
 80017ca:	4b2d      	ldr	r3, [pc, #180]	; (8001880 <MX_GPIO_Init+0x124>)
 80017cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ce:	4a2c      	ldr	r2, [pc, #176]	; (8001880 <MX_GPIO_Init+0x124>)
 80017d0:	f043 0308 	orr.w	r3, r3, #8
 80017d4:	6313      	str	r3, [r2, #48]	; 0x30
 80017d6:	4b2a      	ldr	r3, [pc, #168]	; (8001880 <MX_GPIO_Init+0x124>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017da:	f003 0308 	and.w	r3, r3, #8
 80017de:	607b      	str	r3, [r7, #4]
 80017e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017e2:	2300      	movs	r3, #0
 80017e4:	603b      	str	r3, [r7, #0]
 80017e6:	4b26      	ldr	r3, [pc, #152]	; (8001880 <MX_GPIO_Init+0x124>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ea:	4a25      	ldr	r2, [pc, #148]	; (8001880 <MX_GPIO_Init+0x124>)
 80017ec:	f043 0302 	orr.w	r3, r3, #2
 80017f0:	6313      	str	r3, [r2, #48]	; 0x30
 80017f2:	4b23      	ldr	r3, [pc, #140]	; (8001880 <MX_GPIO_Init+0x124>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f6:	f003 0302 	and.w	r3, r3, #2
 80017fa:	603b      	str	r3, [r7, #0]
 80017fc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80017fe:	2200      	movs	r2, #0
 8001800:	2120      	movs	r1, #32
 8001802:	4820      	ldr	r0, [pc, #128]	; (8001884 <MX_GPIO_Init+0x128>)
 8001804:	f001 ff60 	bl	80036c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
 8001808:	2201      	movs	r2, #1
 800180a:	2104      	movs	r1, #4
 800180c:	481e      	ldr	r0, [pc, #120]	; (8001888 <MX_GPIO_Init+0x12c>)
 800180e:	f001 ff5b 	bl	80036c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001812:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001816:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001818:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800181c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181e:	2300      	movs	r3, #0
 8001820:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001822:	f107 0314 	add.w	r3, r7, #20
 8001826:	4619      	mov	r1, r3
 8001828:	4818      	ldr	r0, [pc, #96]	; (800188c <MX_GPIO_Init+0x130>)
 800182a:	f001 fdc9 	bl	80033c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800182e:	2320      	movs	r3, #32
 8001830:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001832:	2301      	movs	r3, #1
 8001834:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001836:	2300      	movs	r3, #0
 8001838:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800183a:	2300      	movs	r3, #0
 800183c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800183e:	f107 0314 	add.w	r3, r7, #20
 8001842:	4619      	mov	r1, r3
 8001844:	480f      	ldr	r0, [pc, #60]	; (8001884 <MX_GPIO_Init+0x128>)
 8001846:	f001 fdbb 	bl	80033c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800184a:	2304      	movs	r3, #4
 800184c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800184e:	2301      	movs	r3, #1
 8001850:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001852:	2300      	movs	r3, #0
 8001854:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001856:	2300      	movs	r3, #0
 8001858:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800185a:	f107 0314 	add.w	r3, r7, #20
 800185e:	4619      	mov	r1, r3
 8001860:	4809      	ldr	r0, [pc, #36]	; (8001888 <MX_GPIO_Init+0x12c>)
 8001862:	f001 fdad 	bl	80033c0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001866:	2200      	movs	r2, #0
 8001868:	2100      	movs	r1, #0
 800186a:	2028      	movs	r0, #40	; 0x28
 800186c:	f001 fa01 	bl	8002c72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001870:	2028      	movs	r0, #40	; 0x28
 8001872:	f001 fa1a 	bl	8002caa <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001876:	bf00      	nop
 8001878:	3728      	adds	r7, #40	; 0x28
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	40023800 	.word	0x40023800
 8001884:	40020000 	.word	0x40020000
 8001888:	40020c00 	.word	0x40020c00
 800188c:	40020800 	.word	0x40020800

08001890 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001890:	b590      	push	{r4, r7, lr}
 8001892:	b085      	sub	sp, #20
 8001894:	af02      	add	r7, sp, #8
 8001896:	4603      	mov	r3, r0
 8001898:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_13){
 800189a:	88fb      	ldrh	r3, [r7, #6]
 800189c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80018a0:	f040 809b 	bne.w	80019da <HAL_GPIO_EXTI_Callback+0x14a>
		/* Require 100 -10K Hz -> pscl = 100 1000 10000
		 * duty [0, 100] %
		 * multiply by 10 i = (i << 3) + (i << 1);
		 */

		prand.duty = ((prand.duty + 10 + HAL_GetTick()) % 88) + 5;
 80018a4:	4b52      	ldr	r3, [pc, #328]	; (80019f0 <HAL_GPIO_EXTI_Callback+0x160>)
 80018a6:	885b      	ldrh	r3, [r3, #2]
 80018a8:	461c      	mov	r4, r3
 80018aa:	f000 fcf9 	bl	80022a0 <HAL_GetTick>
 80018ae:	4603      	mov	r3, r0
 80018b0:	4423      	add	r3, r4
 80018b2:	f103 020a 	add.w	r2, r3, #10
 80018b6:	4b4f      	ldr	r3, [pc, #316]	; (80019f4 <HAL_GPIO_EXTI_Callback+0x164>)
 80018b8:	fba3 1302 	umull	r1, r3, r3, r2
 80018bc:	099b      	lsrs	r3, r3, #6
 80018be:	2158      	movs	r1, #88	; 0x58
 80018c0:	fb01 f303 	mul.w	r3, r1, r3
 80018c4:	1ad3      	subs	r3, r2, r3
 80018c6:	b29b      	uxth	r3, r3
 80018c8:	3305      	adds	r3, #5
 80018ca:	b29a      	uxth	r2, r3
 80018cc:	4b48      	ldr	r3, [pc, #288]	; (80019f0 <HAL_GPIO_EXTI_Callback+0x160>)
 80018ce:	805a      	strh	r2, [r3, #2]

		////
		//prand.upp = ((HAL_GetTick() & 0xFF) % 3);
		//prand.fq = (uint)((((pow(10, prand.upp)) * prand.duty * prand.upp) % 100 * 100) % 10000);

		prand.upp = ((HAL_GetTick() & 0xFF) + prand.duty + prand.upp + TIM4->CNT) % 100; //random 1-100
 80018d0:	f000 fce6 	bl	80022a0 <HAL_GetTick>
 80018d4:	4603      	mov	r3, r0
 80018d6:	b2db      	uxtb	r3, r3
 80018d8:	4a45      	ldr	r2, [pc, #276]	; (80019f0 <HAL_GPIO_EXTI_Callback+0x160>)
 80018da:	8852      	ldrh	r2, [r2, #2]
 80018dc:	4413      	add	r3, r2
 80018de:	4a44      	ldr	r2, [pc, #272]	; (80019f0 <HAL_GPIO_EXTI_Callback+0x160>)
 80018e0:	7992      	ldrb	r2, [r2, #6]
 80018e2:	441a      	add	r2, r3
 80018e4:	4b44      	ldr	r3, [pc, #272]	; (80019f8 <HAL_GPIO_EXTI_Callback+0x168>)
 80018e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018e8:	441a      	add	r2, r3
 80018ea:	4b44      	ldr	r3, [pc, #272]	; (80019fc <HAL_GPIO_EXTI_Callback+0x16c>)
 80018ec:	fba3 1302 	umull	r1, r3, r3, r2
 80018f0:	095b      	lsrs	r3, r3, #5
 80018f2:	2164      	movs	r1, #100	; 0x64
 80018f4:	fb01 f303 	mul.w	r3, r1, r3
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	b2da      	uxtb	r2, r3
 80018fc:	4b3c      	ldr	r3, [pc, #240]	; (80019f0 <HAL_GPIO_EXTI_Callback+0x160>)
 80018fe:	719a      	strb	r2, [r3, #6]
		prand.fq = 100 * prand.upp;
 8001900:	4b3b      	ldr	r3, [pc, #236]	; (80019f0 <HAL_GPIO_EXTI_Callback+0x160>)
 8001902:	799b      	ldrb	r3, [r3, #6]
 8001904:	b29b      	uxth	r3, r3
 8001906:	461a      	mov	r2, r3
 8001908:	0092      	lsls	r2, r2, #2
 800190a:	4413      	add	r3, r2
 800190c:	461a      	mov	r2, r3
 800190e:	0091      	lsls	r1, r2, #2
 8001910:	461a      	mov	r2, r3
 8001912:	460b      	mov	r3, r1
 8001914:	4413      	add	r3, r2
 8001916:	009b      	lsls	r3, r3, #2
 8001918:	b29a      	uxth	r2, r3
 800191a:	4b35      	ldr	r3, [pc, #212]	; (80019f0 <HAL_GPIO_EXTI_Callback+0x160>)
 800191c:	811a      	strh	r2, [r3, #8]

		if(!prand.fq){prand.fq = 1000;}
 800191e:	4b34      	ldr	r3, [pc, #208]	; (80019f0 <HAL_GPIO_EXTI_Callback+0x160>)
 8001920:	891b      	ldrh	r3, [r3, #8]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d103      	bne.n	800192e <HAL_GPIO_EXTI_Callback+0x9e>
 8001926:	4b32      	ldr	r3, [pc, #200]	; (80019f0 <HAL_GPIO_EXTI_Callback+0x160>)
 8001928:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800192c:	811a      	strh	r2, [r3, #8]
		prand.pscl = (uint16_t)(1000000.0 / prand.fq)- 1; // log xpression
 800192e:	4b30      	ldr	r3, [pc, #192]	; (80019f0 <HAL_GPIO_EXTI_Callback+0x160>)
 8001930:	891b      	ldrh	r3, [r3, #8]
 8001932:	4618      	mov	r0, r3
 8001934:	f7fe fdfe 	bl	8000534 <__aeabi_i2d>
 8001938:	4602      	mov	r2, r0
 800193a:	460b      	mov	r3, r1
 800193c:	a12a      	add	r1, pc, #168	; (adr r1, 80019e8 <HAL_GPIO_EXTI_Callback+0x158>)
 800193e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001942:	f7fe ff8b 	bl	800085c <__aeabi_ddiv>
 8001946:	4602      	mov	r2, r0
 8001948:	460b      	mov	r3, r1
 800194a:	4610      	mov	r0, r2
 800194c:	4619      	mov	r1, r3
 800194e:	f7ff f933 	bl	8000bb8 <__aeabi_d2uiz>
 8001952:	4603      	mov	r3, r0
 8001954:	b29b      	uxth	r3, r3
 8001956:	3b01      	subs	r3, #1
 8001958:	b29a      	uxth	r2, r3
 800195a:	4b25      	ldr	r3, [pc, #148]	; (80019f0 <HAL_GPIO_EXTI_Callback+0x160>)
 800195c:	809a      	strh	r2, [r3, #4]
		prand.pulse = (unsigned int)((prand.duty * prand.pscl) / 100.0);
 800195e:	4b24      	ldr	r3, [pc, #144]	; (80019f0 <HAL_GPIO_EXTI_Callback+0x160>)
 8001960:	885b      	ldrh	r3, [r3, #2]
 8001962:	461a      	mov	r2, r3
 8001964:	4b22      	ldr	r3, [pc, #136]	; (80019f0 <HAL_GPIO_EXTI_Callback+0x160>)
 8001966:	889b      	ldrh	r3, [r3, #4]
 8001968:	fb02 f303 	mul.w	r3, r2, r3
 800196c:	4618      	mov	r0, r3
 800196e:	f7fe fde1 	bl	8000534 <__aeabi_i2d>
 8001972:	f04f 0200 	mov.w	r2, #0
 8001976:	4b22      	ldr	r3, [pc, #136]	; (8001a00 <HAL_GPIO_EXTI_Callback+0x170>)
 8001978:	f7fe ff70 	bl	800085c <__aeabi_ddiv>
 800197c:	4602      	mov	r2, r0
 800197e:	460b      	mov	r3, r1
 8001980:	4610      	mov	r0, r2
 8001982:	4619      	mov	r1, r3
 8001984:	f7ff f918 	bl	8000bb8 <__aeabi_d2uiz>
 8001988:	4603      	mov	r3, r0
 800198a:	b29a      	uxth	r2, r3
 800198c:	4b18      	ldr	r3, [pc, #96]	; (80019f0 <HAL_GPIO_EXTI_Callback+0x160>)
 800198e:	801a      	strh	r2, [r3, #0]

		TIM4->CCR1 = prand.pulse;
 8001990:	4b17      	ldr	r3, [pc, #92]	; (80019f0 <HAL_GPIO_EXTI_Callback+0x160>)
 8001992:	881a      	ldrh	r2, [r3, #0]
 8001994:	4b18      	ldr	r3, [pc, #96]	; (80019f8 <HAL_GPIO_EXTI_Callback+0x168>)
 8001996:	635a      	str	r2, [r3, #52]	; 0x34
		TIM4->ARR = prand.pscl;
 8001998:	4b15      	ldr	r3, [pc, #84]	; (80019f0 <HAL_GPIO_EXTI_Callback+0x160>)
 800199a:	889a      	ldrh	r2, [r3, #4]
 800199c:	4b16      	ldr	r3, [pc, #88]	; (80019f8 <HAL_GPIO_EXTI_Callback+0x168>)
 800199e:	62da      	str	r2, [r3, #44]	; 0x2c

		sprintf(uartTXBf, "duty: %d %% ][ FQ: %d Hz _|_ [ PSCL: %d ][ Pulse: %d ]\r\n "
				,prand.duty, prand.fq, prand.pscl, prand.pulse);
 80019a0:	4b13      	ldr	r3, [pc, #76]	; (80019f0 <HAL_GPIO_EXTI_Callback+0x160>)
 80019a2:	885b      	ldrh	r3, [r3, #2]
		sprintf(uartTXBf, "duty: %d %% ][ FQ: %d Hz _|_ [ PSCL: %d ][ Pulse: %d ]\r\n "
 80019a4:	4619      	mov	r1, r3
				,prand.duty, prand.fq, prand.pscl, prand.pulse);
 80019a6:	4b12      	ldr	r3, [pc, #72]	; (80019f0 <HAL_GPIO_EXTI_Callback+0x160>)
 80019a8:	891b      	ldrh	r3, [r3, #8]
		sprintf(uartTXBf, "duty: %d %% ][ FQ: %d Hz _|_ [ PSCL: %d ][ Pulse: %d ]\r\n "
 80019aa:	4618      	mov	r0, r3
				,prand.duty, prand.fq, prand.pscl, prand.pulse);
 80019ac:	4b10      	ldr	r3, [pc, #64]	; (80019f0 <HAL_GPIO_EXTI_Callback+0x160>)
 80019ae:	889b      	ldrh	r3, [r3, #4]
		sprintf(uartTXBf, "duty: %d %% ][ FQ: %d Hz _|_ [ PSCL: %d ][ Pulse: %d ]\r\n "
 80019b0:	461a      	mov	r2, r3
				,prand.duty, prand.fq, prand.pscl, prand.pulse);
 80019b2:	4b0f      	ldr	r3, [pc, #60]	; (80019f0 <HAL_GPIO_EXTI_Callback+0x160>)
 80019b4:	881b      	ldrh	r3, [r3, #0]
		sprintf(uartTXBf, "duty: %d %% ][ FQ: %d Hz _|_ [ PSCL: %d ][ Pulse: %d ]\r\n "
 80019b6:	9301      	str	r3, [sp, #4]
 80019b8:	9200      	str	r2, [sp, #0]
 80019ba:	4603      	mov	r3, r0
 80019bc:	460a      	mov	r2, r1
 80019be:	4911      	ldr	r1, [pc, #68]	; (8001a04 <HAL_GPIO_EXTI_Callback+0x174>)
 80019c0:	4811      	ldr	r0, [pc, #68]	; (8001a08 <HAL_GPIO_EXTI_Callback+0x178>)
 80019c2:	f005 f92f 	bl	8006c24 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)uartTXBf, strlen(uartTXBf),10);
 80019c6:	4810      	ldr	r0, [pc, #64]	; (8001a08 <HAL_GPIO_EXTI_Callback+0x178>)
 80019c8:	f7fe fc0a 	bl	80001e0 <strlen>
 80019cc:	4603      	mov	r3, r0
 80019ce:	b29a      	uxth	r2, r3
 80019d0:	230a      	movs	r3, #10
 80019d2:	490d      	ldr	r1, [pc, #52]	; (8001a08 <HAL_GPIO_EXTI_Callback+0x178>)
 80019d4:	480d      	ldr	r0, [pc, #52]	; (8001a0c <HAL_GPIO_EXTI_Callback+0x17c>)
 80019d6:	f004 f914 	bl	8005c02 <HAL_UART_Transmit>
		flag.motorset++;
		if(flag.motorset >= 2){flag.motorset = 0;}
#endif

	}
}
 80019da:	bf00      	nop
 80019dc:	370c      	adds	r7, #12
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd90      	pop	{r4, r7, pc}
 80019e2:	bf00      	nop
 80019e4:	f3af 8000 	nop.w
 80019e8:	00000000 	.word	0x00000000
 80019ec:	412e8480 	.word	0x412e8480
 80019f0:	2000059c 	.word	0x2000059c
 80019f4:	ba2e8ba3 	.word	0xba2e8ba3
 80019f8:	40000800 	.word	0x40000800
 80019fc:	51eb851f 	.word	0x51eb851f
 8001a00:	40590000 	.word	0x40590000
 8001a04:	080091e4 	.word	0x080091e4
 8001a08:	200004f8 	.word	0x200004f8
 8001a0c:	200004b4 	.word	0x200004b4

08001a10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a14:	b672      	cpsid	i
}
 8001a16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a18:	e7fe      	b.n	8001a18 <Error_Handler+0x8>
	...

08001a1c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a22:	2300      	movs	r3, #0
 8001a24:	607b      	str	r3, [r7, #4]
 8001a26:	4b10      	ldr	r3, [pc, #64]	; (8001a68 <HAL_MspInit+0x4c>)
 8001a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a2a:	4a0f      	ldr	r2, [pc, #60]	; (8001a68 <HAL_MspInit+0x4c>)
 8001a2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a30:	6453      	str	r3, [r2, #68]	; 0x44
 8001a32:	4b0d      	ldr	r3, [pc, #52]	; (8001a68 <HAL_MspInit+0x4c>)
 8001a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a3a:	607b      	str	r3, [r7, #4]
 8001a3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	603b      	str	r3, [r7, #0]
 8001a42:	4b09      	ldr	r3, [pc, #36]	; (8001a68 <HAL_MspInit+0x4c>)
 8001a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a46:	4a08      	ldr	r2, [pc, #32]	; (8001a68 <HAL_MspInit+0x4c>)
 8001a48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a4c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a4e:	4b06      	ldr	r3, [pc, #24]	; (8001a68 <HAL_MspInit+0x4c>)
 8001a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a56:	603b      	str	r3, [r7, #0]
 8001a58:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001a5a:	2007      	movs	r0, #7
 8001a5c:	f001 f8fe 	bl	8002c5c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a60:	bf00      	nop
 8001a62:	3708      	adds	r7, #8
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	40023800 	.word	0x40023800

08001a6c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b084      	sub	sp, #16
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a22      	ldr	r2, [pc, #136]	; (8001b04 <HAL_ADC_MspInit+0x98>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d13d      	bne.n	8001afa <HAL_ADC_MspInit+0x8e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a7e:	2300      	movs	r3, #0
 8001a80:	60fb      	str	r3, [r7, #12]
 8001a82:	4b21      	ldr	r3, [pc, #132]	; (8001b08 <HAL_ADC_MspInit+0x9c>)
 8001a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a86:	4a20      	ldr	r2, [pc, #128]	; (8001b08 <HAL_ADC_MspInit+0x9c>)
 8001a88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a8c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a8e:	4b1e      	ldr	r3, [pc, #120]	; (8001b08 <HAL_ADC_MspInit+0x9c>)
 8001a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a96:	60fb      	str	r3, [r7, #12]
 8001a98:	68fb      	ldr	r3, [r7, #12]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream4;
 8001a9a:	4b1c      	ldr	r3, [pc, #112]	; (8001b0c <HAL_ADC_MspInit+0xa0>)
 8001a9c:	4a1c      	ldr	r2, [pc, #112]	; (8001b10 <HAL_ADC_MspInit+0xa4>)
 8001a9e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001aa0:	4b1a      	ldr	r3, [pc, #104]	; (8001b0c <HAL_ADC_MspInit+0xa0>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001aa6:	4b19      	ldr	r3, [pc, #100]	; (8001b0c <HAL_ADC_MspInit+0xa0>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001aac:	4b17      	ldr	r3, [pc, #92]	; (8001b0c <HAL_ADC_MspInit+0xa0>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001ab2:	4b16      	ldr	r3, [pc, #88]	; (8001b0c <HAL_ADC_MspInit+0xa0>)
 8001ab4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ab8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001aba:	4b14      	ldr	r3, [pc, #80]	; (8001b0c <HAL_ADC_MspInit+0xa0>)
 8001abc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001ac0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001ac2:	4b12      	ldr	r3, [pc, #72]	; (8001b0c <HAL_ADC_MspInit+0xa0>)
 8001ac4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ac8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001aca:	4b10      	ldr	r3, [pc, #64]	; (8001b0c <HAL_ADC_MspInit+0xa0>)
 8001acc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ad0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001ad2:	4b0e      	ldr	r3, [pc, #56]	; (8001b0c <HAL_ADC_MspInit+0xa0>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ad8:	4b0c      	ldr	r3, [pc, #48]	; (8001b0c <HAL_ADC_MspInit+0xa0>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001ade:	480b      	ldr	r0, [pc, #44]	; (8001b0c <HAL_ADC_MspInit+0xa0>)
 8001ae0:	f001 f8fe 	bl	8002ce0 <HAL_DMA_Init>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <HAL_ADC_MspInit+0x82>
    {
      Error_Handler();
 8001aea:	f7ff ff91 	bl	8001a10 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	4a06      	ldr	r2, [pc, #24]	; (8001b0c <HAL_ADC_MspInit+0xa0>)
 8001af2:	639a      	str	r2, [r3, #56]	; 0x38
 8001af4:	4a05      	ldr	r2, [pc, #20]	; (8001b0c <HAL_ADC_MspInit+0xa0>)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001afa:	bf00      	nop
 8001afc:	3710      	adds	r7, #16
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40012000 	.word	0x40012000
 8001b08:	40023800 	.word	0x40023800
 8001b0c:	20000240 	.word	0x20000240
 8001b10:	40026470 	.word	0x40026470

08001b14 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b08a      	sub	sp, #40	; 0x28
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b1c:	f107 0314 	add.w	r3, r7, #20
 8001b20:	2200      	movs	r2, #0
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	605a      	str	r2, [r3, #4]
 8001b26:	609a      	str	r2, [r3, #8]
 8001b28:	60da      	str	r2, [r3, #12]
 8001b2a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a19      	ldr	r2, [pc, #100]	; (8001b98 <HAL_I2C_MspInit+0x84>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d12c      	bne.n	8001b90 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b36:	2300      	movs	r3, #0
 8001b38:	613b      	str	r3, [r7, #16]
 8001b3a:	4b18      	ldr	r3, [pc, #96]	; (8001b9c <HAL_I2C_MspInit+0x88>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3e:	4a17      	ldr	r2, [pc, #92]	; (8001b9c <HAL_I2C_MspInit+0x88>)
 8001b40:	f043 0302 	orr.w	r3, r3, #2
 8001b44:	6313      	str	r3, [r2, #48]	; 0x30
 8001b46:	4b15      	ldr	r3, [pc, #84]	; (8001b9c <HAL_I2C_MspInit+0x88>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4a:	f003 0302 	and.w	r3, r3, #2
 8001b4e:	613b      	str	r3, [r7, #16]
 8001b50:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001b52:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001b56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b58:	2312      	movs	r3, #18
 8001b5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b60:	2303      	movs	r3, #3
 8001b62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b64:	2304      	movs	r3, #4
 8001b66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b68:	f107 0314 	add.w	r3, r7, #20
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	480c      	ldr	r0, [pc, #48]	; (8001ba0 <HAL_I2C_MspInit+0x8c>)
 8001b70:	f001 fc26 	bl	80033c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b74:	2300      	movs	r3, #0
 8001b76:	60fb      	str	r3, [r7, #12]
 8001b78:	4b08      	ldr	r3, [pc, #32]	; (8001b9c <HAL_I2C_MspInit+0x88>)
 8001b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7c:	4a07      	ldr	r2, [pc, #28]	; (8001b9c <HAL_I2C_MspInit+0x88>)
 8001b7e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b82:	6413      	str	r3, [r2, #64]	; 0x40
 8001b84:	4b05      	ldr	r3, [pc, #20]	; (8001b9c <HAL_I2C_MspInit+0x88>)
 8001b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b8c:	60fb      	str	r3, [r7, #12]
 8001b8e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001b90:	bf00      	nop
 8001b92:	3728      	adds	r7, #40	; 0x28
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	40005400 	.word	0x40005400
 8001b9c:	40023800 	.word	0x40023800
 8001ba0:	40020400 	.word	0x40020400

08001ba4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b08a      	sub	sp, #40	; 0x28
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bac:	f107 0314 	add.w	r3, r7, #20
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	601a      	str	r2, [r3, #0]
 8001bb4:	605a      	str	r2, [r3, #4]
 8001bb6:	609a      	str	r2, [r3, #8]
 8001bb8:	60da      	str	r2, [r3, #12]
 8001bba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a19      	ldr	r2, [pc, #100]	; (8001c28 <HAL_SPI_MspInit+0x84>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d12c      	bne.n	8001c20 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	613b      	str	r3, [r7, #16]
 8001bca:	4b18      	ldr	r3, [pc, #96]	; (8001c2c <HAL_SPI_MspInit+0x88>)
 8001bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bce:	4a17      	ldr	r2, [pc, #92]	; (8001c2c <HAL_SPI_MspInit+0x88>)
 8001bd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001bd4:	6413      	str	r3, [r2, #64]	; 0x40
 8001bd6:	4b15      	ldr	r3, [pc, #84]	; (8001c2c <HAL_SPI_MspInit+0x88>)
 8001bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bda:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001bde:	613b      	str	r3, [r7, #16]
 8001be0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001be2:	2300      	movs	r3, #0
 8001be4:	60fb      	str	r3, [r7, #12]
 8001be6:	4b11      	ldr	r3, [pc, #68]	; (8001c2c <HAL_SPI_MspInit+0x88>)
 8001be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bea:	4a10      	ldr	r2, [pc, #64]	; (8001c2c <HAL_SPI_MspInit+0x88>)
 8001bec:	f043 0304 	orr.w	r3, r3, #4
 8001bf0:	6313      	str	r3, [r2, #48]	; 0x30
 8001bf2:	4b0e      	ldr	r3, [pc, #56]	; (8001c2c <HAL_SPI_MspInit+0x88>)
 8001bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf6:	f003 0304 	and.w	r3, r3, #4
 8001bfa:	60fb      	str	r3, [r7, #12]
 8001bfc:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001bfe:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001c02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c04:	2302      	movs	r3, #2
 8001c06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c0c:	2303      	movs	r3, #3
 8001c0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001c10:	2306      	movs	r3, #6
 8001c12:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c14:	f107 0314 	add.w	r3, r7, #20
 8001c18:	4619      	mov	r1, r3
 8001c1a:	4805      	ldr	r0, [pc, #20]	; (8001c30 <HAL_SPI_MspInit+0x8c>)
 8001c1c:	f001 fbd0 	bl	80033c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001c20:	bf00      	nop
 8001c22:	3728      	adds	r7, #40	; 0x28
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	40003c00 	.word	0x40003c00
 8001c2c:	40023800 	.word	0x40023800
 8001c30:	40020800 	.word	0x40020800

08001c34 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b085      	sub	sp, #20
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a0b      	ldr	r2, [pc, #44]	; (8001c70 <HAL_TIM_PWM_MspInit+0x3c>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d10d      	bne.n	8001c62 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c46:	2300      	movs	r3, #0
 8001c48:	60fb      	str	r3, [r7, #12]
 8001c4a:	4b0a      	ldr	r3, [pc, #40]	; (8001c74 <HAL_TIM_PWM_MspInit+0x40>)
 8001c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c4e:	4a09      	ldr	r2, [pc, #36]	; (8001c74 <HAL_TIM_PWM_MspInit+0x40>)
 8001c50:	f043 0301 	orr.w	r3, r3, #1
 8001c54:	6453      	str	r3, [r2, #68]	; 0x44
 8001c56:	4b07      	ldr	r3, [pc, #28]	; (8001c74 <HAL_TIM_PWM_MspInit+0x40>)
 8001c58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c5a:	f003 0301 	and.w	r3, r3, #1
 8001c5e:	60fb      	str	r3, [r7, #12]
 8001c60:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001c62:	bf00      	nop
 8001c64:	3714      	adds	r7, #20
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	40010000 	.word	0x40010000
 8001c74:	40023800 	.word	0x40023800

08001c78 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b085      	sub	sp, #20
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c88:	d10e      	bne.n	8001ca8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	60fb      	str	r3, [r7, #12]
 8001c8e:	4b13      	ldr	r3, [pc, #76]	; (8001cdc <HAL_TIM_Base_MspInit+0x64>)
 8001c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c92:	4a12      	ldr	r2, [pc, #72]	; (8001cdc <HAL_TIM_Base_MspInit+0x64>)
 8001c94:	f043 0301 	orr.w	r3, r3, #1
 8001c98:	6413      	str	r3, [r2, #64]	; 0x40
 8001c9a:	4b10      	ldr	r3, [pc, #64]	; (8001cdc <HAL_TIM_Base_MspInit+0x64>)
 8001c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9e:	f003 0301 	and.w	r3, r3, #1
 8001ca2:	60fb      	str	r3, [r7, #12]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001ca6:	e012      	b.n	8001cce <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM4)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a0c      	ldr	r2, [pc, #48]	; (8001ce0 <HAL_TIM_Base_MspInit+0x68>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d10d      	bne.n	8001cce <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	60bb      	str	r3, [r7, #8]
 8001cb6:	4b09      	ldr	r3, [pc, #36]	; (8001cdc <HAL_TIM_Base_MspInit+0x64>)
 8001cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cba:	4a08      	ldr	r2, [pc, #32]	; (8001cdc <HAL_TIM_Base_MspInit+0x64>)
 8001cbc:	f043 0304 	orr.w	r3, r3, #4
 8001cc0:	6413      	str	r3, [r2, #64]	; 0x40
 8001cc2:	4b06      	ldr	r3, [pc, #24]	; (8001cdc <HAL_TIM_Base_MspInit+0x64>)
 8001cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc6:	f003 0304 	and.w	r3, r3, #4
 8001cca:	60bb      	str	r3, [r7, #8]
 8001ccc:	68bb      	ldr	r3, [r7, #8]
}
 8001cce:	bf00      	nop
 8001cd0:	3714      	adds	r7, #20
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop
 8001cdc:	40023800 	.word	0x40023800
 8001ce0:	40000800 	.word	0x40000800

08001ce4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b08a      	sub	sp, #40	; 0x28
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cec:	f107 0314 	add.w	r3, r7, #20
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	601a      	str	r2, [r3, #0]
 8001cf4:	605a      	str	r2, [r3, #4]
 8001cf6:	609a      	str	r2, [r3, #8]
 8001cf8:	60da      	str	r2, [r3, #12]
 8001cfa:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a19      	ldr	r2, [pc, #100]	; (8001d68 <HAL_TIM_Encoder_MspInit+0x84>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d12b      	bne.n	8001d5e <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d06:	2300      	movs	r3, #0
 8001d08:	613b      	str	r3, [r7, #16]
 8001d0a:	4b18      	ldr	r3, [pc, #96]	; (8001d6c <HAL_TIM_Encoder_MspInit+0x88>)
 8001d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d0e:	4a17      	ldr	r2, [pc, #92]	; (8001d6c <HAL_TIM_Encoder_MspInit+0x88>)
 8001d10:	f043 0302 	orr.w	r3, r3, #2
 8001d14:	6413      	str	r3, [r2, #64]	; 0x40
 8001d16:	4b15      	ldr	r3, [pc, #84]	; (8001d6c <HAL_TIM_Encoder_MspInit+0x88>)
 8001d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d1a:	f003 0302 	and.w	r3, r3, #2
 8001d1e:	613b      	str	r3, [r7, #16]
 8001d20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d22:	2300      	movs	r3, #0
 8001d24:	60fb      	str	r3, [r7, #12]
 8001d26:	4b11      	ldr	r3, [pc, #68]	; (8001d6c <HAL_TIM_Encoder_MspInit+0x88>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2a:	4a10      	ldr	r2, [pc, #64]	; (8001d6c <HAL_TIM_Encoder_MspInit+0x88>)
 8001d2c:	f043 0301 	orr.w	r3, r3, #1
 8001d30:	6313      	str	r3, [r2, #48]	; 0x30
 8001d32:	4b0e      	ldr	r3, [pc, #56]	; (8001d6c <HAL_TIM_Encoder_MspInit+0x88>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d36:	f003 0301 	and.w	r3, r3, #1
 8001d3a:	60fb      	str	r3, [r7, #12]
 8001d3c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d3e:	23c0      	movs	r3, #192	; 0xc0
 8001d40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d42:	2302      	movs	r3, #2
 8001d44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d46:	2300      	movs	r3, #0
 8001d48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001d4e:	2302      	movs	r3, #2
 8001d50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d52:	f107 0314 	add.w	r3, r7, #20
 8001d56:	4619      	mov	r1, r3
 8001d58:	4805      	ldr	r0, [pc, #20]	; (8001d70 <HAL_TIM_Encoder_MspInit+0x8c>)
 8001d5a:	f001 fb31 	bl	80033c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001d5e:	bf00      	nop
 8001d60:	3728      	adds	r7, #40	; 0x28
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	40000400 	.word	0x40000400
 8001d6c:	40023800 	.word	0x40023800
 8001d70:	40020000 	.word	0x40020000

08001d74 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b08a      	sub	sp, #40	; 0x28
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d7c:	f107 0314 	add.w	r3, r7, #20
 8001d80:	2200      	movs	r2, #0
 8001d82:	601a      	str	r2, [r3, #0]
 8001d84:	605a      	str	r2, [r3, #4]
 8001d86:	609a      	str	r2, [r3, #8]
 8001d88:	60da      	str	r2, [r3, #12]
 8001d8a:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM5)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a19      	ldr	r2, [pc, #100]	; (8001df8 <HAL_TIM_IC_MspInit+0x84>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d12b      	bne.n	8001dee <HAL_TIM_IC_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001d96:	2300      	movs	r3, #0
 8001d98:	613b      	str	r3, [r7, #16]
 8001d9a:	4b18      	ldr	r3, [pc, #96]	; (8001dfc <HAL_TIM_IC_MspInit+0x88>)
 8001d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d9e:	4a17      	ldr	r2, [pc, #92]	; (8001dfc <HAL_TIM_IC_MspInit+0x88>)
 8001da0:	f043 0308 	orr.w	r3, r3, #8
 8001da4:	6413      	str	r3, [r2, #64]	; 0x40
 8001da6:	4b15      	ldr	r3, [pc, #84]	; (8001dfc <HAL_TIM_IC_MspInit+0x88>)
 8001da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001daa:	f003 0308 	and.w	r3, r3, #8
 8001dae:	613b      	str	r3, [r7, #16]
 8001db0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db2:	2300      	movs	r3, #0
 8001db4:	60fb      	str	r3, [r7, #12]
 8001db6:	4b11      	ldr	r3, [pc, #68]	; (8001dfc <HAL_TIM_IC_MspInit+0x88>)
 8001db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dba:	4a10      	ldr	r2, [pc, #64]	; (8001dfc <HAL_TIM_IC_MspInit+0x88>)
 8001dbc:	f043 0301 	orr.w	r3, r3, #1
 8001dc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001dc2:	4b0e      	ldr	r3, [pc, #56]	; (8001dfc <HAL_TIM_IC_MspInit+0x88>)
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc6:	f003 0301 	and.w	r3, r3, #1
 8001dca:	60fb      	str	r3, [r7, #12]
 8001dcc:	68fb      	ldr	r3, [r7, #12]
    /**TIM5 GPIO Configuration
    PA0-WKUP     ------> TIM5_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd2:	2302      	movs	r3, #2
 8001dd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001dde:	2302      	movs	r3, #2
 8001de0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001de2:	f107 0314 	add.w	r3, r7, #20
 8001de6:	4619      	mov	r1, r3
 8001de8:	4805      	ldr	r0, [pc, #20]	; (8001e00 <HAL_TIM_IC_MspInit+0x8c>)
 8001dea:	f001 fae9 	bl	80033c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001dee:	bf00      	nop
 8001df0:	3728      	adds	r7, #40	; 0x28
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	40000c00 	.word	0x40000c00
 8001dfc:	40023800 	.word	0x40023800
 8001e00:	40020000 	.word	0x40020000

08001e04 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b08a      	sub	sp, #40	; 0x28
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e0c:	f107 0314 	add.w	r3, r7, #20
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	605a      	str	r2, [r3, #4]
 8001e16:	609a      	str	r2, [r3, #8]
 8001e18:	60da      	str	r2, [r3, #12]
 8001e1a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a24      	ldr	r2, [pc, #144]	; (8001eb4 <HAL_TIM_MspPostInit+0xb0>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d11f      	bne.n	8001e66 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e26:	2300      	movs	r3, #0
 8001e28:	613b      	str	r3, [r7, #16]
 8001e2a:	4b23      	ldr	r3, [pc, #140]	; (8001eb8 <HAL_TIM_MspPostInit+0xb4>)
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2e:	4a22      	ldr	r2, [pc, #136]	; (8001eb8 <HAL_TIM_MspPostInit+0xb4>)
 8001e30:	f043 0301 	orr.w	r3, r3, #1
 8001e34:	6313      	str	r3, [r2, #48]	; 0x30
 8001e36:	4b20      	ldr	r3, [pc, #128]	; (8001eb8 <HAL_TIM_MspPostInit+0xb4>)
 8001e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3a:	f003 0301 	and.w	r3, r3, #1
 8001e3e:	613b      	str	r3, [r7, #16]
 8001e40:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e42:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001e46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e48:	2302      	movs	r3, #2
 8001e4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e50:	2300      	movs	r3, #0
 8001e52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001e54:	2301      	movs	r3, #1
 8001e56:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e58:	f107 0314 	add.w	r3, r7, #20
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	4817      	ldr	r0, [pc, #92]	; (8001ebc <HAL_TIM_MspPostInit+0xb8>)
 8001e60:	f001 faae 	bl	80033c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001e64:	e022      	b.n	8001eac <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM4)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a15      	ldr	r2, [pc, #84]	; (8001ec0 <HAL_TIM_MspPostInit+0xbc>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d11d      	bne.n	8001eac <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e70:	2300      	movs	r3, #0
 8001e72:	60fb      	str	r3, [r7, #12]
 8001e74:	4b10      	ldr	r3, [pc, #64]	; (8001eb8 <HAL_TIM_MspPostInit+0xb4>)
 8001e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e78:	4a0f      	ldr	r2, [pc, #60]	; (8001eb8 <HAL_TIM_MspPostInit+0xb4>)
 8001e7a:	f043 0302 	orr.w	r3, r3, #2
 8001e7e:	6313      	str	r3, [r2, #48]	; 0x30
 8001e80:	4b0d      	ldr	r3, [pc, #52]	; (8001eb8 <HAL_TIM_MspPostInit+0xb4>)
 8001e82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e84:	f003 0302 	and.w	r3, r3, #2
 8001e88:	60fb      	str	r3, [r7, #12]
 8001e8a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e8c:	23c0      	movs	r3, #192	; 0xc0
 8001e8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e90:	2302      	movs	r3, #2
 8001e92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e94:	2300      	movs	r3, #0
 8001e96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ea0:	f107 0314 	add.w	r3, r7, #20
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	4807      	ldr	r0, [pc, #28]	; (8001ec4 <HAL_TIM_MspPostInit+0xc0>)
 8001ea8:	f001 fa8a 	bl	80033c0 <HAL_GPIO_Init>
}
 8001eac:	bf00      	nop
 8001eae:	3728      	adds	r7, #40	; 0x28
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	40010000 	.word	0x40010000
 8001eb8:	40023800 	.word	0x40023800
 8001ebc:	40020000 	.word	0x40020000
 8001ec0:	40000800 	.word	0x40000800
 8001ec4:	40020400 	.word	0x40020400

08001ec8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b08a      	sub	sp, #40	; 0x28
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed0:	f107 0314 	add.w	r3, r7, #20
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	605a      	str	r2, [r3, #4]
 8001eda:	609a      	str	r2, [r3, #8]
 8001edc:	60da      	str	r2, [r3, #12]
 8001ede:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a19      	ldr	r2, [pc, #100]	; (8001f4c <HAL_UART_MspInit+0x84>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d12b      	bne.n	8001f42 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001eea:	2300      	movs	r3, #0
 8001eec:	613b      	str	r3, [r7, #16]
 8001eee:	4b18      	ldr	r3, [pc, #96]	; (8001f50 <HAL_UART_MspInit+0x88>)
 8001ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef2:	4a17      	ldr	r2, [pc, #92]	; (8001f50 <HAL_UART_MspInit+0x88>)
 8001ef4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ef8:	6413      	str	r3, [r2, #64]	; 0x40
 8001efa:	4b15      	ldr	r3, [pc, #84]	; (8001f50 <HAL_UART_MspInit+0x88>)
 8001efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001efe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f02:	613b      	str	r3, [r7, #16]
 8001f04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f06:	2300      	movs	r3, #0
 8001f08:	60fb      	str	r3, [r7, #12]
 8001f0a:	4b11      	ldr	r3, [pc, #68]	; (8001f50 <HAL_UART_MspInit+0x88>)
 8001f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0e:	4a10      	ldr	r2, [pc, #64]	; (8001f50 <HAL_UART_MspInit+0x88>)
 8001f10:	f043 0301 	orr.w	r3, r3, #1
 8001f14:	6313      	str	r3, [r2, #48]	; 0x30
 8001f16:	4b0e      	ldr	r3, [pc, #56]	; (8001f50 <HAL_UART_MspInit+0x88>)
 8001f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f1a:	f003 0301 	and.w	r3, r3, #1
 8001f1e:	60fb      	str	r3, [r7, #12]
 8001f20:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001f22:	230c      	movs	r3, #12
 8001f24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f26:	2302      	movs	r3, #2
 8001f28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f32:	2307      	movs	r3, #7
 8001f34:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f36:	f107 0314 	add.w	r3, r7, #20
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	4805      	ldr	r0, [pc, #20]	; (8001f54 <HAL_UART_MspInit+0x8c>)
 8001f3e:	f001 fa3f 	bl	80033c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001f42:	bf00      	nop
 8001f44:	3728      	adds	r7, #40	; 0x28
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	40004400 	.word	0x40004400
 8001f50:	40023800 	.word	0x40023800
 8001f54:	40020000 	.word	0x40020000

08001f58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f5c:	e7fe      	b.n	8001f5c <NMI_Handler+0x4>

08001f5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f5e:	b480      	push	{r7}
 8001f60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f62:	e7fe      	b.n	8001f62 <HardFault_Handler+0x4>

08001f64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f68:	e7fe      	b.n	8001f68 <MemManage_Handler+0x4>

08001f6a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f6a:	b480      	push	{r7}
 8001f6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f6e:	e7fe      	b.n	8001f6e <BusFault_Handler+0x4>

08001f70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f74:	e7fe      	b.n	8001f74 <UsageFault_Handler+0x4>

08001f76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f76:	b480      	push	{r7}
 8001f78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f7a:	bf00      	nop
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr

08001f84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f88:	bf00      	nop
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr

08001f92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f92:	b480      	push	{r7}
 8001f94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f96:	bf00      	nop
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr

08001fa0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fa4:	f000 f968 	bl	8002278 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fa8:	bf00      	nop
 8001faa:	bd80      	pop	{r7, pc}

08001fac <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001fb0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001fb4:	f001 fbbc 	bl	8003730 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001fb8:	bf00      	nop
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001fc0:	4802      	ldr	r0, [pc, #8]	; (8001fcc <DMA2_Stream4_IRQHandler+0x10>)
 8001fc2:	f000 ff93 	bl	8002eec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8001fc6:	bf00      	nop
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	20000240 	.word	0x20000240

08001fd0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  return 1;
 8001fd4:	2301      	movs	r3, #1
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr

08001fe0 <_kill>:

int _kill(int pid, int sig)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
 8001fe8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001fea:	f004 f97f 	bl	80062ec <__errno>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2216      	movs	r2, #22
 8001ff2:	601a      	str	r2, [r3, #0]
  return -1;
 8001ff4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3708      	adds	r7, #8
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}

08002000 <_exit>:

void _exit (int status)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002008:	f04f 31ff 	mov.w	r1, #4294967295
 800200c:	6878      	ldr	r0, [r7, #4]
 800200e:	f7ff ffe7 	bl	8001fe0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002012:	e7fe      	b.n	8002012 <_exit+0x12>

08002014 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b086      	sub	sp, #24
 8002018:	af00      	add	r7, sp, #0
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	60b9      	str	r1, [r7, #8]
 800201e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002020:	2300      	movs	r3, #0
 8002022:	617b      	str	r3, [r7, #20]
 8002024:	e00a      	b.n	800203c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002026:	f3af 8000 	nop.w
 800202a:	4601      	mov	r1, r0
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	1c5a      	adds	r2, r3, #1
 8002030:	60ba      	str	r2, [r7, #8]
 8002032:	b2ca      	uxtb	r2, r1
 8002034:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	3301      	adds	r3, #1
 800203a:	617b      	str	r3, [r7, #20]
 800203c:	697a      	ldr	r2, [r7, #20]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	429a      	cmp	r2, r3
 8002042:	dbf0      	blt.n	8002026 <_read+0x12>
  }

  return len;
 8002044:	687b      	ldr	r3, [r7, #4]
}
 8002046:	4618      	mov	r0, r3
 8002048:	3718      	adds	r7, #24
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}

0800204e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800204e:	b580      	push	{r7, lr}
 8002050:	b086      	sub	sp, #24
 8002052:	af00      	add	r7, sp, #0
 8002054:	60f8      	str	r0, [r7, #12]
 8002056:	60b9      	str	r1, [r7, #8]
 8002058:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800205a:	2300      	movs	r3, #0
 800205c:	617b      	str	r3, [r7, #20]
 800205e:	e009      	b.n	8002074 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	1c5a      	adds	r2, r3, #1
 8002064:	60ba      	str	r2, [r7, #8]
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	4618      	mov	r0, r3
 800206a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	3301      	adds	r3, #1
 8002072:	617b      	str	r3, [r7, #20]
 8002074:	697a      	ldr	r2, [r7, #20]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	429a      	cmp	r2, r3
 800207a:	dbf1      	blt.n	8002060 <_write+0x12>
  }
  return len;
 800207c:	687b      	ldr	r3, [r7, #4]
}
 800207e:	4618      	mov	r0, r3
 8002080:	3718      	adds	r7, #24
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}

08002086 <_close>:

int _close(int file)
{
 8002086:	b480      	push	{r7}
 8002088:	b083      	sub	sp, #12
 800208a:	af00      	add	r7, sp, #0
 800208c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800208e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002092:	4618      	mov	r0, r3
 8002094:	370c      	adds	r7, #12
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr

0800209e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800209e:	b480      	push	{r7}
 80020a0:	b083      	sub	sp, #12
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	6078      	str	r0, [r7, #4]
 80020a6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020ae:	605a      	str	r2, [r3, #4]
  return 0;
 80020b0:	2300      	movs	r3, #0
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	370c      	adds	r7, #12
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr

080020be <_isatty>:

int _isatty(int file)
{
 80020be:	b480      	push	{r7}
 80020c0:	b083      	sub	sp, #12
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020c6:	2301      	movs	r3, #1
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b085      	sub	sp, #20
 80020d8:	af00      	add	r7, sp, #0
 80020da:	60f8      	str	r0, [r7, #12]
 80020dc:	60b9      	str	r1, [r7, #8]
 80020de:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020e0:	2300      	movs	r3, #0
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	3714      	adds	r7, #20
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
	...

080020f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b086      	sub	sp, #24
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020f8:	4a14      	ldr	r2, [pc, #80]	; (800214c <_sbrk+0x5c>)
 80020fa:	4b15      	ldr	r3, [pc, #84]	; (8002150 <_sbrk+0x60>)
 80020fc:	1ad3      	subs	r3, r2, r3
 80020fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002104:	4b13      	ldr	r3, [pc, #76]	; (8002154 <_sbrk+0x64>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d102      	bne.n	8002112 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800210c:	4b11      	ldr	r3, [pc, #68]	; (8002154 <_sbrk+0x64>)
 800210e:	4a12      	ldr	r2, [pc, #72]	; (8002158 <_sbrk+0x68>)
 8002110:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002112:	4b10      	ldr	r3, [pc, #64]	; (8002154 <_sbrk+0x64>)
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4413      	add	r3, r2
 800211a:	693a      	ldr	r2, [r7, #16]
 800211c:	429a      	cmp	r2, r3
 800211e:	d207      	bcs.n	8002130 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002120:	f004 f8e4 	bl	80062ec <__errno>
 8002124:	4603      	mov	r3, r0
 8002126:	220c      	movs	r2, #12
 8002128:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800212a:	f04f 33ff 	mov.w	r3, #4294967295
 800212e:	e009      	b.n	8002144 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002130:	4b08      	ldr	r3, [pc, #32]	; (8002154 <_sbrk+0x64>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002136:	4b07      	ldr	r3, [pc, #28]	; (8002154 <_sbrk+0x64>)
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	4413      	add	r3, r2
 800213e:	4a05      	ldr	r2, [pc, #20]	; (8002154 <_sbrk+0x64>)
 8002140:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002142:	68fb      	ldr	r3, [r7, #12]
}
 8002144:	4618      	mov	r0, r3
 8002146:	3718      	adds	r7, #24
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	20020000 	.word	0x20020000
 8002150:	00000400 	.word	0x00000400
 8002154:	200005f8 	.word	0x200005f8
 8002158:	20000610 	.word	0x20000610

0800215c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002160:	4b06      	ldr	r3, [pc, #24]	; (800217c <SystemInit+0x20>)
 8002162:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002166:	4a05      	ldr	r2, [pc, #20]	; (800217c <SystemInit+0x20>)
 8002168:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800216c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002170:	bf00      	nop
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	e000ed00 	.word	0xe000ed00

08002180 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002180:	f8df d034 	ldr.w	sp, [pc, #52]	; 80021b8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002184:	480d      	ldr	r0, [pc, #52]	; (80021bc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002186:	490e      	ldr	r1, [pc, #56]	; (80021c0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002188:	4a0e      	ldr	r2, [pc, #56]	; (80021c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800218a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800218c:	e002      	b.n	8002194 <LoopCopyDataInit>

0800218e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800218e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002190:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002192:	3304      	adds	r3, #4

08002194 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002194:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002196:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002198:	d3f9      	bcc.n	800218e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800219a:	4a0b      	ldr	r2, [pc, #44]	; (80021c8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800219c:	4c0b      	ldr	r4, [pc, #44]	; (80021cc <LoopFillZerobss+0x26>)
  movs r3, #0
 800219e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021a0:	e001      	b.n	80021a6 <LoopFillZerobss>

080021a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021a4:	3204      	adds	r2, #4

080021a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021a8:	d3fb      	bcc.n	80021a2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80021aa:	f7ff ffd7 	bl	800215c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021ae:	f004 f8a3 	bl	80062f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021b2:	f7fe fea3 	bl	8000efc <main>
  bx  lr    
 80021b6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80021b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80021bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021c0:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80021c4:	0800962c 	.word	0x0800962c
  ldr r2, =_sbss
 80021c8:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80021cc:	20000610 	.word	0x20000610

080021d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021d0:	e7fe      	b.n	80021d0 <ADC_IRQHandler>
	...

080021d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021d8:	4b0e      	ldr	r3, [pc, #56]	; (8002214 <HAL_Init+0x40>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a0d      	ldr	r2, [pc, #52]	; (8002214 <HAL_Init+0x40>)
 80021de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021e4:	4b0b      	ldr	r3, [pc, #44]	; (8002214 <HAL_Init+0x40>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a0a      	ldr	r2, [pc, #40]	; (8002214 <HAL_Init+0x40>)
 80021ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021f0:	4b08      	ldr	r3, [pc, #32]	; (8002214 <HAL_Init+0x40>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a07      	ldr	r2, [pc, #28]	; (8002214 <HAL_Init+0x40>)
 80021f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021fc:	2003      	movs	r0, #3
 80021fe:	f000 fd2d 	bl	8002c5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002202:	2000      	movs	r0, #0
 8002204:	f000 f808 	bl	8002218 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002208:	f7ff fc08 	bl	8001a1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800220c:	2300      	movs	r3, #0
}
 800220e:	4618      	mov	r0, r3
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	40023c00 	.word	0x40023c00

08002218 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002220:	4b12      	ldr	r3, [pc, #72]	; (800226c <HAL_InitTick+0x54>)
 8002222:	681a      	ldr	r2, [r3, #0]
 8002224:	4b12      	ldr	r3, [pc, #72]	; (8002270 <HAL_InitTick+0x58>)
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	4619      	mov	r1, r3
 800222a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800222e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002232:	fbb2 f3f3 	udiv	r3, r2, r3
 8002236:	4618      	mov	r0, r3
 8002238:	f000 fd45 	bl	8002cc6 <HAL_SYSTICK_Config>
 800223c:	4603      	mov	r3, r0
 800223e:	2b00      	cmp	r3, #0
 8002240:	d001      	beq.n	8002246 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002242:	2301      	movs	r3, #1
 8002244:	e00e      	b.n	8002264 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2b0f      	cmp	r3, #15
 800224a:	d80a      	bhi.n	8002262 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800224c:	2200      	movs	r2, #0
 800224e:	6879      	ldr	r1, [r7, #4]
 8002250:	f04f 30ff 	mov.w	r0, #4294967295
 8002254:	f000 fd0d 	bl	8002c72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002258:	4a06      	ldr	r2, [pc, #24]	; (8002274 <HAL_InitTick+0x5c>)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800225e:	2300      	movs	r3, #0
 8002260:	e000      	b.n	8002264 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
}
 8002264:	4618      	mov	r0, r3
 8002266:	3708      	adds	r7, #8
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	20000000 	.word	0x20000000
 8002270:	20000008 	.word	0x20000008
 8002274:	20000004 	.word	0x20000004

08002278 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800227c:	4b06      	ldr	r3, [pc, #24]	; (8002298 <HAL_IncTick+0x20>)
 800227e:	781b      	ldrb	r3, [r3, #0]
 8002280:	461a      	mov	r2, r3
 8002282:	4b06      	ldr	r3, [pc, #24]	; (800229c <HAL_IncTick+0x24>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4413      	add	r3, r2
 8002288:	4a04      	ldr	r2, [pc, #16]	; (800229c <HAL_IncTick+0x24>)
 800228a:	6013      	str	r3, [r2, #0]
}
 800228c:	bf00      	nop
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop
 8002298:	20000008 	.word	0x20000008
 800229c:	200005fc 	.word	0x200005fc

080022a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
  return uwTick;
 80022a4:	4b03      	ldr	r3, [pc, #12]	; (80022b4 <HAL_GetTick+0x14>)
 80022a6:	681b      	ldr	r3, [r3, #0]
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	200005fc 	.word	0x200005fc

080022b8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022c0:	2300      	movs	r3, #0
 80022c2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d101      	bne.n	80022ce <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e033      	b.n	8002336 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d109      	bne.n	80022ea <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80022d6:	6878      	ldr	r0, [r7, #4]
 80022d8:	f7ff fbc8 	bl	8001a6c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2200      	movs	r2, #0
 80022e0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2200      	movs	r2, #0
 80022e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ee:	f003 0310 	and.w	r3, r3, #16
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d118      	bne.n	8002328 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80022fe:	f023 0302 	bic.w	r3, r3, #2
 8002302:	f043 0202 	orr.w	r2, r3, #2
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800230a:	6878      	ldr	r0, [r7, #4]
 800230c:	f000 fa58 	bl	80027c0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2200      	movs	r2, #0
 8002314:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231a:	f023 0303 	bic.w	r3, r3, #3
 800231e:	f043 0201 	orr.w	r2, r3, #1
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	641a      	str	r2, [r3, #64]	; 0x40
 8002326:	e001      	b.n	800232c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2200      	movs	r2, #0
 8002330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002334:	7bfb      	ldrb	r3, [r7, #15]
}
 8002336:	4618      	mov	r0, r3
 8002338:	3710      	adds	r7, #16
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
	...

08002340 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b086      	sub	sp, #24
 8002344:	af00      	add	r7, sp, #0
 8002346:	60f8      	str	r0, [r7, #12]
 8002348:	60b9      	str	r1, [r7, #8]
 800234a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800234c:	2300      	movs	r3, #0
 800234e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002356:	2b01      	cmp	r3, #1
 8002358:	d101      	bne.n	800235e <HAL_ADC_Start_DMA+0x1e>
 800235a:	2302      	movs	r3, #2
 800235c:	e0ce      	b.n	80024fc <HAL_ADC_Start_DMA+0x1bc>
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2201      	movs	r2, #1
 8002362:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	f003 0301 	and.w	r3, r3, #1
 8002370:	2b01      	cmp	r3, #1
 8002372:	d018      	beq.n	80023a6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	689a      	ldr	r2, [r3, #8]
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f042 0201 	orr.w	r2, r2, #1
 8002382:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002384:	4b5f      	ldr	r3, [pc, #380]	; (8002504 <HAL_ADC_Start_DMA+0x1c4>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a5f      	ldr	r2, [pc, #380]	; (8002508 <HAL_ADC_Start_DMA+0x1c8>)
 800238a:	fba2 2303 	umull	r2, r3, r2, r3
 800238e:	0c9a      	lsrs	r2, r3, #18
 8002390:	4613      	mov	r3, r2
 8002392:	005b      	lsls	r3, r3, #1
 8002394:	4413      	add	r3, r2
 8002396:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002398:	e002      	b.n	80023a0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	3b01      	subs	r3, #1
 800239e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80023a0:	693b      	ldr	r3, [r7, #16]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d1f9      	bne.n	800239a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80023b4:	d107      	bne.n	80023c6 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	689a      	ldr	r2, [r3, #8]
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80023c4:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	f003 0301 	and.w	r3, r3, #1
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	f040 8086 	bne.w	80024e2 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023da:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80023de:	f023 0301 	bic.w	r3, r3, #1
 80023e2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d007      	beq.n	8002408 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002400:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002410:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002414:	d106      	bne.n	8002424 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800241a:	f023 0206 	bic.w	r2, r3, #6
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	645a      	str	r2, [r3, #68]	; 0x44
 8002422:	e002      	b.n	800242a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	2200      	movs	r2, #0
 8002428:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	2200      	movs	r2, #0
 800242e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002432:	4b36      	ldr	r3, [pc, #216]	; (800250c <HAL_ADC_Start_DMA+0x1cc>)
 8002434:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800243a:	4a35      	ldr	r2, [pc, #212]	; (8002510 <HAL_ADC_Start_DMA+0x1d0>)
 800243c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002442:	4a34      	ldr	r2, [pc, #208]	; (8002514 <HAL_ADC_Start_DMA+0x1d4>)
 8002444:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800244a:	4a33      	ldr	r2, [pc, #204]	; (8002518 <HAL_ADC_Start_DMA+0x1d8>)
 800244c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002456:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	685a      	ldr	r2, [r3, #4]
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002466:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	689a      	ldr	r2, [r3, #8]
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002476:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	334c      	adds	r3, #76	; 0x4c
 8002482:	4619      	mov	r1, r3
 8002484:	68ba      	ldr	r2, [r7, #8]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	f000 fcd8 	bl	8002e3c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	f003 031f 	and.w	r3, r3, #31
 8002494:	2b00      	cmp	r3, #0
 8002496:	d10f      	bne.n	80024b8 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d129      	bne.n	80024fa <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	689a      	ldr	r2, [r3, #8]
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80024b4:	609a      	str	r2, [r3, #8]
 80024b6:	e020      	b.n	80024fa <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a17      	ldr	r2, [pc, #92]	; (800251c <HAL_ADC_Start_DMA+0x1dc>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d11b      	bne.n	80024fa <HAL_ADC_Start_DMA+0x1ba>
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d114      	bne.n	80024fa <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	689a      	ldr	r2, [r3, #8]
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80024de:	609a      	str	r2, [r3, #8]
 80024e0:	e00b      	b.n	80024fa <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e6:	f043 0210 	orr.w	r2, r3, #16
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024f2:	f043 0201 	orr.w	r2, r3, #1
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80024fa:	2300      	movs	r3, #0
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	3718      	adds	r7, #24
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	20000000 	.word	0x20000000
 8002508:	431bde83 	.word	0x431bde83
 800250c:	40012300 	.word	0x40012300
 8002510:	080029b9 	.word	0x080029b9
 8002514:	08002a73 	.word	0x08002a73
 8002518:	08002a8f 	.word	0x08002a8f
 800251c:	40012000 	.word	0x40012000

08002520 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002528:	bf00      	nop
 800252a:	370c      	adds	r7, #12
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr

08002534 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002534:	b480      	push	{r7}
 8002536:	b083      	sub	sp, #12
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800253c:	bf00      	nop
 800253e:	370c      	adds	r7, #12
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr

08002548 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002550:	bf00      	nop
 8002552:	370c      	adds	r7, #12
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr

0800255c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800255c:	b480      	push	{r7}
 800255e:	b085      	sub	sp, #20
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002566:	2300      	movs	r3, #0
 8002568:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002570:	2b01      	cmp	r3, #1
 8002572:	d101      	bne.n	8002578 <HAL_ADC_ConfigChannel+0x1c>
 8002574:	2302      	movs	r3, #2
 8002576:	e113      	b.n	80027a0 <HAL_ADC_ConfigChannel+0x244>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2201      	movs	r2, #1
 800257c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2b09      	cmp	r3, #9
 8002586:	d925      	bls.n	80025d4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	68d9      	ldr	r1, [r3, #12]
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	b29b      	uxth	r3, r3
 8002594:	461a      	mov	r2, r3
 8002596:	4613      	mov	r3, r2
 8002598:	005b      	lsls	r3, r3, #1
 800259a:	4413      	add	r3, r2
 800259c:	3b1e      	subs	r3, #30
 800259e:	2207      	movs	r2, #7
 80025a0:	fa02 f303 	lsl.w	r3, r2, r3
 80025a4:	43da      	mvns	r2, r3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	400a      	ands	r2, r1
 80025ac:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	68d9      	ldr	r1, [r3, #12]
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	689a      	ldr	r2, [r3, #8]
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	b29b      	uxth	r3, r3
 80025be:	4618      	mov	r0, r3
 80025c0:	4603      	mov	r3, r0
 80025c2:	005b      	lsls	r3, r3, #1
 80025c4:	4403      	add	r3, r0
 80025c6:	3b1e      	subs	r3, #30
 80025c8:	409a      	lsls	r2, r3
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	430a      	orrs	r2, r1
 80025d0:	60da      	str	r2, [r3, #12]
 80025d2:	e022      	b.n	800261a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	6919      	ldr	r1, [r3, #16]
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	b29b      	uxth	r3, r3
 80025e0:	461a      	mov	r2, r3
 80025e2:	4613      	mov	r3, r2
 80025e4:	005b      	lsls	r3, r3, #1
 80025e6:	4413      	add	r3, r2
 80025e8:	2207      	movs	r2, #7
 80025ea:	fa02 f303 	lsl.w	r3, r2, r3
 80025ee:	43da      	mvns	r2, r3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	400a      	ands	r2, r1
 80025f6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	6919      	ldr	r1, [r3, #16]
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	689a      	ldr	r2, [r3, #8]
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	b29b      	uxth	r3, r3
 8002608:	4618      	mov	r0, r3
 800260a:	4603      	mov	r3, r0
 800260c:	005b      	lsls	r3, r3, #1
 800260e:	4403      	add	r3, r0
 8002610:	409a      	lsls	r2, r3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	430a      	orrs	r2, r1
 8002618:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	2b06      	cmp	r3, #6
 8002620:	d824      	bhi.n	800266c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	685a      	ldr	r2, [r3, #4]
 800262c:	4613      	mov	r3, r2
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	4413      	add	r3, r2
 8002632:	3b05      	subs	r3, #5
 8002634:	221f      	movs	r2, #31
 8002636:	fa02 f303 	lsl.w	r3, r2, r3
 800263a:	43da      	mvns	r2, r3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	400a      	ands	r2, r1
 8002642:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	b29b      	uxth	r3, r3
 8002650:	4618      	mov	r0, r3
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	685a      	ldr	r2, [r3, #4]
 8002656:	4613      	mov	r3, r2
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	4413      	add	r3, r2
 800265c:	3b05      	subs	r3, #5
 800265e:	fa00 f203 	lsl.w	r2, r0, r3
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	430a      	orrs	r2, r1
 8002668:	635a      	str	r2, [r3, #52]	; 0x34
 800266a:	e04c      	b.n	8002706 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	2b0c      	cmp	r3, #12
 8002672:	d824      	bhi.n	80026be <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	685a      	ldr	r2, [r3, #4]
 800267e:	4613      	mov	r3, r2
 8002680:	009b      	lsls	r3, r3, #2
 8002682:	4413      	add	r3, r2
 8002684:	3b23      	subs	r3, #35	; 0x23
 8002686:	221f      	movs	r2, #31
 8002688:	fa02 f303 	lsl.w	r3, r2, r3
 800268c:	43da      	mvns	r2, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	400a      	ands	r2, r1
 8002694:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	4618      	mov	r0, r3
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	685a      	ldr	r2, [r3, #4]
 80026a8:	4613      	mov	r3, r2
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	4413      	add	r3, r2
 80026ae:	3b23      	subs	r3, #35	; 0x23
 80026b0:	fa00 f203 	lsl.w	r2, r0, r3
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	430a      	orrs	r2, r1
 80026ba:	631a      	str	r2, [r3, #48]	; 0x30
 80026bc:	e023      	b.n	8002706 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	685a      	ldr	r2, [r3, #4]
 80026c8:	4613      	mov	r3, r2
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	4413      	add	r3, r2
 80026ce:	3b41      	subs	r3, #65	; 0x41
 80026d0:	221f      	movs	r2, #31
 80026d2:	fa02 f303 	lsl.w	r3, r2, r3
 80026d6:	43da      	mvns	r2, r3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	400a      	ands	r2, r1
 80026de:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	b29b      	uxth	r3, r3
 80026ec:	4618      	mov	r0, r3
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	685a      	ldr	r2, [r3, #4]
 80026f2:	4613      	mov	r3, r2
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	4413      	add	r3, r2
 80026f8:	3b41      	subs	r3, #65	; 0x41
 80026fa:	fa00 f203 	lsl.w	r2, r0, r3
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	430a      	orrs	r2, r1
 8002704:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002706:	4b29      	ldr	r3, [pc, #164]	; (80027ac <HAL_ADC_ConfigChannel+0x250>)
 8002708:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a28      	ldr	r2, [pc, #160]	; (80027b0 <HAL_ADC_ConfigChannel+0x254>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d10f      	bne.n	8002734 <HAL_ADC_ConfigChannel+0x1d8>
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	2b12      	cmp	r3, #18
 800271a:	d10b      	bne.n	8002734 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a1d      	ldr	r2, [pc, #116]	; (80027b0 <HAL_ADC_ConfigChannel+0x254>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d12b      	bne.n	8002796 <HAL_ADC_ConfigChannel+0x23a>
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a1c      	ldr	r2, [pc, #112]	; (80027b4 <HAL_ADC_ConfigChannel+0x258>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d003      	beq.n	8002750 <HAL_ADC_ConfigChannel+0x1f4>
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	2b11      	cmp	r3, #17
 800274e:	d122      	bne.n	8002796 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a11      	ldr	r2, [pc, #68]	; (80027b4 <HAL_ADC_ConfigChannel+0x258>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d111      	bne.n	8002796 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002772:	4b11      	ldr	r3, [pc, #68]	; (80027b8 <HAL_ADC_ConfigChannel+0x25c>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a11      	ldr	r2, [pc, #68]	; (80027bc <HAL_ADC_ConfigChannel+0x260>)
 8002778:	fba2 2303 	umull	r2, r3, r2, r3
 800277c:	0c9a      	lsrs	r2, r3, #18
 800277e:	4613      	mov	r3, r2
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	4413      	add	r3, r2
 8002784:	005b      	lsls	r3, r3, #1
 8002786:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002788:	e002      	b.n	8002790 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	3b01      	subs	r3, #1
 800278e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d1f9      	bne.n	800278a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2200      	movs	r2, #0
 800279a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800279e:	2300      	movs	r3, #0
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3714      	adds	r7, #20
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr
 80027ac:	40012300 	.word	0x40012300
 80027b0:	40012000 	.word	0x40012000
 80027b4:	10000012 	.word	0x10000012
 80027b8:	20000000 	.word	0x20000000
 80027bc:	431bde83 	.word	0x431bde83

080027c0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b085      	sub	sp, #20
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027c8:	4b79      	ldr	r3, [pc, #484]	; (80029b0 <ADC_Init+0x1f0>)
 80027ca:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	685a      	ldr	r2, [r3, #4]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	431a      	orrs	r2, r3
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	685a      	ldr	r2, [r3, #4]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80027f4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	6859      	ldr	r1, [r3, #4]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	691b      	ldr	r3, [r3, #16]
 8002800:	021a      	lsls	r2, r3, #8
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	430a      	orrs	r2, r1
 8002808:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	685a      	ldr	r2, [r3, #4]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002818:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	6859      	ldr	r1, [r3, #4]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	689a      	ldr	r2, [r3, #8]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	430a      	orrs	r2, r1
 800282a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	689a      	ldr	r2, [r3, #8]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800283a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	6899      	ldr	r1, [r3, #8]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	68da      	ldr	r2, [r3, #12]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	430a      	orrs	r2, r1
 800284c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002852:	4a58      	ldr	r2, [pc, #352]	; (80029b4 <ADC_Init+0x1f4>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d022      	beq.n	800289e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	689a      	ldr	r2, [r3, #8]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002866:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	6899      	ldr	r1, [r3, #8]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	430a      	orrs	r2, r1
 8002878:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	689a      	ldr	r2, [r3, #8]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002888:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	6899      	ldr	r1, [r3, #8]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	430a      	orrs	r2, r1
 800289a:	609a      	str	r2, [r3, #8]
 800289c:	e00f      	b.n	80028be <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	689a      	ldr	r2, [r3, #8]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80028ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	689a      	ldr	r2, [r3, #8]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80028bc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	689a      	ldr	r2, [r3, #8]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f022 0202 	bic.w	r2, r2, #2
 80028cc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	6899      	ldr	r1, [r3, #8]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	7e1b      	ldrb	r3, [r3, #24]
 80028d8:	005a      	lsls	r2, r3, #1
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	430a      	orrs	r2, r1
 80028e0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d01b      	beq.n	8002924 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	685a      	ldr	r2, [r3, #4]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80028fa:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	685a      	ldr	r2, [r3, #4]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800290a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	6859      	ldr	r1, [r3, #4]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002916:	3b01      	subs	r3, #1
 8002918:	035a      	lsls	r2, r3, #13
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	430a      	orrs	r2, r1
 8002920:	605a      	str	r2, [r3, #4]
 8002922:	e007      	b.n	8002934 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	685a      	ldr	r2, [r3, #4]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002932:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002942:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	69db      	ldr	r3, [r3, #28]
 800294e:	3b01      	subs	r3, #1
 8002950:	051a      	lsls	r2, r3, #20
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	430a      	orrs	r2, r1
 8002958:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	689a      	ldr	r2, [r3, #8]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002968:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	6899      	ldr	r1, [r3, #8]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002976:	025a      	lsls	r2, r3, #9
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	430a      	orrs	r2, r1
 800297e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	689a      	ldr	r2, [r3, #8]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800298e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	6899      	ldr	r1, [r3, #8]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	695b      	ldr	r3, [r3, #20]
 800299a:	029a      	lsls	r2, r3, #10
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	430a      	orrs	r2, r1
 80029a2:	609a      	str	r2, [r3, #8]
}
 80029a4:	bf00      	nop
 80029a6:	3714      	adds	r7, #20
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr
 80029b0:	40012300 	.word	0x40012300
 80029b4:	0f000001 	.word	0x0f000001

080029b8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029c4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ca:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d13c      	bne.n	8002a4c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d12b      	bne.n	8002a44 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d127      	bne.n	8002a44 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029fa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d006      	beq.n	8002a10 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d119      	bne.n	8002a44 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	685a      	ldr	r2, [r3, #4]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f022 0220 	bic.w	r2, r2, #32
 8002a1e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a24:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d105      	bne.n	8002a44 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3c:	f043 0201 	orr.w	r2, r3, #1
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002a44:	68f8      	ldr	r0, [r7, #12]
 8002a46:	f7ff fd6b 	bl	8002520 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002a4a:	e00e      	b.n	8002a6a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a50:	f003 0310 	and.w	r3, r3, #16
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d003      	beq.n	8002a60 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002a58:	68f8      	ldr	r0, [r7, #12]
 8002a5a:	f7ff fd75 	bl	8002548 <HAL_ADC_ErrorCallback>
}
 8002a5e:	e004      	b.n	8002a6a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	4798      	blx	r3
}
 8002a6a:	bf00      	nop
 8002a6c:	3710      	adds	r7, #16
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}

08002a72 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002a72:	b580      	push	{r7, lr}
 8002a74:	b084      	sub	sp, #16
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a7e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002a80:	68f8      	ldr	r0, [r7, #12]
 8002a82:	f7ff fd57 	bl	8002534 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002a86:	bf00      	nop
 8002a88:	3710      	adds	r7, #16
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}

08002a8e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002a8e:	b580      	push	{r7, lr}
 8002a90:	b084      	sub	sp, #16
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a9a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2240      	movs	r2, #64	; 0x40
 8002aa0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aa6:	f043 0204 	orr.w	r2, r3, #4
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002aae:	68f8      	ldr	r0, [r7, #12]
 8002ab0:	f7ff fd4a 	bl	8002548 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ab4:	bf00      	nop
 8002ab6:	3710      	adds	r7, #16
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}

08002abc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b085      	sub	sp, #20
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	f003 0307 	and.w	r3, r3, #7
 8002aca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002acc:	4b0c      	ldr	r3, [pc, #48]	; (8002b00 <__NVIC_SetPriorityGrouping+0x44>)
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ad2:	68ba      	ldr	r2, [r7, #8]
 8002ad4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ad8:	4013      	ands	r3, r2
 8002ada:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ae4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ae8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002aec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002aee:	4a04      	ldr	r2, [pc, #16]	; (8002b00 <__NVIC_SetPriorityGrouping+0x44>)
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	60d3      	str	r3, [r2, #12]
}
 8002af4:	bf00      	nop
 8002af6:	3714      	adds	r7, #20
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr
 8002b00:	e000ed00 	.word	0xe000ed00

08002b04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b08:	4b04      	ldr	r3, [pc, #16]	; (8002b1c <__NVIC_GetPriorityGrouping+0x18>)
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	0a1b      	lsrs	r3, r3, #8
 8002b0e:	f003 0307 	and.w	r3, r3, #7
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr
 8002b1c:	e000ed00 	.word	0xe000ed00

08002b20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	4603      	mov	r3, r0
 8002b28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	db0b      	blt.n	8002b4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b32:	79fb      	ldrb	r3, [r7, #7]
 8002b34:	f003 021f 	and.w	r2, r3, #31
 8002b38:	4907      	ldr	r1, [pc, #28]	; (8002b58 <__NVIC_EnableIRQ+0x38>)
 8002b3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b3e:	095b      	lsrs	r3, r3, #5
 8002b40:	2001      	movs	r0, #1
 8002b42:	fa00 f202 	lsl.w	r2, r0, r2
 8002b46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b4a:	bf00      	nop
 8002b4c:	370c      	adds	r7, #12
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop
 8002b58:	e000e100 	.word	0xe000e100

08002b5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b083      	sub	sp, #12
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	4603      	mov	r3, r0
 8002b64:	6039      	str	r1, [r7, #0]
 8002b66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	db0a      	blt.n	8002b86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	b2da      	uxtb	r2, r3
 8002b74:	490c      	ldr	r1, [pc, #48]	; (8002ba8 <__NVIC_SetPriority+0x4c>)
 8002b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b7a:	0112      	lsls	r2, r2, #4
 8002b7c:	b2d2      	uxtb	r2, r2
 8002b7e:	440b      	add	r3, r1
 8002b80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b84:	e00a      	b.n	8002b9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	b2da      	uxtb	r2, r3
 8002b8a:	4908      	ldr	r1, [pc, #32]	; (8002bac <__NVIC_SetPriority+0x50>)
 8002b8c:	79fb      	ldrb	r3, [r7, #7]
 8002b8e:	f003 030f 	and.w	r3, r3, #15
 8002b92:	3b04      	subs	r3, #4
 8002b94:	0112      	lsls	r2, r2, #4
 8002b96:	b2d2      	uxtb	r2, r2
 8002b98:	440b      	add	r3, r1
 8002b9a:	761a      	strb	r2, [r3, #24]
}
 8002b9c:	bf00      	nop
 8002b9e:	370c      	adds	r7, #12
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba6:	4770      	bx	lr
 8002ba8:	e000e100 	.word	0xe000e100
 8002bac:	e000ed00 	.word	0xe000ed00

08002bb0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b089      	sub	sp, #36	; 0x24
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	60f8      	str	r0, [r7, #12]
 8002bb8:	60b9      	str	r1, [r7, #8]
 8002bba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	f003 0307 	and.w	r3, r3, #7
 8002bc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bc4:	69fb      	ldr	r3, [r7, #28]
 8002bc6:	f1c3 0307 	rsb	r3, r3, #7
 8002bca:	2b04      	cmp	r3, #4
 8002bcc:	bf28      	it	cs
 8002bce:	2304      	movcs	r3, #4
 8002bd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bd2:	69fb      	ldr	r3, [r7, #28]
 8002bd4:	3304      	adds	r3, #4
 8002bd6:	2b06      	cmp	r3, #6
 8002bd8:	d902      	bls.n	8002be0 <NVIC_EncodePriority+0x30>
 8002bda:	69fb      	ldr	r3, [r7, #28]
 8002bdc:	3b03      	subs	r3, #3
 8002bde:	e000      	b.n	8002be2 <NVIC_EncodePriority+0x32>
 8002be0:	2300      	movs	r3, #0
 8002be2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002be4:	f04f 32ff 	mov.w	r2, #4294967295
 8002be8:	69bb      	ldr	r3, [r7, #24]
 8002bea:	fa02 f303 	lsl.w	r3, r2, r3
 8002bee:	43da      	mvns	r2, r3
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	401a      	ands	r2, r3
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bf8:	f04f 31ff 	mov.w	r1, #4294967295
 8002bfc:	697b      	ldr	r3, [r7, #20]
 8002bfe:	fa01 f303 	lsl.w	r3, r1, r3
 8002c02:	43d9      	mvns	r1, r3
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c08:	4313      	orrs	r3, r2
         );
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	3724      	adds	r7, #36	; 0x24
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr
	...

08002c18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b082      	sub	sp, #8
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	3b01      	subs	r3, #1
 8002c24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c28:	d301      	bcc.n	8002c2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e00f      	b.n	8002c4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c2e:	4a0a      	ldr	r2, [pc, #40]	; (8002c58 <SysTick_Config+0x40>)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	3b01      	subs	r3, #1
 8002c34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c36:	210f      	movs	r1, #15
 8002c38:	f04f 30ff 	mov.w	r0, #4294967295
 8002c3c:	f7ff ff8e 	bl	8002b5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c40:	4b05      	ldr	r3, [pc, #20]	; (8002c58 <SysTick_Config+0x40>)
 8002c42:	2200      	movs	r2, #0
 8002c44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c46:	4b04      	ldr	r3, [pc, #16]	; (8002c58 <SysTick_Config+0x40>)
 8002c48:	2207      	movs	r2, #7
 8002c4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c4c:	2300      	movs	r3, #0
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3708      	adds	r7, #8
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	e000e010 	.word	0xe000e010

08002c5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	f7ff ff29 	bl	8002abc <__NVIC_SetPriorityGrouping>
}
 8002c6a:	bf00      	nop
 8002c6c:	3708      	adds	r7, #8
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}

08002c72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c72:	b580      	push	{r7, lr}
 8002c74:	b086      	sub	sp, #24
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	4603      	mov	r3, r0
 8002c7a:	60b9      	str	r1, [r7, #8]
 8002c7c:	607a      	str	r2, [r7, #4]
 8002c7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c80:	2300      	movs	r3, #0
 8002c82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c84:	f7ff ff3e 	bl	8002b04 <__NVIC_GetPriorityGrouping>
 8002c88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c8a:	687a      	ldr	r2, [r7, #4]
 8002c8c:	68b9      	ldr	r1, [r7, #8]
 8002c8e:	6978      	ldr	r0, [r7, #20]
 8002c90:	f7ff ff8e 	bl	8002bb0 <NVIC_EncodePriority>
 8002c94:	4602      	mov	r2, r0
 8002c96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c9a:	4611      	mov	r1, r2
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f7ff ff5d 	bl	8002b5c <__NVIC_SetPriority>
}
 8002ca2:	bf00      	nop
 8002ca4:	3718      	adds	r7, #24
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}

08002caa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002caa:	b580      	push	{r7, lr}
 8002cac:	b082      	sub	sp, #8
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f7ff ff31 	bl	8002b20 <__NVIC_EnableIRQ>
}
 8002cbe:	bf00      	nop
 8002cc0:	3708      	adds	r7, #8
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}

08002cc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002cc6:	b580      	push	{r7, lr}
 8002cc8:	b082      	sub	sp, #8
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f7ff ffa2 	bl	8002c18 <SysTick_Config>
 8002cd4:	4603      	mov	r3, r0
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3708      	adds	r7, #8
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
	...

08002ce0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b086      	sub	sp, #24
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002cec:	f7ff fad8 	bl	80022a0 <HAL_GetTick>
 8002cf0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d101      	bne.n	8002cfc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e099      	b.n	8002e30 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2202      	movs	r2, #2
 8002d00:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2200      	movs	r2, #0
 8002d08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f022 0201 	bic.w	r2, r2, #1
 8002d1a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d1c:	e00f      	b.n	8002d3e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d1e:	f7ff fabf 	bl	80022a0 <HAL_GetTick>
 8002d22:	4602      	mov	r2, r0
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	1ad3      	subs	r3, r2, r3
 8002d28:	2b05      	cmp	r3, #5
 8002d2a:	d908      	bls.n	8002d3e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2220      	movs	r2, #32
 8002d30:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2203      	movs	r2, #3
 8002d36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002d3a:	2303      	movs	r3, #3
 8002d3c:	e078      	b.n	8002e30 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0301 	and.w	r3, r3, #1
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d1e8      	bne.n	8002d1e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d54:	697a      	ldr	r2, [r7, #20]
 8002d56:	4b38      	ldr	r3, [pc, #224]	; (8002e38 <HAL_DMA_Init+0x158>)
 8002d58:	4013      	ands	r3, r2
 8002d5a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	685a      	ldr	r2, [r3, #4]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	691b      	ldr	r3, [r3, #16]
 8002d70:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d76:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	699b      	ldr	r3, [r3, #24]
 8002d7c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d82:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6a1b      	ldr	r3, [r3, #32]
 8002d88:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d8a:	697a      	ldr	r2, [r7, #20]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d94:	2b04      	cmp	r3, #4
 8002d96:	d107      	bne.n	8002da8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da0:	4313      	orrs	r3, r2
 8002da2:	697a      	ldr	r2, [r7, #20]
 8002da4:	4313      	orrs	r3, r2
 8002da6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	697a      	ldr	r2, [r7, #20]
 8002dae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	695b      	ldr	r3, [r3, #20]
 8002db6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	f023 0307 	bic.w	r3, r3, #7
 8002dbe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc4:	697a      	ldr	r2, [r7, #20]
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dce:	2b04      	cmp	r3, #4
 8002dd0:	d117      	bne.n	8002e02 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dd6:	697a      	ldr	r2, [r7, #20]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d00e      	beq.n	8002e02 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	f000 fa6f 	bl	80032c8 <DMA_CheckFifoParam>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d008      	beq.n	8002e02 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2240      	movs	r2, #64	; 0x40
 8002df4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2201      	movs	r2, #1
 8002dfa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e016      	b.n	8002e30 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	697a      	ldr	r2, [r7, #20]
 8002e08:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f000 fa26 	bl	800325c <DMA_CalcBaseAndBitshift>
 8002e10:	4603      	mov	r3, r0
 8002e12:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e18:	223f      	movs	r2, #63	; 0x3f
 8002e1a:	409a      	lsls	r2, r3
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2200      	movs	r2, #0
 8002e24:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2201      	movs	r2, #1
 8002e2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002e2e:	2300      	movs	r3, #0
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	3718      	adds	r7, #24
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	f010803f 	.word	0xf010803f

08002e3c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b086      	sub	sp, #24
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	60f8      	str	r0, [r7, #12]
 8002e44:	60b9      	str	r1, [r7, #8]
 8002e46:	607a      	str	r2, [r7, #4]
 8002e48:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e52:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002e5a:	2b01      	cmp	r3, #1
 8002e5c:	d101      	bne.n	8002e62 <HAL_DMA_Start_IT+0x26>
 8002e5e:	2302      	movs	r3, #2
 8002e60:	e040      	b.n	8002ee4 <HAL_DMA_Start_IT+0xa8>
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	2201      	movs	r2, #1
 8002e66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	2b01      	cmp	r3, #1
 8002e74:	d12f      	bne.n	8002ed6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2202      	movs	r2, #2
 8002e7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2200      	movs	r2, #0
 8002e82:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	687a      	ldr	r2, [r7, #4]
 8002e88:	68b9      	ldr	r1, [r7, #8]
 8002e8a:	68f8      	ldr	r0, [r7, #12]
 8002e8c:	f000 f9b8 	bl	8003200 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e94:	223f      	movs	r2, #63	; 0x3f
 8002e96:	409a      	lsls	r2, r3
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f042 0216 	orr.w	r2, r2, #22
 8002eaa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d007      	beq.n	8002ec4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f042 0208 	orr.w	r2, r2, #8
 8002ec2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f042 0201 	orr.w	r2, r2, #1
 8002ed2:	601a      	str	r2, [r3, #0]
 8002ed4:	e005      	b.n	8002ee2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002ede:	2302      	movs	r3, #2
 8002ee0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002ee2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3718      	adds	r7, #24
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}

08002eec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b086      	sub	sp, #24
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002ef8:	4b8e      	ldr	r3, [pc, #568]	; (8003134 <HAL_DMA_IRQHandler+0x248>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a8e      	ldr	r2, [pc, #568]	; (8003138 <HAL_DMA_IRQHandler+0x24c>)
 8002efe:	fba2 2303 	umull	r2, r3, r2, r3
 8002f02:	0a9b      	lsrs	r3, r3, #10
 8002f04:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f0a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f16:	2208      	movs	r2, #8
 8002f18:	409a      	lsls	r2, r3
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d01a      	beq.n	8002f58 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 0304 	and.w	r3, r3, #4
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d013      	beq.n	8002f58 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f022 0204 	bic.w	r2, r2, #4
 8002f3e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f44:	2208      	movs	r2, #8
 8002f46:	409a      	lsls	r2, r3
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f50:	f043 0201 	orr.w	r2, r3, #1
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	409a      	lsls	r2, r3
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	4013      	ands	r3, r2
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d012      	beq.n	8002f8e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	695b      	ldr	r3, [r3, #20]
 8002f6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d00b      	beq.n	8002f8e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	409a      	lsls	r2, r3
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f86:	f043 0202 	orr.w	r2, r3, #2
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f92:	2204      	movs	r2, #4
 8002f94:	409a      	lsls	r2, r3
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	4013      	ands	r3, r2
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d012      	beq.n	8002fc4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 0302 	and.w	r3, r3, #2
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d00b      	beq.n	8002fc4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fb0:	2204      	movs	r2, #4
 8002fb2:	409a      	lsls	r2, r3
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fbc:	f043 0204 	orr.w	r2, r3, #4
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fc8:	2210      	movs	r2, #16
 8002fca:	409a      	lsls	r2, r3
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	4013      	ands	r3, r2
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d043      	beq.n	800305c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 0308 	and.w	r3, r3, #8
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d03c      	beq.n	800305c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fe6:	2210      	movs	r2, #16
 8002fe8:	409a      	lsls	r2, r3
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d018      	beq.n	800302e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003006:	2b00      	cmp	r3, #0
 8003008:	d108      	bne.n	800301c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300e:	2b00      	cmp	r3, #0
 8003010:	d024      	beq.n	800305c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	4798      	blx	r3
 800301a:	e01f      	b.n	800305c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003020:	2b00      	cmp	r3, #0
 8003022:	d01b      	beq.n	800305c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003028:	6878      	ldr	r0, [r7, #4]
 800302a:	4798      	blx	r3
 800302c:	e016      	b.n	800305c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003038:	2b00      	cmp	r3, #0
 800303a:	d107      	bne.n	800304c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	681a      	ldr	r2, [r3, #0]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f022 0208 	bic.w	r2, r2, #8
 800304a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003050:	2b00      	cmp	r3, #0
 8003052:	d003      	beq.n	800305c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003058:	6878      	ldr	r0, [r7, #4]
 800305a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003060:	2220      	movs	r2, #32
 8003062:	409a      	lsls	r2, r3
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	4013      	ands	r3, r2
 8003068:	2b00      	cmp	r3, #0
 800306a:	f000 808f 	beq.w	800318c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 0310 	and.w	r3, r3, #16
 8003078:	2b00      	cmp	r3, #0
 800307a:	f000 8087 	beq.w	800318c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003082:	2220      	movs	r2, #32
 8003084:	409a      	lsls	r2, r3
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003090:	b2db      	uxtb	r3, r3
 8003092:	2b05      	cmp	r3, #5
 8003094:	d136      	bne.n	8003104 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f022 0216 	bic.w	r2, r2, #22
 80030a4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	695a      	ldr	r2, [r3, #20]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80030b4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d103      	bne.n	80030c6 <HAL_DMA_IRQHandler+0x1da>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d007      	beq.n	80030d6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f022 0208 	bic.w	r2, r2, #8
 80030d4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030da:	223f      	movs	r2, #63	; 0x3f
 80030dc:	409a      	lsls	r2, r3
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2201      	movs	r2, #1
 80030e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d07e      	beq.n	80031f8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	4798      	blx	r3
        }
        return;
 8003102:	e079      	b.n	80031f8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d01d      	beq.n	800314e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800311c:	2b00      	cmp	r3, #0
 800311e:	d10d      	bne.n	800313c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003124:	2b00      	cmp	r3, #0
 8003126:	d031      	beq.n	800318c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	4798      	blx	r3
 8003130:	e02c      	b.n	800318c <HAL_DMA_IRQHandler+0x2a0>
 8003132:	bf00      	nop
 8003134:	20000000 	.word	0x20000000
 8003138:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003140:	2b00      	cmp	r3, #0
 8003142:	d023      	beq.n	800318c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003148:	6878      	ldr	r0, [r7, #4]
 800314a:	4798      	blx	r3
 800314c:	e01e      	b.n	800318c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003158:	2b00      	cmp	r3, #0
 800315a:	d10f      	bne.n	800317c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f022 0210 	bic.w	r2, r2, #16
 800316a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2201      	movs	r2, #1
 8003170:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2200      	movs	r2, #0
 8003178:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003180:	2b00      	cmp	r3, #0
 8003182:	d003      	beq.n	800318c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003188:	6878      	ldr	r0, [r7, #4]
 800318a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003190:	2b00      	cmp	r3, #0
 8003192:	d032      	beq.n	80031fa <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003198:	f003 0301 	and.w	r3, r3, #1
 800319c:	2b00      	cmp	r3, #0
 800319e:	d022      	beq.n	80031e6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2205      	movs	r2, #5
 80031a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f022 0201 	bic.w	r2, r2, #1
 80031b6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	3301      	adds	r3, #1
 80031bc:	60bb      	str	r3, [r7, #8]
 80031be:	697a      	ldr	r2, [r7, #20]
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d307      	bcc.n	80031d4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0301 	and.w	r3, r3, #1
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d1f2      	bne.n	80031b8 <HAL_DMA_IRQHandler+0x2cc>
 80031d2:	e000      	b.n	80031d6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80031d4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2201      	movs	r2, #1
 80031da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d005      	beq.n	80031fa <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031f2:	6878      	ldr	r0, [r7, #4]
 80031f4:	4798      	blx	r3
 80031f6:	e000      	b.n	80031fa <HAL_DMA_IRQHandler+0x30e>
        return;
 80031f8:	bf00      	nop
    }
  }
}
 80031fa:	3718      	adds	r7, #24
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}

08003200 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003200:	b480      	push	{r7}
 8003202:	b085      	sub	sp, #20
 8003204:	af00      	add	r7, sp, #0
 8003206:	60f8      	str	r0, [r7, #12]
 8003208:	60b9      	str	r1, [r7, #8]
 800320a:	607a      	str	r2, [r7, #4]
 800320c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800321c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	683a      	ldr	r2, [r7, #0]
 8003224:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	2b40      	cmp	r3, #64	; 0x40
 800322c:	d108      	bne.n	8003240 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	68ba      	ldr	r2, [r7, #8]
 800323c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800323e:	e007      	b.n	8003250 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	68ba      	ldr	r2, [r7, #8]
 8003246:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	687a      	ldr	r2, [r7, #4]
 800324e:	60da      	str	r2, [r3, #12]
}
 8003250:	bf00      	nop
 8003252:	3714      	adds	r7, #20
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800325c:	b480      	push	{r7}
 800325e:	b085      	sub	sp, #20
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	b2db      	uxtb	r3, r3
 800326a:	3b10      	subs	r3, #16
 800326c:	4a14      	ldr	r2, [pc, #80]	; (80032c0 <DMA_CalcBaseAndBitshift+0x64>)
 800326e:	fba2 2303 	umull	r2, r3, r2, r3
 8003272:	091b      	lsrs	r3, r3, #4
 8003274:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003276:	4a13      	ldr	r2, [pc, #76]	; (80032c4 <DMA_CalcBaseAndBitshift+0x68>)
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	4413      	add	r3, r2
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	461a      	mov	r2, r3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2b03      	cmp	r3, #3
 8003288:	d909      	bls.n	800329e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003292:	f023 0303 	bic.w	r3, r3, #3
 8003296:	1d1a      	adds	r2, r3, #4
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	659a      	str	r2, [r3, #88]	; 0x58
 800329c:	e007      	b.n	80032ae <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80032a6:	f023 0303 	bic.w	r3, r3, #3
 80032aa:	687a      	ldr	r2, [r7, #4]
 80032ac:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3714      	adds	r7, #20
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	aaaaaaab 	.word	0xaaaaaaab
 80032c4:	08009238 	.word	0x08009238

080032c8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b085      	sub	sp, #20
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032d0:	2300      	movs	r3, #0
 80032d2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032d8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	699b      	ldr	r3, [r3, #24]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d11f      	bne.n	8003322 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	2b03      	cmp	r3, #3
 80032e6:	d856      	bhi.n	8003396 <DMA_CheckFifoParam+0xce>
 80032e8:	a201      	add	r2, pc, #4	; (adr r2, 80032f0 <DMA_CheckFifoParam+0x28>)
 80032ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032ee:	bf00      	nop
 80032f0:	08003301 	.word	0x08003301
 80032f4:	08003313 	.word	0x08003313
 80032f8:	08003301 	.word	0x08003301
 80032fc:	08003397 	.word	0x08003397
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003304:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003308:	2b00      	cmp	r3, #0
 800330a:	d046      	beq.n	800339a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003310:	e043      	b.n	800339a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003316:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800331a:	d140      	bne.n	800339e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003320:	e03d      	b.n	800339e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	699b      	ldr	r3, [r3, #24]
 8003326:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800332a:	d121      	bne.n	8003370 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	2b03      	cmp	r3, #3
 8003330:	d837      	bhi.n	80033a2 <DMA_CheckFifoParam+0xda>
 8003332:	a201      	add	r2, pc, #4	; (adr r2, 8003338 <DMA_CheckFifoParam+0x70>)
 8003334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003338:	08003349 	.word	0x08003349
 800333c:	0800334f 	.word	0x0800334f
 8003340:	08003349 	.word	0x08003349
 8003344:	08003361 	.word	0x08003361
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	73fb      	strb	r3, [r7, #15]
      break;
 800334c:	e030      	b.n	80033b0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003352:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d025      	beq.n	80033a6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800335e:	e022      	b.n	80033a6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003364:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003368:	d11f      	bne.n	80033aa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800336e:	e01c      	b.n	80033aa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	2b02      	cmp	r3, #2
 8003374:	d903      	bls.n	800337e <DMA_CheckFifoParam+0xb6>
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	2b03      	cmp	r3, #3
 800337a:	d003      	beq.n	8003384 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800337c:	e018      	b.n	80033b0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	73fb      	strb	r3, [r7, #15]
      break;
 8003382:	e015      	b.n	80033b0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003388:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800338c:	2b00      	cmp	r3, #0
 800338e:	d00e      	beq.n	80033ae <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	73fb      	strb	r3, [r7, #15]
      break;
 8003394:	e00b      	b.n	80033ae <DMA_CheckFifoParam+0xe6>
      break;
 8003396:	bf00      	nop
 8003398:	e00a      	b.n	80033b0 <DMA_CheckFifoParam+0xe8>
      break;
 800339a:	bf00      	nop
 800339c:	e008      	b.n	80033b0 <DMA_CheckFifoParam+0xe8>
      break;
 800339e:	bf00      	nop
 80033a0:	e006      	b.n	80033b0 <DMA_CheckFifoParam+0xe8>
      break;
 80033a2:	bf00      	nop
 80033a4:	e004      	b.n	80033b0 <DMA_CheckFifoParam+0xe8>
      break;
 80033a6:	bf00      	nop
 80033a8:	e002      	b.n	80033b0 <DMA_CheckFifoParam+0xe8>
      break;   
 80033aa:	bf00      	nop
 80033ac:	e000      	b.n	80033b0 <DMA_CheckFifoParam+0xe8>
      break;
 80033ae:	bf00      	nop
    }
  } 
  
  return status; 
 80033b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3714      	adds	r7, #20
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr
 80033be:	bf00      	nop

080033c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b089      	sub	sp, #36	; 0x24
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033ca:	2300      	movs	r3, #0
 80033cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80033ce:	2300      	movs	r3, #0
 80033d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80033d2:	2300      	movs	r3, #0
 80033d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033d6:	2300      	movs	r3, #0
 80033d8:	61fb      	str	r3, [r7, #28]
 80033da:	e159      	b.n	8003690 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80033dc:	2201      	movs	r2, #1
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	fa02 f303 	lsl.w	r3, r2, r3
 80033e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	697a      	ldr	r2, [r7, #20]
 80033ec:	4013      	ands	r3, r2
 80033ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80033f0:	693a      	ldr	r2, [r7, #16]
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	429a      	cmp	r2, r3
 80033f6:	f040 8148 	bne.w	800368a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	f003 0303 	and.w	r3, r3, #3
 8003402:	2b01      	cmp	r3, #1
 8003404:	d005      	beq.n	8003412 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800340e:	2b02      	cmp	r3, #2
 8003410:	d130      	bne.n	8003474 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	005b      	lsls	r3, r3, #1
 800341c:	2203      	movs	r2, #3
 800341e:	fa02 f303 	lsl.w	r3, r2, r3
 8003422:	43db      	mvns	r3, r3
 8003424:	69ba      	ldr	r2, [r7, #24]
 8003426:	4013      	ands	r3, r2
 8003428:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	68da      	ldr	r2, [r3, #12]
 800342e:	69fb      	ldr	r3, [r7, #28]
 8003430:	005b      	lsls	r3, r3, #1
 8003432:	fa02 f303 	lsl.w	r3, r2, r3
 8003436:	69ba      	ldr	r2, [r7, #24]
 8003438:	4313      	orrs	r3, r2
 800343a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	69ba      	ldr	r2, [r7, #24]
 8003440:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003448:	2201      	movs	r2, #1
 800344a:	69fb      	ldr	r3, [r7, #28]
 800344c:	fa02 f303 	lsl.w	r3, r2, r3
 8003450:	43db      	mvns	r3, r3
 8003452:	69ba      	ldr	r2, [r7, #24]
 8003454:	4013      	ands	r3, r2
 8003456:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	091b      	lsrs	r3, r3, #4
 800345e:	f003 0201 	and.w	r2, r3, #1
 8003462:	69fb      	ldr	r3, [r7, #28]
 8003464:	fa02 f303 	lsl.w	r3, r2, r3
 8003468:	69ba      	ldr	r2, [r7, #24]
 800346a:	4313      	orrs	r3, r2
 800346c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	69ba      	ldr	r2, [r7, #24]
 8003472:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f003 0303 	and.w	r3, r3, #3
 800347c:	2b03      	cmp	r3, #3
 800347e:	d017      	beq.n	80034b0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	005b      	lsls	r3, r3, #1
 800348a:	2203      	movs	r2, #3
 800348c:	fa02 f303 	lsl.w	r3, r2, r3
 8003490:	43db      	mvns	r3, r3
 8003492:	69ba      	ldr	r2, [r7, #24]
 8003494:	4013      	ands	r3, r2
 8003496:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	689a      	ldr	r2, [r3, #8]
 800349c:	69fb      	ldr	r3, [r7, #28]
 800349e:	005b      	lsls	r3, r3, #1
 80034a0:	fa02 f303 	lsl.w	r3, r2, r3
 80034a4:	69ba      	ldr	r2, [r7, #24]
 80034a6:	4313      	orrs	r3, r2
 80034a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	69ba      	ldr	r2, [r7, #24]
 80034ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	f003 0303 	and.w	r3, r3, #3
 80034b8:	2b02      	cmp	r3, #2
 80034ba:	d123      	bne.n	8003504 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80034bc:	69fb      	ldr	r3, [r7, #28]
 80034be:	08da      	lsrs	r2, r3, #3
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	3208      	adds	r2, #8
 80034c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	f003 0307 	and.w	r3, r3, #7
 80034d0:	009b      	lsls	r3, r3, #2
 80034d2:	220f      	movs	r2, #15
 80034d4:	fa02 f303 	lsl.w	r3, r2, r3
 80034d8:	43db      	mvns	r3, r3
 80034da:	69ba      	ldr	r2, [r7, #24]
 80034dc:	4013      	ands	r3, r2
 80034de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	691a      	ldr	r2, [r3, #16]
 80034e4:	69fb      	ldr	r3, [r7, #28]
 80034e6:	f003 0307 	and.w	r3, r3, #7
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	fa02 f303 	lsl.w	r3, r2, r3
 80034f0:	69ba      	ldr	r2, [r7, #24]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	08da      	lsrs	r2, r3, #3
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	3208      	adds	r2, #8
 80034fe:	69b9      	ldr	r1, [r7, #24]
 8003500:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800350a:	69fb      	ldr	r3, [r7, #28]
 800350c:	005b      	lsls	r3, r3, #1
 800350e:	2203      	movs	r2, #3
 8003510:	fa02 f303 	lsl.w	r3, r2, r3
 8003514:	43db      	mvns	r3, r3
 8003516:	69ba      	ldr	r2, [r7, #24]
 8003518:	4013      	ands	r3, r2
 800351a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	f003 0203 	and.w	r2, r3, #3
 8003524:	69fb      	ldr	r3, [r7, #28]
 8003526:	005b      	lsls	r3, r3, #1
 8003528:	fa02 f303 	lsl.w	r3, r2, r3
 800352c:	69ba      	ldr	r2, [r7, #24]
 800352e:	4313      	orrs	r3, r2
 8003530:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	69ba      	ldr	r2, [r7, #24]
 8003536:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003540:	2b00      	cmp	r3, #0
 8003542:	f000 80a2 	beq.w	800368a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003546:	2300      	movs	r3, #0
 8003548:	60fb      	str	r3, [r7, #12]
 800354a:	4b57      	ldr	r3, [pc, #348]	; (80036a8 <HAL_GPIO_Init+0x2e8>)
 800354c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800354e:	4a56      	ldr	r2, [pc, #344]	; (80036a8 <HAL_GPIO_Init+0x2e8>)
 8003550:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003554:	6453      	str	r3, [r2, #68]	; 0x44
 8003556:	4b54      	ldr	r3, [pc, #336]	; (80036a8 <HAL_GPIO_Init+0x2e8>)
 8003558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800355a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800355e:	60fb      	str	r3, [r7, #12]
 8003560:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003562:	4a52      	ldr	r2, [pc, #328]	; (80036ac <HAL_GPIO_Init+0x2ec>)
 8003564:	69fb      	ldr	r3, [r7, #28]
 8003566:	089b      	lsrs	r3, r3, #2
 8003568:	3302      	adds	r3, #2
 800356a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800356e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	f003 0303 	and.w	r3, r3, #3
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	220f      	movs	r2, #15
 800357a:	fa02 f303 	lsl.w	r3, r2, r3
 800357e:	43db      	mvns	r3, r3
 8003580:	69ba      	ldr	r2, [r7, #24]
 8003582:	4013      	ands	r3, r2
 8003584:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	4a49      	ldr	r2, [pc, #292]	; (80036b0 <HAL_GPIO_Init+0x2f0>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d019      	beq.n	80035c2 <HAL_GPIO_Init+0x202>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	4a48      	ldr	r2, [pc, #288]	; (80036b4 <HAL_GPIO_Init+0x2f4>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d013      	beq.n	80035be <HAL_GPIO_Init+0x1fe>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	4a47      	ldr	r2, [pc, #284]	; (80036b8 <HAL_GPIO_Init+0x2f8>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d00d      	beq.n	80035ba <HAL_GPIO_Init+0x1fa>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	4a46      	ldr	r2, [pc, #280]	; (80036bc <HAL_GPIO_Init+0x2fc>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d007      	beq.n	80035b6 <HAL_GPIO_Init+0x1f6>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4a45      	ldr	r2, [pc, #276]	; (80036c0 <HAL_GPIO_Init+0x300>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d101      	bne.n	80035b2 <HAL_GPIO_Init+0x1f2>
 80035ae:	2304      	movs	r3, #4
 80035b0:	e008      	b.n	80035c4 <HAL_GPIO_Init+0x204>
 80035b2:	2307      	movs	r3, #7
 80035b4:	e006      	b.n	80035c4 <HAL_GPIO_Init+0x204>
 80035b6:	2303      	movs	r3, #3
 80035b8:	e004      	b.n	80035c4 <HAL_GPIO_Init+0x204>
 80035ba:	2302      	movs	r3, #2
 80035bc:	e002      	b.n	80035c4 <HAL_GPIO_Init+0x204>
 80035be:	2301      	movs	r3, #1
 80035c0:	e000      	b.n	80035c4 <HAL_GPIO_Init+0x204>
 80035c2:	2300      	movs	r3, #0
 80035c4:	69fa      	ldr	r2, [r7, #28]
 80035c6:	f002 0203 	and.w	r2, r2, #3
 80035ca:	0092      	lsls	r2, r2, #2
 80035cc:	4093      	lsls	r3, r2
 80035ce:	69ba      	ldr	r2, [r7, #24]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80035d4:	4935      	ldr	r1, [pc, #212]	; (80036ac <HAL_GPIO_Init+0x2ec>)
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	089b      	lsrs	r3, r3, #2
 80035da:	3302      	adds	r3, #2
 80035dc:	69ba      	ldr	r2, [r7, #24]
 80035de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80035e2:	4b38      	ldr	r3, [pc, #224]	; (80036c4 <HAL_GPIO_Init+0x304>)
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	43db      	mvns	r3, r3
 80035ec:	69ba      	ldr	r2, [r7, #24]
 80035ee:	4013      	ands	r3, r2
 80035f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d003      	beq.n	8003606 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80035fe:	69ba      	ldr	r2, [r7, #24]
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	4313      	orrs	r3, r2
 8003604:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003606:	4a2f      	ldr	r2, [pc, #188]	; (80036c4 <HAL_GPIO_Init+0x304>)
 8003608:	69bb      	ldr	r3, [r7, #24]
 800360a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800360c:	4b2d      	ldr	r3, [pc, #180]	; (80036c4 <HAL_GPIO_Init+0x304>)
 800360e:	68db      	ldr	r3, [r3, #12]
 8003610:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003612:	693b      	ldr	r3, [r7, #16]
 8003614:	43db      	mvns	r3, r3
 8003616:	69ba      	ldr	r2, [r7, #24]
 8003618:	4013      	ands	r3, r2
 800361a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003624:	2b00      	cmp	r3, #0
 8003626:	d003      	beq.n	8003630 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003628:	69ba      	ldr	r2, [r7, #24]
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	4313      	orrs	r3, r2
 800362e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003630:	4a24      	ldr	r2, [pc, #144]	; (80036c4 <HAL_GPIO_Init+0x304>)
 8003632:	69bb      	ldr	r3, [r7, #24]
 8003634:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003636:	4b23      	ldr	r3, [pc, #140]	; (80036c4 <HAL_GPIO_Init+0x304>)
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	43db      	mvns	r3, r3
 8003640:	69ba      	ldr	r2, [r7, #24]
 8003642:	4013      	ands	r3, r2
 8003644:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800364e:	2b00      	cmp	r3, #0
 8003650:	d003      	beq.n	800365a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003652:	69ba      	ldr	r2, [r7, #24]
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	4313      	orrs	r3, r2
 8003658:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800365a:	4a1a      	ldr	r2, [pc, #104]	; (80036c4 <HAL_GPIO_Init+0x304>)
 800365c:	69bb      	ldr	r3, [r7, #24]
 800365e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003660:	4b18      	ldr	r3, [pc, #96]	; (80036c4 <HAL_GPIO_Init+0x304>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	43db      	mvns	r3, r3
 800366a:	69ba      	ldr	r2, [r7, #24]
 800366c:	4013      	ands	r3, r2
 800366e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003678:	2b00      	cmp	r3, #0
 800367a:	d003      	beq.n	8003684 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800367c:	69ba      	ldr	r2, [r7, #24]
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	4313      	orrs	r3, r2
 8003682:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003684:	4a0f      	ldr	r2, [pc, #60]	; (80036c4 <HAL_GPIO_Init+0x304>)
 8003686:	69bb      	ldr	r3, [r7, #24]
 8003688:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800368a:	69fb      	ldr	r3, [r7, #28]
 800368c:	3301      	adds	r3, #1
 800368e:	61fb      	str	r3, [r7, #28]
 8003690:	69fb      	ldr	r3, [r7, #28]
 8003692:	2b0f      	cmp	r3, #15
 8003694:	f67f aea2 	bls.w	80033dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003698:	bf00      	nop
 800369a:	bf00      	nop
 800369c:	3724      	adds	r7, #36	; 0x24
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr
 80036a6:	bf00      	nop
 80036a8:	40023800 	.word	0x40023800
 80036ac:	40013800 	.word	0x40013800
 80036b0:	40020000 	.word	0x40020000
 80036b4:	40020400 	.word	0x40020400
 80036b8:	40020800 	.word	0x40020800
 80036bc:	40020c00 	.word	0x40020c00
 80036c0:	40021000 	.word	0x40021000
 80036c4:	40013c00 	.word	0x40013c00

080036c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
 80036d0:	460b      	mov	r3, r1
 80036d2:	807b      	strh	r3, [r7, #2]
 80036d4:	4613      	mov	r3, r2
 80036d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80036d8:	787b      	ldrb	r3, [r7, #1]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d003      	beq.n	80036e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80036de:	887a      	ldrh	r2, [r7, #2]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80036e4:	e003      	b.n	80036ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80036e6:	887b      	ldrh	r3, [r7, #2]
 80036e8:	041a      	lsls	r2, r3, #16
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	619a      	str	r2, [r3, #24]
}
 80036ee:	bf00      	nop
 80036f0:	370c      	adds	r7, #12
 80036f2:	46bd      	mov	sp, r7
 80036f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f8:	4770      	bx	lr

080036fa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80036fa:	b480      	push	{r7}
 80036fc:	b085      	sub	sp, #20
 80036fe:	af00      	add	r7, sp, #0
 8003700:	6078      	str	r0, [r7, #4]
 8003702:	460b      	mov	r3, r1
 8003704:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	695b      	ldr	r3, [r3, #20]
 800370a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800370c:	887a      	ldrh	r2, [r7, #2]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	4013      	ands	r3, r2
 8003712:	041a      	lsls	r2, r3, #16
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	43d9      	mvns	r1, r3
 8003718:	887b      	ldrh	r3, [r7, #2]
 800371a:	400b      	ands	r3, r1
 800371c:	431a      	orrs	r2, r3
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	619a      	str	r2, [r3, #24]
}
 8003722:	bf00      	nop
 8003724:	3714      	adds	r7, #20
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr
	...

08003730 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b082      	sub	sp, #8
 8003734:	af00      	add	r7, sp, #0
 8003736:	4603      	mov	r3, r0
 8003738:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800373a:	4b08      	ldr	r3, [pc, #32]	; (800375c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800373c:	695a      	ldr	r2, [r3, #20]
 800373e:	88fb      	ldrh	r3, [r7, #6]
 8003740:	4013      	ands	r3, r2
 8003742:	2b00      	cmp	r3, #0
 8003744:	d006      	beq.n	8003754 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003746:	4a05      	ldr	r2, [pc, #20]	; (800375c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003748:	88fb      	ldrh	r3, [r7, #6]
 800374a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800374c:	88fb      	ldrh	r3, [r7, #6]
 800374e:	4618      	mov	r0, r3
 8003750:	f7fe f89e 	bl	8001890 <HAL_GPIO_EXTI_Callback>
  }
}
 8003754:	bf00      	nop
 8003756:	3708      	adds	r7, #8
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}
 800375c:	40013c00 	.word	0x40013c00

08003760 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b084      	sub	sp, #16
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d101      	bne.n	8003772 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800376e:	2301      	movs	r3, #1
 8003770:	e12b      	b.n	80039ca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003778:	b2db      	uxtb	r3, r3
 800377a:	2b00      	cmp	r3, #0
 800377c:	d106      	bne.n	800378c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2200      	movs	r2, #0
 8003782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f7fe f9c4 	bl	8001b14 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2224      	movs	r2, #36	; 0x24
 8003790:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f022 0201 	bic.w	r2, r2, #1
 80037a2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80037b2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80037c2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80037c4:	f000 fd80 	bl	80042c8 <HAL_RCC_GetPCLK1Freq>
 80037c8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	4a81      	ldr	r2, [pc, #516]	; (80039d4 <HAL_I2C_Init+0x274>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d807      	bhi.n	80037e4 <HAL_I2C_Init+0x84>
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	4a80      	ldr	r2, [pc, #512]	; (80039d8 <HAL_I2C_Init+0x278>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	bf94      	ite	ls
 80037dc:	2301      	movls	r3, #1
 80037de:	2300      	movhi	r3, #0
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	e006      	b.n	80037f2 <HAL_I2C_Init+0x92>
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	4a7d      	ldr	r2, [pc, #500]	; (80039dc <HAL_I2C_Init+0x27c>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	bf94      	ite	ls
 80037ec:	2301      	movls	r3, #1
 80037ee:	2300      	movhi	r3, #0
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d001      	beq.n	80037fa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e0e7      	b.n	80039ca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	4a78      	ldr	r2, [pc, #480]	; (80039e0 <HAL_I2C_Init+0x280>)
 80037fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003802:	0c9b      	lsrs	r3, r3, #18
 8003804:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	68ba      	ldr	r2, [r7, #8]
 8003816:	430a      	orrs	r2, r1
 8003818:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	6a1b      	ldr	r3, [r3, #32]
 8003820:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	4a6a      	ldr	r2, [pc, #424]	; (80039d4 <HAL_I2C_Init+0x274>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d802      	bhi.n	8003834 <HAL_I2C_Init+0xd4>
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	3301      	adds	r3, #1
 8003832:	e009      	b.n	8003848 <HAL_I2C_Init+0xe8>
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800383a:	fb02 f303 	mul.w	r3, r2, r3
 800383e:	4a69      	ldr	r2, [pc, #420]	; (80039e4 <HAL_I2C_Init+0x284>)
 8003840:	fba2 2303 	umull	r2, r3, r2, r3
 8003844:	099b      	lsrs	r3, r3, #6
 8003846:	3301      	adds	r3, #1
 8003848:	687a      	ldr	r2, [r7, #4]
 800384a:	6812      	ldr	r2, [r2, #0]
 800384c:	430b      	orrs	r3, r1
 800384e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	69db      	ldr	r3, [r3, #28]
 8003856:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800385a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	495c      	ldr	r1, [pc, #368]	; (80039d4 <HAL_I2C_Init+0x274>)
 8003864:	428b      	cmp	r3, r1
 8003866:	d819      	bhi.n	800389c <HAL_I2C_Init+0x13c>
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	1e59      	subs	r1, r3, #1
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	005b      	lsls	r3, r3, #1
 8003872:	fbb1 f3f3 	udiv	r3, r1, r3
 8003876:	1c59      	adds	r1, r3, #1
 8003878:	f640 73fc 	movw	r3, #4092	; 0xffc
 800387c:	400b      	ands	r3, r1
 800387e:	2b00      	cmp	r3, #0
 8003880:	d00a      	beq.n	8003898 <HAL_I2C_Init+0x138>
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	1e59      	subs	r1, r3, #1
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	005b      	lsls	r3, r3, #1
 800388c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003890:	3301      	adds	r3, #1
 8003892:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003896:	e051      	b.n	800393c <HAL_I2C_Init+0x1dc>
 8003898:	2304      	movs	r3, #4
 800389a:	e04f      	b.n	800393c <HAL_I2C_Init+0x1dc>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	689b      	ldr	r3, [r3, #8]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d111      	bne.n	80038c8 <HAL_I2C_Init+0x168>
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	1e58      	subs	r0, r3, #1
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6859      	ldr	r1, [r3, #4]
 80038ac:	460b      	mov	r3, r1
 80038ae:	005b      	lsls	r3, r3, #1
 80038b0:	440b      	add	r3, r1
 80038b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80038b6:	3301      	adds	r3, #1
 80038b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038bc:	2b00      	cmp	r3, #0
 80038be:	bf0c      	ite	eq
 80038c0:	2301      	moveq	r3, #1
 80038c2:	2300      	movne	r3, #0
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	e012      	b.n	80038ee <HAL_I2C_Init+0x18e>
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	1e58      	subs	r0, r3, #1
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6859      	ldr	r1, [r3, #4]
 80038d0:	460b      	mov	r3, r1
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	440b      	add	r3, r1
 80038d6:	0099      	lsls	r1, r3, #2
 80038d8:	440b      	add	r3, r1
 80038da:	fbb0 f3f3 	udiv	r3, r0, r3
 80038de:	3301      	adds	r3, #1
 80038e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	bf0c      	ite	eq
 80038e8:	2301      	moveq	r3, #1
 80038ea:	2300      	movne	r3, #0
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d001      	beq.n	80038f6 <HAL_I2C_Init+0x196>
 80038f2:	2301      	movs	r3, #1
 80038f4:	e022      	b.n	800393c <HAL_I2C_Init+0x1dc>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d10e      	bne.n	800391c <HAL_I2C_Init+0x1bc>
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	1e58      	subs	r0, r3, #1
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6859      	ldr	r1, [r3, #4]
 8003906:	460b      	mov	r3, r1
 8003908:	005b      	lsls	r3, r3, #1
 800390a:	440b      	add	r3, r1
 800390c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003910:	3301      	adds	r3, #1
 8003912:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003916:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800391a:	e00f      	b.n	800393c <HAL_I2C_Init+0x1dc>
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	1e58      	subs	r0, r3, #1
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6859      	ldr	r1, [r3, #4]
 8003924:	460b      	mov	r3, r1
 8003926:	009b      	lsls	r3, r3, #2
 8003928:	440b      	add	r3, r1
 800392a:	0099      	lsls	r1, r3, #2
 800392c:	440b      	add	r3, r1
 800392e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003932:	3301      	adds	r3, #1
 8003934:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003938:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800393c:	6879      	ldr	r1, [r7, #4]
 800393e:	6809      	ldr	r1, [r1, #0]
 8003940:	4313      	orrs	r3, r2
 8003942:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	69da      	ldr	r2, [r3, #28]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6a1b      	ldr	r3, [r3, #32]
 8003956:	431a      	orrs	r2, r3
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	430a      	orrs	r2, r1
 800395e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	689b      	ldr	r3, [r3, #8]
 8003966:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800396a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	6911      	ldr	r1, [r2, #16]
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	68d2      	ldr	r2, [r2, #12]
 8003976:	4311      	orrs	r1, r2
 8003978:	687a      	ldr	r2, [r7, #4]
 800397a:	6812      	ldr	r2, [r2, #0]
 800397c:	430b      	orrs	r3, r1
 800397e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	68db      	ldr	r3, [r3, #12]
 8003986:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	695a      	ldr	r2, [r3, #20]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	699b      	ldr	r3, [r3, #24]
 8003992:	431a      	orrs	r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	430a      	orrs	r2, r1
 800399a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f042 0201 	orr.w	r2, r2, #1
 80039aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2220      	movs	r2, #32
 80039b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2200      	movs	r2, #0
 80039be:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2200      	movs	r2, #0
 80039c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3710      	adds	r7, #16
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
 80039d2:	bf00      	nop
 80039d4:	000186a0 	.word	0x000186a0
 80039d8:	001e847f 	.word	0x001e847f
 80039dc:	003d08ff 	.word	0x003d08ff
 80039e0:	431bde83 	.word	0x431bde83
 80039e4:	10624dd3 	.word	0x10624dd3

080039e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b086      	sub	sp, #24
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d101      	bne.n	80039fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e267      	b.n	8003eca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 0301 	and.w	r3, r3, #1
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d075      	beq.n	8003af2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a06:	4b88      	ldr	r3, [pc, #544]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	f003 030c 	and.w	r3, r3, #12
 8003a0e:	2b04      	cmp	r3, #4
 8003a10:	d00c      	beq.n	8003a2c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a12:	4b85      	ldr	r3, [pc, #532]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a1a:	2b08      	cmp	r3, #8
 8003a1c:	d112      	bne.n	8003a44 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a1e:	4b82      	ldr	r3, [pc, #520]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a2a:	d10b      	bne.n	8003a44 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a2c:	4b7e      	ldr	r3, [pc, #504]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d05b      	beq.n	8003af0 <HAL_RCC_OscConfig+0x108>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d157      	bne.n	8003af0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e242      	b.n	8003eca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a4c:	d106      	bne.n	8003a5c <HAL_RCC_OscConfig+0x74>
 8003a4e:	4b76      	ldr	r3, [pc, #472]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a75      	ldr	r2, [pc, #468]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003a54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a58:	6013      	str	r3, [r2, #0]
 8003a5a:	e01d      	b.n	8003a98 <HAL_RCC_OscConfig+0xb0>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a64:	d10c      	bne.n	8003a80 <HAL_RCC_OscConfig+0x98>
 8003a66:	4b70      	ldr	r3, [pc, #448]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a6f      	ldr	r2, [pc, #444]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003a6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a70:	6013      	str	r3, [r2, #0]
 8003a72:	4b6d      	ldr	r3, [pc, #436]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a6c      	ldr	r2, [pc, #432]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003a78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a7c:	6013      	str	r3, [r2, #0]
 8003a7e:	e00b      	b.n	8003a98 <HAL_RCC_OscConfig+0xb0>
 8003a80:	4b69      	ldr	r3, [pc, #420]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a68      	ldr	r2, [pc, #416]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003a86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a8a:	6013      	str	r3, [r2, #0]
 8003a8c:	4b66      	ldr	r3, [pc, #408]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a65      	ldr	r2, [pc, #404]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003a92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d013      	beq.n	8003ac8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aa0:	f7fe fbfe 	bl	80022a0 <HAL_GetTick>
 8003aa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aa6:	e008      	b.n	8003aba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003aa8:	f7fe fbfa 	bl	80022a0 <HAL_GetTick>
 8003aac:	4602      	mov	r2, r0
 8003aae:	693b      	ldr	r3, [r7, #16]
 8003ab0:	1ad3      	subs	r3, r2, r3
 8003ab2:	2b64      	cmp	r3, #100	; 0x64
 8003ab4:	d901      	bls.n	8003aba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003ab6:	2303      	movs	r3, #3
 8003ab8:	e207      	b.n	8003eca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aba:	4b5b      	ldr	r3, [pc, #364]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d0f0      	beq.n	8003aa8 <HAL_RCC_OscConfig+0xc0>
 8003ac6:	e014      	b.n	8003af2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ac8:	f7fe fbea 	bl	80022a0 <HAL_GetTick>
 8003acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ace:	e008      	b.n	8003ae2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ad0:	f7fe fbe6 	bl	80022a0 <HAL_GetTick>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	2b64      	cmp	r3, #100	; 0x64
 8003adc:	d901      	bls.n	8003ae2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e1f3      	b.n	8003eca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ae2:	4b51      	ldr	r3, [pc, #324]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d1f0      	bne.n	8003ad0 <HAL_RCC_OscConfig+0xe8>
 8003aee:	e000      	b.n	8003af2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003af0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 0302 	and.w	r3, r3, #2
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d063      	beq.n	8003bc6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003afe:	4b4a      	ldr	r3, [pc, #296]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	f003 030c 	and.w	r3, r3, #12
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d00b      	beq.n	8003b22 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b0a:	4b47      	ldr	r3, [pc, #284]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b12:	2b08      	cmp	r3, #8
 8003b14:	d11c      	bne.n	8003b50 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b16:	4b44      	ldr	r3, [pc, #272]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d116      	bne.n	8003b50 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b22:	4b41      	ldr	r3, [pc, #260]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 0302 	and.w	r3, r3, #2
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d005      	beq.n	8003b3a <HAL_RCC_OscConfig+0x152>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	68db      	ldr	r3, [r3, #12]
 8003b32:	2b01      	cmp	r3, #1
 8003b34:	d001      	beq.n	8003b3a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e1c7      	b.n	8003eca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b3a:	4b3b      	ldr	r3, [pc, #236]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	691b      	ldr	r3, [r3, #16]
 8003b46:	00db      	lsls	r3, r3, #3
 8003b48:	4937      	ldr	r1, [pc, #220]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b4e:	e03a      	b.n	8003bc6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	68db      	ldr	r3, [r3, #12]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d020      	beq.n	8003b9a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b58:	4b34      	ldr	r3, [pc, #208]	; (8003c2c <HAL_RCC_OscConfig+0x244>)
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b5e:	f7fe fb9f 	bl	80022a0 <HAL_GetTick>
 8003b62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b64:	e008      	b.n	8003b78 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b66:	f7fe fb9b 	bl	80022a0 <HAL_GetTick>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	2b02      	cmp	r3, #2
 8003b72:	d901      	bls.n	8003b78 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b74:	2303      	movs	r3, #3
 8003b76:	e1a8      	b.n	8003eca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b78:	4b2b      	ldr	r3, [pc, #172]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 0302 	and.w	r3, r3, #2
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d0f0      	beq.n	8003b66 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b84:	4b28      	ldr	r3, [pc, #160]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	691b      	ldr	r3, [r3, #16]
 8003b90:	00db      	lsls	r3, r3, #3
 8003b92:	4925      	ldr	r1, [pc, #148]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003b94:	4313      	orrs	r3, r2
 8003b96:	600b      	str	r3, [r1, #0]
 8003b98:	e015      	b.n	8003bc6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b9a:	4b24      	ldr	r3, [pc, #144]	; (8003c2c <HAL_RCC_OscConfig+0x244>)
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ba0:	f7fe fb7e 	bl	80022a0 <HAL_GetTick>
 8003ba4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ba6:	e008      	b.n	8003bba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ba8:	f7fe fb7a 	bl	80022a0 <HAL_GetTick>
 8003bac:	4602      	mov	r2, r0
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	2b02      	cmp	r3, #2
 8003bb4:	d901      	bls.n	8003bba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	e187      	b.n	8003eca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bba:	4b1b      	ldr	r3, [pc, #108]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0302 	and.w	r3, r3, #2
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d1f0      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 0308 	and.w	r3, r3, #8
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d036      	beq.n	8003c40 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d016      	beq.n	8003c08 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bda:	4b15      	ldr	r3, [pc, #84]	; (8003c30 <HAL_RCC_OscConfig+0x248>)
 8003bdc:	2201      	movs	r2, #1
 8003bde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003be0:	f7fe fb5e 	bl	80022a0 <HAL_GetTick>
 8003be4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003be6:	e008      	b.n	8003bfa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003be8:	f7fe fb5a 	bl	80022a0 <HAL_GetTick>
 8003bec:	4602      	mov	r2, r0
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	2b02      	cmp	r3, #2
 8003bf4:	d901      	bls.n	8003bfa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	e167      	b.n	8003eca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bfa:	4b0b      	ldr	r3, [pc, #44]	; (8003c28 <HAL_RCC_OscConfig+0x240>)
 8003bfc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bfe:	f003 0302 	and.w	r3, r3, #2
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d0f0      	beq.n	8003be8 <HAL_RCC_OscConfig+0x200>
 8003c06:	e01b      	b.n	8003c40 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c08:	4b09      	ldr	r3, [pc, #36]	; (8003c30 <HAL_RCC_OscConfig+0x248>)
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c0e:	f7fe fb47 	bl	80022a0 <HAL_GetTick>
 8003c12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c14:	e00e      	b.n	8003c34 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c16:	f7fe fb43 	bl	80022a0 <HAL_GetTick>
 8003c1a:	4602      	mov	r2, r0
 8003c1c:	693b      	ldr	r3, [r7, #16]
 8003c1e:	1ad3      	subs	r3, r2, r3
 8003c20:	2b02      	cmp	r3, #2
 8003c22:	d907      	bls.n	8003c34 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c24:	2303      	movs	r3, #3
 8003c26:	e150      	b.n	8003eca <HAL_RCC_OscConfig+0x4e2>
 8003c28:	40023800 	.word	0x40023800
 8003c2c:	42470000 	.word	0x42470000
 8003c30:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c34:	4b88      	ldr	r3, [pc, #544]	; (8003e58 <HAL_RCC_OscConfig+0x470>)
 8003c36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c38:	f003 0302 	and.w	r3, r3, #2
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d1ea      	bne.n	8003c16 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0304 	and.w	r3, r3, #4
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	f000 8097 	beq.w	8003d7c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c52:	4b81      	ldr	r3, [pc, #516]	; (8003e58 <HAL_RCC_OscConfig+0x470>)
 8003c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d10f      	bne.n	8003c7e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c5e:	2300      	movs	r3, #0
 8003c60:	60bb      	str	r3, [r7, #8]
 8003c62:	4b7d      	ldr	r3, [pc, #500]	; (8003e58 <HAL_RCC_OscConfig+0x470>)
 8003c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c66:	4a7c      	ldr	r2, [pc, #496]	; (8003e58 <HAL_RCC_OscConfig+0x470>)
 8003c68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c6c:	6413      	str	r3, [r2, #64]	; 0x40
 8003c6e:	4b7a      	ldr	r3, [pc, #488]	; (8003e58 <HAL_RCC_OscConfig+0x470>)
 8003c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c76:	60bb      	str	r3, [r7, #8]
 8003c78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c7e:	4b77      	ldr	r3, [pc, #476]	; (8003e5c <HAL_RCC_OscConfig+0x474>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d118      	bne.n	8003cbc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c8a:	4b74      	ldr	r3, [pc, #464]	; (8003e5c <HAL_RCC_OscConfig+0x474>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a73      	ldr	r2, [pc, #460]	; (8003e5c <HAL_RCC_OscConfig+0x474>)
 8003c90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c96:	f7fe fb03 	bl	80022a0 <HAL_GetTick>
 8003c9a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c9c:	e008      	b.n	8003cb0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c9e:	f7fe faff 	bl	80022a0 <HAL_GetTick>
 8003ca2:	4602      	mov	r2, r0
 8003ca4:	693b      	ldr	r3, [r7, #16]
 8003ca6:	1ad3      	subs	r3, r2, r3
 8003ca8:	2b02      	cmp	r3, #2
 8003caa:	d901      	bls.n	8003cb0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003cac:	2303      	movs	r3, #3
 8003cae:	e10c      	b.n	8003eca <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cb0:	4b6a      	ldr	r3, [pc, #424]	; (8003e5c <HAL_RCC_OscConfig+0x474>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d0f0      	beq.n	8003c9e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d106      	bne.n	8003cd2 <HAL_RCC_OscConfig+0x2ea>
 8003cc4:	4b64      	ldr	r3, [pc, #400]	; (8003e58 <HAL_RCC_OscConfig+0x470>)
 8003cc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cc8:	4a63      	ldr	r2, [pc, #396]	; (8003e58 <HAL_RCC_OscConfig+0x470>)
 8003cca:	f043 0301 	orr.w	r3, r3, #1
 8003cce:	6713      	str	r3, [r2, #112]	; 0x70
 8003cd0:	e01c      	b.n	8003d0c <HAL_RCC_OscConfig+0x324>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	2b05      	cmp	r3, #5
 8003cd8:	d10c      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x30c>
 8003cda:	4b5f      	ldr	r3, [pc, #380]	; (8003e58 <HAL_RCC_OscConfig+0x470>)
 8003cdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cde:	4a5e      	ldr	r2, [pc, #376]	; (8003e58 <HAL_RCC_OscConfig+0x470>)
 8003ce0:	f043 0304 	orr.w	r3, r3, #4
 8003ce4:	6713      	str	r3, [r2, #112]	; 0x70
 8003ce6:	4b5c      	ldr	r3, [pc, #368]	; (8003e58 <HAL_RCC_OscConfig+0x470>)
 8003ce8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cea:	4a5b      	ldr	r2, [pc, #364]	; (8003e58 <HAL_RCC_OscConfig+0x470>)
 8003cec:	f043 0301 	orr.w	r3, r3, #1
 8003cf0:	6713      	str	r3, [r2, #112]	; 0x70
 8003cf2:	e00b      	b.n	8003d0c <HAL_RCC_OscConfig+0x324>
 8003cf4:	4b58      	ldr	r3, [pc, #352]	; (8003e58 <HAL_RCC_OscConfig+0x470>)
 8003cf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cf8:	4a57      	ldr	r2, [pc, #348]	; (8003e58 <HAL_RCC_OscConfig+0x470>)
 8003cfa:	f023 0301 	bic.w	r3, r3, #1
 8003cfe:	6713      	str	r3, [r2, #112]	; 0x70
 8003d00:	4b55      	ldr	r3, [pc, #340]	; (8003e58 <HAL_RCC_OscConfig+0x470>)
 8003d02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d04:	4a54      	ldr	r2, [pc, #336]	; (8003e58 <HAL_RCC_OscConfig+0x470>)
 8003d06:	f023 0304 	bic.w	r3, r3, #4
 8003d0a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d015      	beq.n	8003d40 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d14:	f7fe fac4 	bl	80022a0 <HAL_GetTick>
 8003d18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d1a:	e00a      	b.n	8003d32 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d1c:	f7fe fac0 	bl	80022a0 <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d901      	bls.n	8003d32 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003d2e:	2303      	movs	r3, #3
 8003d30:	e0cb      	b.n	8003eca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d32:	4b49      	ldr	r3, [pc, #292]	; (8003e58 <HAL_RCC_OscConfig+0x470>)
 8003d34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d36:	f003 0302 	and.w	r3, r3, #2
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d0ee      	beq.n	8003d1c <HAL_RCC_OscConfig+0x334>
 8003d3e:	e014      	b.n	8003d6a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d40:	f7fe faae 	bl	80022a0 <HAL_GetTick>
 8003d44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d46:	e00a      	b.n	8003d5e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d48:	f7fe faaa 	bl	80022a0 <HAL_GetTick>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d901      	bls.n	8003d5e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	e0b5      	b.n	8003eca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d5e:	4b3e      	ldr	r3, [pc, #248]	; (8003e58 <HAL_RCC_OscConfig+0x470>)
 8003d60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d62:	f003 0302 	and.w	r3, r3, #2
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d1ee      	bne.n	8003d48 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d6a:	7dfb      	ldrb	r3, [r7, #23]
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d105      	bne.n	8003d7c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d70:	4b39      	ldr	r3, [pc, #228]	; (8003e58 <HAL_RCC_OscConfig+0x470>)
 8003d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d74:	4a38      	ldr	r2, [pc, #224]	; (8003e58 <HAL_RCC_OscConfig+0x470>)
 8003d76:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d7a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	699b      	ldr	r3, [r3, #24]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	f000 80a1 	beq.w	8003ec8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d86:	4b34      	ldr	r3, [pc, #208]	; (8003e58 <HAL_RCC_OscConfig+0x470>)
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	f003 030c 	and.w	r3, r3, #12
 8003d8e:	2b08      	cmp	r3, #8
 8003d90:	d05c      	beq.n	8003e4c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	699b      	ldr	r3, [r3, #24]
 8003d96:	2b02      	cmp	r3, #2
 8003d98:	d141      	bne.n	8003e1e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d9a:	4b31      	ldr	r3, [pc, #196]	; (8003e60 <HAL_RCC_OscConfig+0x478>)
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003da0:	f7fe fa7e 	bl	80022a0 <HAL_GetTick>
 8003da4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003da6:	e008      	b.n	8003dba <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003da8:	f7fe fa7a 	bl	80022a0 <HAL_GetTick>
 8003dac:	4602      	mov	r2, r0
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	1ad3      	subs	r3, r2, r3
 8003db2:	2b02      	cmp	r3, #2
 8003db4:	d901      	bls.n	8003dba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003db6:	2303      	movs	r3, #3
 8003db8:	e087      	b.n	8003eca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dba:	4b27      	ldr	r3, [pc, #156]	; (8003e58 <HAL_RCC_OscConfig+0x470>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d1f0      	bne.n	8003da8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	69da      	ldr	r2, [r3, #28]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6a1b      	ldr	r3, [r3, #32]
 8003dce:	431a      	orrs	r2, r3
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd4:	019b      	lsls	r3, r3, #6
 8003dd6:	431a      	orrs	r2, r3
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ddc:	085b      	lsrs	r3, r3, #1
 8003dde:	3b01      	subs	r3, #1
 8003de0:	041b      	lsls	r3, r3, #16
 8003de2:	431a      	orrs	r2, r3
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003de8:	061b      	lsls	r3, r3, #24
 8003dea:	491b      	ldr	r1, [pc, #108]	; (8003e58 <HAL_RCC_OscConfig+0x470>)
 8003dec:	4313      	orrs	r3, r2
 8003dee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003df0:	4b1b      	ldr	r3, [pc, #108]	; (8003e60 <HAL_RCC_OscConfig+0x478>)
 8003df2:	2201      	movs	r2, #1
 8003df4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003df6:	f7fe fa53 	bl	80022a0 <HAL_GetTick>
 8003dfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dfc:	e008      	b.n	8003e10 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003dfe:	f7fe fa4f 	bl	80022a0 <HAL_GetTick>
 8003e02:	4602      	mov	r2, r0
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d901      	bls.n	8003e10 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003e0c:	2303      	movs	r3, #3
 8003e0e:	e05c      	b.n	8003eca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e10:	4b11      	ldr	r3, [pc, #68]	; (8003e58 <HAL_RCC_OscConfig+0x470>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d0f0      	beq.n	8003dfe <HAL_RCC_OscConfig+0x416>
 8003e1c:	e054      	b.n	8003ec8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e1e:	4b10      	ldr	r3, [pc, #64]	; (8003e60 <HAL_RCC_OscConfig+0x478>)
 8003e20:	2200      	movs	r2, #0
 8003e22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e24:	f7fe fa3c 	bl	80022a0 <HAL_GetTick>
 8003e28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e2a:	e008      	b.n	8003e3e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e2c:	f7fe fa38 	bl	80022a0 <HAL_GetTick>
 8003e30:	4602      	mov	r2, r0
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	2b02      	cmp	r3, #2
 8003e38:	d901      	bls.n	8003e3e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	e045      	b.n	8003eca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e3e:	4b06      	ldr	r3, [pc, #24]	; (8003e58 <HAL_RCC_OscConfig+0x470>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d1f0      	bne.n	8003e2c <HAL_RCC_OscConfig+0x444>
 8003e4a:	e03d      	b.n	8003ec8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	699b      	ldr	r3, [r3, #24]
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d107      	bne.n	8003e64 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e038      	b.n	8003eca <HAL_RCC_OscConfig+0x4e2>
 8003e58:	40023800 	.word	0x40023800
 8003e5c:	40007000 	.word	0x40007000
 8003e60:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e64:	4b1b      	ldr	r3, [pc, #108]	; (8003ed4 <HAL_RCC_OscConfig+0x4ec>)
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	699b      	ldr	r3, [r3, #24]
 8003e6e:	2b01      	cmp	r3, #1
 8003e70:	d028      	beq.n	8003ec4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d121      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d11a      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e8e:	68fa      	ldr	r2, [r7, #12]
 8003e90:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003e94:	4013      	ands	r3, r2
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003e9a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d111      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eaa:	085b      	lsrs	r3, r3, #1
 8003eac:	3b01      	subs	r3, #1
 8003eae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d107      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ebe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d001      	beq.n	8003ec8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e000      	b.n	8003eca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003ec8:	2300      	movs	r3, #0
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3718      	adds	r7, #24
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	bf00      	nop
 8003ed4:	40023800 	.word	0x40023800

08003ed8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b084      	sub	sp, #16
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d101      	bne.n	8003eec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e0cc      	b.n	8004086 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003eec:	4b68      	ldr	r3, [pc, #416]	; (8004090 <HAL_RCC_ClockConfig+0x1b8>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 0307 	and.w	r3, r3, #7
 8003ef4:	683a      	ldr	r2, [r7, #0]
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d90c      	bls.n	8003f14 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003efa:	4b65      	ldr	r3, [pc, #404]	; (8004090 <HAL_RCC_ClockConfig+0x1b8>)
 8003efc:	683a      	ldr	r2, [r7, #0]
 8003efe:	b2d2      	uxtb	r2, r2
 8003f00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f02:	4b63      	ldr	r3, [pc, #396]	; (8004090 <HAL_RCC_ClockConfig+0x1b8>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f003 0307 	and.w	r3, r3, #7
 8003f0a:	683a      	ldr	r2, [r7, #0]
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d001      	beq.n	8003f14 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e0b8      	b.n	8004086 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f003 0302 	and.w	r3, r3, #2
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d020      	beq.n	8003f62 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 0304 	and.w	r3, r3, #4
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d005      	beq.n	8003f38 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f2c:	4b59      	ldr	r3, [pc, #356]	; (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	4a58      	ldr	r2, [pc, #352]	; (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 8003f32:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003f36:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 0308 	and.w	r3, r3, #8
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d005      	beq.n	8003f50 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f44:	4b53      	ldr	r3, [pc, #332]	; (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	4a52      	ldr	r2, [pc, #328]	; (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 8003f4a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003f4e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f50:	4b50      	ldr	r3, [pc, #320]	; (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	494d      	ldr	r1, [pc, #308]	; (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f003 0301 	and.w	r3, r3, #1
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d044      	beq.n	8003ff8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d107      	bne.n	8003f86 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f76:	4b47      	ldr	r3, [pc, #284]	; (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d119      	bne.n	8003fb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e07f      	b.n	8004086 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	2b02      	cmp	r3, #2
 8003f8c:	d003      	beq.n	8003f96 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f92:	2b03      	cmp	r3, #3
 8003f94:	d107      	bne.n	8003fa6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f96:	4b3f      	ldr	r3, [pc, #252]	; (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d109      	bne.n	8003fb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e06f      	b.n	8004086 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fa6:	4b3b      	ldr	r3, [pc, #236]	; (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 0302 	and.w	r3, r3, #2
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d101      	bne.n	8003fb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e067      	b.n	8004086 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fb6:	4b37      	ldr	r3, [pc, #220]	; (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	f023 0203 	bic.w	r2, r3, #3
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	4934      	ldr	r1, [pc, #208]	; (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003fc8:	f7fe f96a 	bl	80022a0 <HAL_GetTick>
 8003fcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fce:	e00a      	b.n	8003fe6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fd0:	f7fe f966 	bl	80022a0 <HAL_GetTick>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d901      	bls.n	8003fe6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	e04f      	b.n	8004086 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fe6:	4b2b      	ldr	r3, [pc, #172]	; (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	f003 020c 	and.w	r2, r3, #12
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d1eb      	bne.n	8003fd0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ff8:	4b25      	ldr	r3, [pc, #148]	; (8004090 <HAL_RCC_ClockConfig+0x1b8>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f003 0307 	and.w	r3, r3, #7
 8004000:	683a      	ldr	r2, [r7, #0]
 8004002:	429a      	cmp	r2, r3
 8004004:	d20c      	bcs.n	8004020 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004006:	4b22      	ldr	r3, [pc, #136]	; (8004090 <HAL_RCC_ClockConfig+0x1b8>)
 8004008:	683a      	ldr	r2, [r7, #0]
 800400a:	b2d2      	uxtb	r2, r2
 800400c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800400e:	4b20      	ldr	r3, [pc, #128]	; (8004090 <HAL_RCC_ClockConfig+0x1b8>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 0307 	and.w	r3, r3, #7
 8004016:	683a      	ldr	r2, [r7, #0]
 8004018:	429a      	cmp	r2, r3
 800401a:	d001      	beq.n	8004020 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800401c:	2301      	movs	r3, #1
 800401e:	e032      	b.n	8004086 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f003 0304 	and.w	r3, r3, #4
 8004028:	2b00      	cmp	r3, #0
 800402a:	d008      	beq.n	800403e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800402c:	4b19      	ldr	r3, [pc, #100]	; (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	68db      	ldr	r3, [r3, #12]
 8004038:	4916      	ldr	r1, [pc, #88]	; (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 800403a:	4313      	orrs	r3, r2
 800403c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f003 0308 	and.w	r3, r3, #8
 8004046:	2b00      	cmp	r3, #0
 8004048:	d009      	beq.n	800405e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800404a:	4b12      	ldr	r3, [pc, #72]	; (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	691b      	ldr	r3, [r3, #16]
 8004056:	00db      	lsls	r3, r3, #3
 8004058:	490e      	ldr	r1, [pc, #56]	; (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 800405a:	4313      	orrs	r3, r2
 800405c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800405e:	f000 f821 	bl	80040a4 <HAL_RCC_GetSysClockFreq>
 8004062:	4602      	mov	r2, r0
 8004064:	4b0b      	ldr	r3, [pc, #44]	; (8004094 <HAL_RCC_ClockConfig+0x1bc>)
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	091b      	lsrs	r3, r3, #4
 800406a:	f003 030f 	and.w	r3, r3, #15
 800406e:	490a      	ldr	r1, [pc, #40]	; (8004098 <HAL_RCC_ClockConfig+0x1c0>)
 8004070:	5ccb      	ldrb	r3, [r1, r3]
 8004072:	fa22 f303 	lsr.w	r3, r2, r3
 8004076:	4a09      	ldr	r2, [pc, #36]	; (800409c <HAL_RCC_ClockConfig+0x1c4>)
 8004078:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800407a:	4b09      	ldr	r3, [pc, #36]	; (80040a0 <HAL_RCC_ClockConfig+0x1c8>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4618      	mov	r0, r3
 8004080:	f7fe f8ca 	bl	8002218 <HAL_InitTick>

  return HAL_OK;
 8004084:	2300      	movs	r3, #0
}
 8004086:	4618      	mov	r0, r3
 8004088:	3710      	adds	r7, #16
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}
 800408e:	bf00      	nop
 8004090:	40023c00 	.word	0x40023c00
 8004094:	40023800 	.word	0x40023800
 8004098:	08009220 	.word	0x08009220
 800409c:	20000000 	.word	0x20000000
 80040a0:	20000004 	.word	0x20000004

080040a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040a8:	b094      	sub	sp, #80	; 0x50
 80040aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80040ac:	2300      	movs	r3, #0
 80040ae:	647b      	str	r3, [r7, #68]	; 0x44
 80040b0:	2300      	movs	r3, #0
 80040b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040b4:	2300      	movs	r3, #0
 80040b6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80040b8:	2300      	movs	r3, #0
 80040ba:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040bc:	4b79      	ldr	r3, [pc, #484]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	f003 030c 	and.w	r3, r3, #12
 80040c4:	2b08      	cmp	r3, #8
 80040c6:	d00d      	beq.n	80040e4 <HAL_RCC_GetSysClockFreq+0x40>
 80040c8:	2b08      	cmp	r3, #8
 80040ca:	f200 80e1 	bhi.w	8004290 <HAL_RCC_GetSysClockFreq+0x1ec>
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d002      	beq.n	80040d8 <HAL_RCC_GetSysClockFreq+0x34>
 80040d2:	2b04      	cmp	r3, #4
 80040d4:	d003      	beq.n	80040de <HAL_RCC_GetSysClockFreq+0x3a>
 80040d6:	e0db      	b.n	8004290 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80040d8:	4b73      	ldr	r3, [pc, #460]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x204>)
 80040da:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80040dc:	e0db      	b.n	8004296 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80040de:	4b73      	ldr	r3, [pc, #460]	; (80042ac <HAL_RCC_GetSysClockFreq+0x208>)
 80040e0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80040e2:	e0d8      	b.n	8004296 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80040e4:	4b6f      	ldr	r3, [pc, #444]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80040ec:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80040ee:	4b6d      	ldr	r3, [pc, #436]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d063      	beq.n	80041c2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040fa:	4b6a      	ldr	r3, [pc, #424]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	099b      	lsrs	r3, r3, #6
 8004100:	2200      	movs	r2, #0
 8004102:	63bb      	str	r3, [r7, #56]	; 0x38
 8004104:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004106:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004108:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800410c:	633b      	str	r3, [r7, #48]	; 0x30
 800410e:	2300      	movs	r3, #0
 8004110:	637b      	str	r3, [r7, #52]	; 0x34
 8004112:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004116:	4622      	mov	r2, r4
 8004118:	462b      	mov	r3, r5
 800411a:	f04f 0000 	mov.w	r0, #0
 800411e:	f04f 0100 	mov.w	r1, #0
 8004122:	0159      	lsls	r1, r3, #5
 8004124:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004128:	0150      	lsls	r0, r2, #5
 800412a:	4602      	mov	r2, r0
 800412c:	460b      	mov	r3, r1
 800412e:	4621      	mov	r1, r4
 8004130:	1a51      	subs	r1, r2, r1
 8004132:	6139      	str	r1, [r7, #16]
 8004134:	4629      	mov	r1, r5
 8004136:	eb63 0301 	sbc.w	r3, r3, r1
 800413a:	617b      	str	r3, [r7, #20]
 800413c:	f04f 0200 	mov.w	r2, #0
 8004140:	f04f 0300 	mov.w	r3, #0
 8004144:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004148:	4659      	mov	r1, fp
 800414a:	018b      	lsls	r3, r1, #6
 800414c:	4651      	mov	r1, sl
 800414e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004152:	4651      	mov	r1, sl
 8004154:	018a      	lsls	r2, r1, #6
 8004156:	4651      	mov	r1, sl
 8004158:	ebb2 0801 	subs.w	r8, r2, r1
 800415c:	4659      	mov	r1, fp
 800415e:	eb63 0901 	sbc.w	r9, r3, r1
 8004162:	f04f 0200 	mov.w	r2, #0
 8004166:	f04f 0300 	mov.w	r3, #0
 800416a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800416e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004172:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004176:	4690      	mov	r8, r2
 8004178:	4699      	mov	r9, r3
 800417a:	4623      	mov	r3, r4
 800417c:	eb18 0303 	adds.w	r3, r8, r3
 8004180:	60bb      	str	r3, [r7, #8]
 8004182:	462b      	mov	r3, r5
 8004184:	eb49 0303 	adc.w	r3, r9, r3
 8004188:	60fb      	str	r3, [r7, #12]
 800418a:	f04f 0200 	mov.w	r2, #0
 800418e:	f04f 0300 	mov.w	r3, #0
 8004192:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004196:	4629      	mov	r1, r5
 8004198:	024b      	lsls	r3, r1, #9
 800419a:	4621      	mov	r1, r4
 800419c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80041a0:	4621      	mov	r1, r4
 80041a2:	024a      	lsls	r2, r1, #9
 80041a4:	4610      	mov	r0, r2
 80041a6:	4619      	mov	r1, r3
 80041a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041aa:	2200      	movs	r2, #0
 80041ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80041ae:	62fa      	str	r2, [r7, #44]	; 0x2c
 80041b0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80041b4:	f7fc fd20 	bl	8000bf8 <__aeabi_uldivmod>
 80041b8:	4602      	mov	r2, r0
 80041ba:	460b      	mov	r3, r1
 80041bc:	4613      	mov	r3, r2
 80041be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80041c0:	e058      	b.n	8004274 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041c2:	4b38      	ldr	r3, [pc, #224]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	099b      	lsrs	r3, r3, #6
 80041c8:	2200      	movs	r2, #0
 80041ca:	4618      	mov	r0, r3
 80041cc:	4611      	mov	r1, r2
 80041ce:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80041d2:	623b      	str	r3, [r7, #32]
 80041d4:	2300      	movs	r3, #0
 80041d6:	627b      	str	r3, [r7, #36]	; 0x24
 80041d8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80041dc:	4642      	mov	r2, r8
 80041de:	464b      	mov	r3, r9
 80041e0:	f04f 0000 	mov.w	r0, #0
 80041e4:	f04f 0100 	mov.w	r1, #0
 80041e8:	0159      	lsls	r1, r3, #5
 80041ea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041ee:	0150      	lsls	r0, r2, #5
 80041f0:	4602      	mov	r2, r0
 80041f2:	460b      	mov	r3, r1
 80041f4:	4641      	mov	r1, r8
 80041f6:	ebb2 0a01 	subs.w	sl, r2, r1
 80041fa:	4649      	mov	r1, r9
 80041fc:	eb63 0b01 	sbc.w	fp, r3, r1
 8004200:	f04f 0200 	mov.w	r2, #0
 8004204:	f04f 0300 	mov.w	r3, #0
 8004208:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800420c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004210:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004214:	ebb2 040a 	subs.w	r4, r2, sl
 8004218:	eb63 050b 	sbc.w	r5, r3, fp
 800421c:	f04f 0200 	mov.w	r2, #0
 8004220:	f04f 0300 	mov.w	r3, #0
 8004224:	00eb      	lsls	r3, r5, #3
 8004226:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800422a:	00e2      	lsls	r2, r4, #3
 800422c:	4614      	mov	r4, r2
 800422e:	461d      	mov	r5, r3
 8004230:	4643      	mov	r3, r8
 8004232:	18e3      	adds	r3, r4, r3
 8004234:	603b      	str	r3, [r7, #0]
 8004236:	464b      	mov	r3, r9
 8004238:	eb45 0303 	adc.w	r3, r5, r3
 800423c:	607b      	str	r3, [r7, #4]
 800423e:	f04f 0200 	mov.w	r2, #0
 8004242:	f04f 0300 	mov.w	r3, #0
 8004246:	e9d7 4500 	ldrd	r4, r5, [r7]
 800424a:	4629      	mov	r1, r5
 800424c:	028b      	lsls	r3, r1, #10
 800424e:	4621      	mov	r1, r4
 8004250:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004254:	4621      	mov	r1, r4
 8004256:	028a      	lsls	r2, r1, #10
 8004258:	4610      	mov	r0, r2
 800425a:	4619      	mov	r1, r3
 800425c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800425e:	2200      	movs	r2, #0
 8004260:	61bb      	str	r3, [r7, #24]
 8004262:	61fa      	str	r2, [r7, #28]
 8004264:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004268:	f7fc fcc6 	bl	8000bf8 <__aeabi_uldivmod>
 800426c:	4602      	mov	r2, r0
 800426e:	460b      	mov	r3, r1
 8004270:	4613      	mov	r3, r2
 8004272:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004274:	4b0b      	ldr	r3, [pc, #44]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	0c1b      	lsrs	r3, r3, #16
 800427a:	f003 0303 	and.w	r3, r3, #3
 800427e:	3301      	adds	r3, #1
 8004280:	005b      	lsls	r3, r3, #1
 8004282:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004284:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004286:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004288:	fbb2 f3f3 	udiv	r3, r2, r3
 800428c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800428e:	e002      	b.n	8004296 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004290:	4b05      	ldr	r3, [pc, #20]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004292:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004294:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004296:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004298:	4618      	mov	r0, r3
 800429a:	3750      	adds	r7, #80	; 0x50
 800429c:	46bd      	mov	sp, r7
 800429e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042a2:	bf00      	nop
 80042a4:	40023800 	.word	0x40023800
 80042a8:	00f42400 	.word	0x00f42400
 80042ac:	007a1200 	.word	0x007a1200

080042b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042b0:	b480      	push	{r7}
 80042b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042b4:	4b03      	ldr	r3, [pc, #12]	; (80042c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80042b6:	681b      	ldr	r3, [r3, #0]
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
 80042c2:	bf00      	nop
 80042c4:	20000000 	.word	0x20000000

080042c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80042cc:	f7ff fff0 	bl	80042b0 <HAL_RCC_GetHCLKFreq>
 80042d0:	4602      	mov	r2, r0
 80042d2:	4b05      	ldr	r3, [pc, #20]	; (80042e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	0a9b      	lsrs	r3, r3, #10
 80042d8:	f003 0307 	and.w	r3, r3, #7
 80042dc:	4903      	ldr	r1, [pc, #12]	; (80042ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80042de:	5ccb      	ldrb	r3, [r1, r3]
 80042e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	40023800 	.word	0x40023800
 80042ec:	08009230 	.word	0x08009230

080042f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80042f4:	f7ff ffdc 	bl	80042b0 <HAL_RCC_GetHCLKFreq>
 80042f8:	4602      	mov	r2, r0
 80042fa:	4b05      	ldr	r3, [pc, #20]	; (8004310 <HAL_RCC_GetPCLK2Freq+0x20>)
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	0b5b      	lsrs	r3, r3, #13
 8004300:	f003 0307 	and.w	r3, r3, #7
 8004304:	4903      	ldr	r1, [pc, #12]	; (8004314 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004306:	5ccb      	ldrb	r3, [r1, r3]
 8004308:	fa22 f303 	lsr.w	r3, r2, r3
}
 800430c:	4618      	mov	r0, r3
 800430e:	bd80      	pop	{r7, pc}
 8004310:	40023800 	.word	0x40023800
 8004314:	08009230 	.word	0x08009230

08004318 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b082      	sub	sp, #8
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d101      	bne.n	800432a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e07b      	b.n	8004422 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432e:	2b00      	cmp	r3, #0
 8004330:	d108      	bne.n	8004344 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800433a:	d009      	beq.n	8004350 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2200      	movs	r2, #0
 8004340:	61da      	str	r2, [r3, #28]
 8004342:	e005      	b.n	8004350 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2200      	movs	r2, #0
 8004348:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2200      	movs	r2, #0
 800434e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2200      	movs	r2, #0
 8004354:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800435c:	b2db      	uxtb	r3, r3
 800435e:	2b00      	cmp	r3, #0
 8004360:	d106      	bne.n	8004370 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2200      	movs	r2, #0
 8004366:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f7fd fc1a 	bl	8001ba4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2202      	movs	r2, #2
 8004374:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004386:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004398:	431a      	orrs	r2, r3
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80043a2:	431a      	orrs	r2, r3
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	691b      	ldr	r3, [r3, #16]
 80043a8:	f003 0302 	and.w	r3, r3, #2
 80043ac:	431a      	orrs	r2, r3
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	695b      	ldr	r3, [r3, #20]
 80043b2:	f003 0301 	and.w	r3, r3, #1
 80043b6:	431a      	orrs	r2, r3
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	699b      	ldr	r3, [r3, #24]
 80043bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80043c0:	431a      	orrs	r2, r3
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	69db      	ldr	r3, [r3, #28]
 80043c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80043ca:	431a      	orrs	r2, r3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6a1b      	ldr	r3, [r3, #32]
 80043d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043d4:	ea42 0103 	orr.w	r1, r2, r3
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043dc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	430a      	orrs	r2, r1
 80043e6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	699b      	ldr	r3, [r3, #24]
 80043ec:	0c1b      	lsrs	r3, r3, #16
 80043ee:	f003 0104 	and.w	r1, r3, #4
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f6:	f003 0210 	and.w	r2, r3, #16
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	430a      	orrs	r2, r1
 8004400:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	69da      	ldr	r2, [r3, #28]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004410:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2200      	movs	r2, #0
 8004416:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2201      	movs	r2, #1
 800441c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004420:	2300      	movs	r3, #0
}
 8004422:	4618      	mov	r0, r3
 8004424:	3708      	adds	r7, #8
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}

0800442a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800442a:	b580      	push	{r7, lr}
 800442c:	b082      	sub	sp, #8
 800442e:	af00      	add	r7, sp, #0
 8004430:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d101      	bne.n	800443c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	e041      	b.n	80044c0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004442:	b2db      	uxtb	r3, r3
 8004444:	2b00      	cmp	r3, #0
 8004446:	d106      	bne.n	8004456 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	f7fd fc11 	bl	8001c78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2202      	movs	r2, #2
 800445a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	3304      	adds	r3, #4
 8004466:	4619      	mov	r1, r3
 8004468:	4610      	mov	r0, r2
 800446a:	f000 fe41 	bl	80050f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2201      	movs	r2, #1
 8004472:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2201      	movs	r2, #1
 800447a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2201      	movs	r2, #1
 8004482:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2201      	movs	r2, #1
 800448a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2201      	movs	r2, #1
 8004492:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2201      	movs	r2, #1
 800449a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2201      	movs	r2, #1
 80044a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2201      	movs	r2, #1
 80044aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2201      	movs	r2, #1
 80044b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2201      	movs	r2, #1
 80044ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80044be:	2300      	movs	r3, #0
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	3708      	adds	r7, #8
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}

080044c8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b085      	sub	sp, #20
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	2b01      	cmp	r3, #1
 80044da:	d001      	beq.n	80044e0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e03c      	b.n	800455a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2202      	movs	r2, #2
 80044e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a1e      	ldr	r2, [pc, #120]	; (8004568 <HAL_TIM_Base_Start+0xa0>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d018      	beq.n	8004524 <HAL_TIM_Base_Start+0x5c>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044fa:	d013      	beq.n	8004524 <HAL_TIM_Base_Start+0x5c>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a1a      	ldr	r2, [pc, #104]	; (800456c <HAL_TIM_Base_Start+0xa4>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d00e      	beq.n	8004524 <HAL_TIM_Base_Start+0x5c>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a19      	ldr	r2, [pc, #100]	; (8004570 <HAL_TIM_Base_Start+0xa8>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d009      	beq.n	8004524 <HAL_TIM_Base_Start+0x5c>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a17      	ldr	r2, [pc, #92]	; (8004574 <HAL_TIM_Base_Start+0xac>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d004      	beq.n	8004524 <HAL_TIM_Base_Start+0x5c>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a16      	ldr	r2, [pc, #88]	; (8004578 <HAL_TIM_Base_Start+0xb0>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d111      	bne.n	8004548 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	f003 0307 	and.w	r3, r3, #7
 800452e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2b06      	cmp	r3, #6
 8004534:	d010      	beq.n	8004558 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	681a      	ldr	r2, [r3, #0]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f042 0201 	orr.w	r2, r2, #1
 8004544:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004546:	e007      	b.n	8004558 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f042 0201 	orr.w	r2, r2, #1
 8004556:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004558:	2300      	movs	r3, #0
}
 800455a:	4618      	mov	r0, r3
 800455c:	3714      	adds	r7, #20
 800455e:	46bd      	mov	sp, r7
 8004560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004564:	4770      	bx	lr
 8004566:	bf00      	nop
 8004568:	40010000 	.word	0x40010000
 800456c:	40000400 	.word	0x40000400
 8004570:	40000800 	.word	0x40000800
 8004574:	40000c00 	.word	0x40000c00
 8004578:	40014000 	.word	0x40014000

0800457c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b082      	sub	sp, #8
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d101      	bne.n	800458e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e041      	b.n	8004612 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004594:	b2db      	uxtb	r3, r3
 8004596:	2b00      	cmp	r3, #0
 8004598:	d106      	bne.n	80045a8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f7fd fb46 	bl	8001c34 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2202      	movs	r2, #2
 80045ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681a      	ldr	r2, [r3, #0]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	3304      	adds	r3, #4
 80045b8:	4619      	mov	r1, r3
 80045ba:	4610      	mov	r0, r2
 80045bc:	f000 fd98 	bl	80050f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2201      	movs	r2, #1
 80045c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2201      	movs	r2, #1
 80045cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2201      	movs	r2, #1
 80045d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2201      	movs	r2, #1
 80045dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2201      	movs	r2, #1
 80045e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2201      	movs	r2, #1
 80045ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2201      	movs	r2, #1
 80045f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2201      	movs	r2, #1
 80045fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2201      	movs	r2, #1
 8004604:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2201      	movs	r2, #1
 800460c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004610:	2300      	movs	r3, #0
}
 8004612:	4618      	mov	r0, r3
 8004614:	3708      	adds	r7, #8
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}
	...

0800461c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b084      	sub	sp, #16
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d109      	bne.n	8004640 <HAL_TIM_PWM_Start+0x24>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004632:	b2db      	uxtb	r3, r3
 8004634:	2b01      	cmp	r3, #1
 8004636:	bf14      	ite	ne
 8004638:	2301      	movne	r3, #1
 800463a:	2300      	moveq	r3, #0
 800463c:	b2db      	uxtb	r3, r3
 800463e:	e022      	b.n	8004686 <HAL_TIM_PWM_Start+0x6a>
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	2b04      	cmp	r3, #4
 8004644:	d109      	bne.n	800465a <HAL_TIM_PWM_Start+0x3e>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800464c:	b2db      	uxtb	r3, r3
 800464e:	2b01      	cmp	r3, #1
 8004650:	bf14      	ite	ne
 8004652:	2301      	movne	r3, #1
 8004654:	2300      	moveq	r3, #0
 8004656:	b2db      	uxtb	r3, r3
 8004658:	e015      	b.n	8004686 <HAL_TIM_PWM_Start+0x6a>
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	2b08      	cmp	r3, #8
 800465e:	d109      	bne.n	8004674 <HAL_TIM_PWM_Start+0x58>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004666:	b2db      	uxtb	r3, r3
 8004668:	2b01      	cmp	r3, #1
 800466a:	bf14      	ite	ne
 800466c:	2301      	movne	r3, #1
 800466e:	2300      	moveq	r3, #0
 8004670:	b2db      	uxtb	r3, r3
 8004672:	e008      	b.n	8004686 <HAL_TIM_PWM_Start+0x6a>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800467a:	b2db      	uxtb	r3, r3
 800467c:	2b01      	cmp	r3, #1
 800467e:	bf14      	ite	ne
 8004680:	2301      	movne	r3, #1
 8004682:	2300      	moveq	r3, #0
 8004684:	b2db      	uxtb	r3, r3
 8004686:	2b00      	cmp	r3, #0
 8004688:	d001      	beq.n	800468e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e068      	b.n	8004760 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d104      	bne.n	800469e <HAL_TIM_PWM_Start+0x82>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2202      	movs	r2, #2
 8004698:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800469c:	e013      	b.n	80046c6 <HAL_TIM_PWM_Start+0xaa>
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	2b04      	cmp	r3, #4
 80046a2:	d104      	bne.n	80046ae <HAL_TIM_PWM_Start+0x92>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2202      	movs	r2, #2
 80046a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046ac:	e00b      	b.n	80046c6 <HAL_TIM_PWM_Start+0xaa>
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	2b08      	cmp	r3, #8
 80046b2:	d104      	bne.n	80046be <HAL_TIM_PWM_Start+0xa2>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2202      	movs	r2, #2
 80046b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046bc:	e003      	b.n	80046c6 <HAL_TIM_PWM_Start+0xaa>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2202      	movs	r2, #2
 80046c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	2201      	movs	r2, #1
 80046cc:	6839      	ldr	r1, [r7, #0]
 80046ce:	4618      	mov	r0, r3
 80046d0:	f001 f964 	bl	800599c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a23      	ldr	r2, [pc, #140]	; (8004768 <HAL_TIM_PWM_Start+0x14c>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d107      	bne.n	80046ee <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80046ec:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a1d      	ldr	r2, [pc, #116]	; (8004768 <HAL_TIM_PWM_Start+0x14c>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d018      	beq.n	800472a <HAL_TIM_PWM_Start+0x10e>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004700:	d013      	beq.n	800472a <HAL_TIM_PWM_Start+0x10e>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4a19      	ldr	r2, [pc, #100]	; (800476c <HAL_TIM_PWM_Start+0x150>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d00e      	beq.n	800472a <HAL_TIM_PWM_Start+0x10e>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a17      	ldr	r2, [pc, #92]	; (8004770 <HAL_TIM_PWM_Start+0x154>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d009      	beq.n	800472a <HAL_TIM_PWM_Start+0x10e>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a16      	ldr	r2, [pc, #88]	; (8004774 <HAL_TIM_PWM_Start+0x158>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d004      	beq.n	800472a <HAL_TIM_PWM_Start+0x10e>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a14      	ldr	r2, [pc, #80]	; (8004778 <HAL_TIM_PWM_Start+0x15c>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d111      	bne.n	800474e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	f003 0307 	and.w	r3, r3, #7
 8004734:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2b06      	cmp	r3, #6
 800473a:	d010      	beq.n	800475e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f042 0201 	orr.w	r2, r2, #1
 800474a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800474c:	e007      	b.n	800475e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f042 0201 	orr.w	r2, r2, #1
 800475c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800475e:	2300      	movs	r3, #0
}
 8004760:	4618      	mov	r0, r3
 8004762:	3710      	adds	r7, #16
 8004764:	46bd      	mov	sp, r7
 8004766:	bd80      	pop	{r7, pc}
 8004768:	40010000 	.word	0x40010000
 800476c:	40000400 	.word	0x40000400
 8004770:	40000800 	.word	0x40000800
 8004774:	40000c00 	.word	0x40000c00
 8004778:	40014000 	.word	0x40014000

0800477c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b082      	sub	sp, #8
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d101      	bne.n	800478e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	e041      	b.n	8004812 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004794:	b2db      	uxtb	r3, r3
 8004796:	2b00      	cmp	r3, #0
 8004798:	d106      	bne.n	80047a8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2200      	movs	r2, #0
 800479e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80047a2:	6878      	ldr	r0, [r7, #4]
 80047a4:	f7fd fae6 	bl	8001d74 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2202      	movs	r2, #2
 80047ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	3304      	adds	r3, #4
 80047b8:	4619      	mov	r1, r3
 80047ba:	4610      	mov	r0, r2
 80047bc:	f000 fc98 	bl	80050f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2201      	movs	r2, #1
 80047c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2201      	movs	r2, #1
 80047cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2201      	movs	r2, #1
 80047d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2201      	movs	r2, #1
 80047dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2201      	movs	r2, #1
 80047e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2201      	movs	r2, #1
 80047ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2201      	movs	r2, #1
 80047f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2201      	movs	r2, #1
 80047fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2201      	movs	r2, #1
 8004804:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2201      	movs	r2, #1
 800480c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004810:	2300      	movs	r3, #0
}
 8004812:	4618      	mov	r0, r3
 8004814:	3708      	adds	r7, #8
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
	...

0800481c <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b084      	sub	sp, #16
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d104      	bne.n	8004836 <HAL_TIM_IC_Start+0x1a>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004832:	b2db      	uxtb	r3, r3
 8004834:	e013      	b.n	800485e <HAL_TIM_IC_Start+0x42>
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	2b04      	cmp	r3, #4
 800483a:	d104      	bne.n	8004846 <HAL_TIM_IC_Start+0x2a>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004842:	b2db      	uxtb	r3, r3
 8004844:	e00b      	b.n	800485e <HAL_TIM_IC_Start+0x42>
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	2b08      	cmp	r3, #8
 800484a:	d104      	bne.n	8004856 <HAL_TIM_IC_Start+0x3a>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004852:	b2db      	uxtb	r3, r3
 8004854:	e003      	b.n	800485e <HAL_TIM_IC_Start+0x42>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800485c:	b2db      	uxtb	r3, r3
 800485e:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d104      	bne.n	8004870 <HAL_TIM_IC_Start+0x54>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800486c:	b2db      	uxtb	r3, r3
 800486e:	e013      	b.n	8004898 <HAL_TIM_IC_Start+0x7c>
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	2b04      	cmp	r3, #4
 8004874:	d104      	bne.n	8004880 <HAL_TIM_IC_Start+0x64>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800487c:	b2db      	uxtb	r3, r3
 800487e:	e00b      	b.n	8004898 <HAL_TIM_IC_Start+0x7c>
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	2b08      	cmp	r3, #8
 8004884:	d104      	bne.n	8004890 <HAL_TIM_IC_Start+0x74>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800488c:	b2db      	uxtb	r3, r3
 800488e:	e003      	b.n	8004898 <HAL_TIM_IC_Start+0x7c>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004896:	b2db      	uxtb	r3, r3
 8004898:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800489a:	7bfb      	ldrb	r3, [r7, #15]
 800489c:	2b01      	cmp	r3, #1
 800489e:	d102      	bne.n	80048a6 <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80048a0:	7bbb      	ldrb	r3, [r7, #14]
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d001      	beq.n	80048aa <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	e077      	b.n	800499a <HAL_TIM_IC_Start+0x17e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d104      	bne.n	80048ba <HAL_TIM_IC_Start+0x9e>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2202      	movs	r2, #2
 80048b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048b8:	e013      	b.n	80048e2 <HAL_TIM_IC_Start+0xc6>
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	2b04      	cmp	r3, #4
 80048be:	d104      	bne.n	80048ca <HAL_TIM_IC_Start+0xae>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2202      	movs	r2, #2
 80048c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048c8:	e00b      	b.n	80048e2 <HAL_TIM_IC_Start+0xc6>
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	2b08      	cmp	r3, #8
 80048ce:	d104      	bne.n	80048da <HAL_TIM_IC_Start+0xbe>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2202      	movs	r2, #2
 80048d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80048d8:	e003      	b.n	80048e2 <HAL_TIM_IC_Start+0xc6>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2202      	movs	r2, #2
 80048de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d104      	bne.n	80048f2 <HAL_TIM_IC_Start+0xd6>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2202      	movs	r2, #2
 80048ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80048f0:	e013      	b.n	800491a <HAL_TIM_IC_Start+0xfe>
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	2b04      	cmp	r3, #4
 80048f6:	d104      	bne.n	8004902 <HAL_TIM_IC_Start+0xe6>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2202      	movs	r2, #2
 80048fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004900:	e00b      	b.n	800491a <HAL_TIM_IC_Start+0xfe>
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	2b08      	cmp	r3, #8
 8004906:	d104      	bne.n	8004912 <HAL_TIM_IC_Start+0xf6>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2202      	movs	r2, #2
 800490c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004910:	e003      	b.n	800491a <HAL_TIM_IC_Start+0xfe>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2202      	movs	r2, #2
 8004916:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	2201      	movs	r2, #1
 8004920:	6839      	ldr	r1, [r7, #0]
 8004922:	4618      	mov	r0, r3
 8004924:	f001 f83a 	bl	800599c <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a1d      	ldr	r2, [pc, #116]	; (80049a4 <HAL_TIM_IC_Start+0x188>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d018      	beq.n	8004964 <HAL_TIM_IC_Start+0x148>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800493a:	d013      	beq.n	8004964 <HAL_TIM_IC_Start+0x148>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a19      	ldr	r2, [pc, #100]	; (80049a8 <HAL_TIM_IC_Start+0x18c>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d00e      	beq.n	8004964 <HAL_TIM_IC_Start+0x148>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a18      	ldr	r2, [pc, #96]	; (80049ac <HAL_TIM_IC_Start+0x190>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d009      	beq.n	8004964 <HAL_TIM_IC_Start+0x148>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a16      	ldr	r2, [pc, #88]	; (80049b0 <HAL_TIM_IC_Start+0x194>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d004      	beq.n	8004964 <HAL_TIM_IC_Start+0x148>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a15      	ldr	r2, [pc, #84]	; (80049b4 <HAL_TIM_IC_Start+0x198>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d111      	bne.n	8004988 <HAL_TIM_IC_Start+0x16c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	f003 0307 	and.w	r3, r3, #7
 800496e:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	2b06      	cmp	r3, #6
 8004974:	d010      	beq.n	8004998 <HAL_TIM_IC_Start+0x17c>
    {
      __HAL_TIM_ENABLE(htim);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f042 0201 	orr.w	r2, r2, #1
 8004984:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004986:	e007      	b.n	8004998 <HAL_TIM_IC_Start+0x17c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f042 0201 	orr.w	r2, r2, #1
 8004996:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004998:	2300      	movs	r3, #0
}
 800499a:	4618      	mov	r0, r3
 800499c:	3710      	adds	r7, #16
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
 80049a2:	bf00      	nop
 80049a4:	40010000 	.word	0x40010000
 80049a8:	40000400 	.word	0x40000400
 80049ac:	40000800 	.word	0x40000800
 80049b0:	40000c00 	.word	0x40000c00
 80049b4:	40014000 	.word	0x40014000

080049b8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b086      	sub	sp, #24
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
 80049c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d101      	bne.n	80049cc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80049c8:	2301      	movs	r3, #1
 80049ca:	e097      	b.n	8004afc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d106      	bne.n	80049e6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2200      	movs	r2, #0
 80049dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80049e0:	6878      	ldr	r0, [r7, #4]
 80049e2:	f7fd f97f 	bl	8001ce4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2202      	movs	r2, #2
 80049ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	687a      	ldr	r2, [r7, #4]
 80049f6:	6812      	ldr	r2, [r2, #0]
 80049f8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80049fc:	f023 0307 	bic.w	r3, r3, #7
 8004a00:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	3304      	adds	r3, #4
 8004a0a:	4619      	mov	r1, r3
 8004a0c:	4610      	mov	r0, r2
 8004a0e:	f000 fb6f 	bl	80050f0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	699b      	ldr	r3, [r3, #24]
 8004a20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	6a1b      	ldr	r3, [r3, #32]
 8004a28:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	697a      	ldr	r2, [r7, #20]
 8004a30:	4313      	orrs	r3, r2
 8004a32:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a3a:	f023 0303 	bic.w	r3, r3, #3
 8004a3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	689a      	ldr	r2, [r3, #8]
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	699b      	ldr	r3, [r3, #24]
 8004a48:	021b      	lsls	r3, r3, #8
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	693a      	ldr	r2, [r7, #16]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004a58:	f023 030c 	bic.w	r3, r3, #12
 8004a5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004a64:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a68:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	68da      	ldr	r2, [r3, #12]
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	69db      	ldr	r3, [r3, #28]
 8004a72:	021b      	lsls	r3, r3, #8
 8004a74:	4313      	orrs	r3, r2
 8004a76:	693a      	ldr	r2, [r7, #16]
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	691b      	ldr	r3, [r3, #16]
 8004a80:	011a      	lsls	r2, r3, #4
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	6a1b      	ldr	r3, [r3, #32]
 8004a86:	031b      	lsls	r3, r3, #12
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	693a      	ldr	r2, [r7, #16]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004a96:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004a9e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	685a      	ldr	r2, [r3, #4]
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	695b      	ldr	r3, [r3, #20]
 8004aa8:	011b      	lsls	r3, r3, #4
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	68fa      	ldr	r2, [r7, #12]
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	697a      	ldr	r2, [r7, #20]
 8004ab8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	693a      	ldr	r2, [r7, #16]
 8004ac0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	68fa      	ldr	r2, [r7, #12]
 8004ac8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2201      	movs	r2, #1
 8004ace:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2201      	movs	r2, #1
 8004ade:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2201      	movs	r2, #1
 8004aee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2201      	movs	r2, #1
 8004af6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004afa:	2300      	movs	r3, #0
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	3718      	adds	r7, #24
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}

08004b04 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
 8004b0c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004b14:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004b1c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004b24:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004b2c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d110      	bne.n	8004b56 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b34:	7bfb      	ldrb	r3, [r7, #15]
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d102      	bne.n	8004b40 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004b3a:	7b7b      	ldrb	r3, [r7, #13]
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d001      	beq.n	8004b44 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	e069      	b.n	8004c18 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2202      	movs	r2, #2
 8004b48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2202      	movs	r2, #2
 8004b50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b54:	e031      	b.n	8004bba <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	2b04      	cmp	r3, #4
 8004b5a:	d110      	bne.n	8004b7e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b5c:	7bbb      	ldrb	r3, [r7, #14]
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d102      	bne.n	8004b68 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004b62:	7b3b      	ldrb	r3, [r7, #12]
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d001      	beq.n	8004b6c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	e055      	b.n	8004c18 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2202      	movs	r2, #2
 8004b70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2202      	movs	r2, #2
 8004b78:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004b7c:	e01d      	b.n	8004bba <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b7e:	7bfb      	ldrb	r3, [r7, #15]
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	d108      	bne.n	8004b96 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b84:	7bbb      	ldrb	r3, [r7, #14]
 8004b86:	2b01      	cmp	r3, #1
 8004b88:	d105      	bne.n	8004b96 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b8a:	7b7b      	ldrb	r3, [r7, #13]
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d102      	bne.n	8004b96 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004b90:	7b3b      	ldrb	r3, [r7, #12]
 8004b92:	2b01      	cmp	r3, #1
 8004b94:	d001      	beq.n	8004b9a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
 8004b98:	e03e      	b.n	8004c18 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2202      	movs	r2, #2
 8004b9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2202      	movs	r2, #2
 8004ba6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2202      	movs	r2, #2
 8004bae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2202      	movs	r2, #2
 8004bb6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d003      	beq.n	8004bc8 <HAL_TIM_Encoder_Start+0xc4>
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	2b04      	cmp	r3, #4
 8004bc4:	d008      	beq.n	8004bd8 <HAL_TIM_Encoder_Start+0xd4>
 8004bc6:	e00f      	b.n	8004be8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	2201      	movs	r2, #1
 8004bce:	2100      	movs	r1, #0
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	f000 fee3 	bl	800599c <TIM_CCxChannelCmd>
      break;
 8004bd6:	e016      	b.n	8004c06 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	2201      	movs	r2, #1
 8004bde:	2104      	movs	r1, #4
 8004be0:	4618      	mov	r0, r3
 8004be2:	f000 fedb 	bl	800599c <TIM_CCxChannelCmd>
      break;
 8004be6:	e00e      	b.n	8004c06 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	2201      	movs	r2, #1
 8004bee:	2100      	movs	r1, #0
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f000 fed3 	bl	800599c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	2104      	movs	r1, #4
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f000 fecc 	bl	800599c <TIM_CCxChannelCmd>
      break;
 8004c04:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f042 0201 	orr.w	r2, r2, #1
 8004c14:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004c16:	2300      	movs	r3, #0
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3710      	adds	r7, #16
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}

08004c20 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b086      	sub	sp, #24
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	60f8      	str	r0, [r7, #12]
 8004c28:	60b9      	str	r1, [r7, #8]
 8004c2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c36:	2b01      	cmp	r3, #1
 8004c38:	d101      	bne.n	8004c3e <HAL_TIM_IC_ConfigChannel+0x1e>
 8004c3a:	2302      	movs	r3, #2
 8004c3c:	e088      	b.n	8004d50 <HAL_TIM_IC_ConfigChannel+0x130>
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2201      	movs	r2, #1
 8004c42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d11b      	bne.n	8004c84 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6818      	ldr	r0, [r3, #0]
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	6819      	ldr	r1, [r3, #0]
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	685a      	ldr	r2, [r3, #4]
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	68db      	ldr	r3, [r3, #12]
 8004c5c:	f000 fce6 	bl	800562c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	699a      	ldr	r2, [r3, #24]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f022 020c 	bic.w	r2, r2, #12
 8004c6e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	6999      	ldr	r1, [r3, #24]
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	689a      	ldr	r2, [r3, #8]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	430a      	orrs	r2, r1
 8004c80:	619a      	str	r2, [r3, #24]
 8004c82:	e060      	b.n	8004d46 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2b04      	cmp	r3, #4
 8004c88:	d11c      	bne.n	8004cc4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6818      	ldr	r0, [r3, #0]
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	6819      	ldr	r1, [r3, #0]
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	685a      	ldr	r2, [r3, #4]
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	68db      	ldr	r3, [r3, #12]
 8004c9a:	f000 fd5e 	bl	800575a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	699a      	ldr	r2, [r3, #24]
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004cac:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	6999      	ldr	r1, [r3, #24]
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	021a      	lsls	r2, r3, #8
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	430a      	orrs	r2, r1
 8004cc0:	619a      	str	r2, [r3, #24]
 8004cc2:	e040      	b.n	8004d46 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2b08      	cmp	r3, #8
 8004cc8:	d11b      	bne.n	8004d02 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	6818      	ldr	r0, [r3, #0]
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	6819      	ldr	r1, [r3, #0]
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	685a      	ldr	r2, [r3, #4]
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	68db      	ldr	r3, [r3, #12]
 8004cda:	f000 fdab 	bl	8005834 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	69da      	ldr	r2, [r3, #28]
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f022 020c 	bic.w	r2, r2, #12
 8004cec:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	69d9      	ldr	r1, [r3, #28]
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	689a      	ldr	r2, [r3, #8]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	430a      	orrs	r2, r1
 8004cfe:	61da      	str	r2, [r3, #28]
 8004d00:	e021      	b.n	8004d46 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2b0c      	cmp	r3, #12
 8004d06:	d11c      	bne.n	8004d42 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6818      	ldr	r0, [r3, #0]
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	6819      	ldr	r1, [r3, #0]
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	685a      	ldr	r2, [r3, #4]
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	f000 fdc8 	bl	80058ac <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	69da      	ldr	r2, [r3, #28]
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004d2a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	69d9      	ldr	r1, [r3, #28]
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	021a      	lsls	r2, r3, #8
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	430a      	orrs	r2, r1
 8004d3e:	61da      	str	r2, [r3, #28]
 8004d40:	e001      	b.n	8004d46 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004d4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	3718      	adds	r7, #24
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd80      	pop	{r7, pc}

08004d58 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b086      	sub	sp, #24
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	60f8      	str	r0, [r7, #12]
 8004d60:	60b9      	str	r1, [r7, #8]
 8004d62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d64:	2300      	movs	r3, #0
 8004d66:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d6e:	2b01      	cmp	r3, #1
 8004d70:	d101      	bne.n	8004d76 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004d72:	2302      	movs	r3, #2
 8004d74:	e0ae      	b.n	8004ed4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	2201      	movs	r2, #1
 8004d7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2b0c      	cmp	r3, #12
 8004d82:	f200 809f 	bhi.w	8004ec4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004d86:	a201      	add	r2, pc, #4	; (adr r2, 8004d8c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d8c:	08004dc1 	.word	0x08004dc1
 8004d90:	08004ec5 	.word	0x08004ec5
 8004d94:	08004ec5 	.word	0x08004ec5
 8004d98:	08004ec5 	.word	0x08004ec5
 8004d9c:	08004e01 	.word	0x08004e01
 8004da0:	08004ec5 	.word	0x08004ec5
 8004da4:	08004ec5 	.word	0x08004ec5
 8004da8:	08004ec5 	.word	0x08004ec5
 8004dac:	08004e43 	.word	0x08004e43
 8004db0:	08004ec5 	.word	0x08004ec5
 8004db4:	08004ec5 	.word	0x08004ec5
 8004db8:	08004ec5 	.word	0x08004ec5
 8004dbc:	08004e83 	.word	0x08004e83
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	68b9      	ldr	r1, [r7, #8]
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	f000 fa12 	bl	80051f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	699a      	ldr	r2, [r3, #24]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f042 0208 	orr.w	r2, r2, #8
 8004dda:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	699a      	ldr	r2, [r3, #24]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f022 0204 	bic.w	r2, r2, #4
 8004dea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	6999      	ldr	r1, [r3, #24]
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	691a      	ldr	r2, [r3, #16]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	430a      	orrs	r2, r1
 8004dfc:	619a      	str	r2, [r3, #24]
      break;
 8004dfe:	e064      	b.n	8004eca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	68b9      	ldr	r1, [r7, #8]
 8004e06:	4618      	mov	r0, r3
 8004e08:	f000 fa58 	bl	80052bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	699a      	ldr	r2, [r3, #24]
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	699a      	ldr	r2, [r3, #24]
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	6999      	ldr	r1, [r3, #24]
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	691b      	ldr	r3, [r3, #16]
 8004e36:	021a      	lsls	r2, r3, #8
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	430a      	orrs	r2, r1
 8004e3e:	619a      	str	r2, [r3, #24]
      break;
 8004e40:	e043      	b.n	8004eca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	68b9      	ldr	r1, [r7, #8]
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f000 faa3 	bl	8005394 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	69da      	ldr	r2, [r3, #28]
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f042 0208 	orr.w	r2, r2, #8
 8004e5c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	69da      	ldr	r2, [r3, #28]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f022 0204 	bic.w	r2, r2, #4
 8004e6c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	69d9      	ldr	r1, [r3, #28]
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	691a      	ldr	r2, [r3, #16]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	430a      	orrs	r2, r1
 8004e7e:	61da      	str	r2, [r3, #28]
      break;
 8004e80:	e023      	b.n	8004eca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	68b9      	ldr	r1, [r7, #8]
 8004e88:	4618      	mov	r0, r3
 8004e8a:	f000 faed 	bl	8005468 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	69da      	ldr	r2, [r3, #28]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	69da      	ldr	r2, [r3, #28]
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004eac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	69d9      	ldr	r1, [r3, #28]
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	691b      	ldr	r3, [r3, #16]
 8004eb8:	021a      	lsls	r2, r3, #8
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	430a      	orrs	r2, r1
 8004ec0:	61da      	str	r2, [r3, #28]
      break;
 8004ec2:	e002      	b.n	8004eca <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	75fb      	strb	r3, [r7, #23]
      break;
 8004ec8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004ed2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	3718      	adds	r7, #24
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}

08004edc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b084      	sub	sp, #16
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
 8004ee4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	d101      	bne.n	8004ef8 <HAL_TIM_ConfigClockSource+0x1c>
 8004ef4:	2302      	movs	r3, #2
 8004ef6:	e0b4      	b.n	8005062 <HAL_TIM_ConfigClockSource+0x186>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2201      	movs	r2, #1
 8004efc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2202      	movs	r2, #2
 8004f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004f16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004f1e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	68ba      	ldr	r2, [r7, #8]
 8004f26:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f30:	d03e      	beq.n	8004fb0 <HAL_TIM_ConfigClockSource+0xd4>
 8004f32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f36:	f200 8087 	bhi.w	8005048 <HAL_TIM_ConfigClockSource+0x16c>
 8004f3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f3e:	f000 8086 	beq.w	800504e <HAL_TIM_ConfigClockSource+0x172>
 8004f42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f46:	d87f      	bhi.n	8005048 <HAL_TIM_ConfigClockSource+0x16c>
 8004f48:	2b70      	cmp	r3, #112	; 0x70
 8004f4a:	d01a      	beq.n	8004f82 <HAL_TIM_ConfigClockSource+0xa6>
 8004f4c:	2b70      	cmp	r3, #112	; 0x70
 8004f4e:	d87b      	bhi.n	8005048 <HAL_TIM_ConfigClockSource+0x16c>
 8004f50:	2b60      	cmp	r3, #96	; 0x60
 8004f52:	d050      	beq.n	8004ff6 <HAL_TIM_ConfigClockSource+0x11a>
 8004f54:	2b60      	cmp	r3, #96	; 0x60
 8004f56:	d877      	bhi.n	8005048 <HAL_TIM_ConfigClockSource+0x16c>
 8004f58:	2b50      	cmp	r3, #80	; 0x50
 8004f5a:	d03c      	beq.n	8004fd6 <HAL_TIM_ConfigClockSource+0xfa>
 8004f5c:	2b50      	cmp	r3, #80	; 0x50
 8004f5e:	d873      	bhi.n	8005048 <HAL_TIM_ConfigClockSource+0x16c>
 8004f60:	2b40      	cmp	r3, #64	; 0x40
 8004f62:	d058      	beq.n	8005016 <HAL_TIM_ConfigClockSource+0x13a>
 8004f64:	2b40      	cmp	r3, #64	; 0x40
 8004f66:	d86f      	bhi.n	8005048 <HAL_TIM_ConfigClockSource+0x16c>
 8004f68:	2b30      	cmp	r3, #48	; 0x30
 8004f6a:	d064      	beq.n	8005036 <HAL_TIM_ConfigClockSource+0x15a>
 8004f6c:	2b30      	cmp	r3, #48	; 0x30
 8004f6e:	d86b      	bhi.n	8005048 <HAL_TIM_ConfigClockSource+0x16c>
 8004f70:	2b20      	cmp	r3, #32
 8004f72:	d060      	beq.n	8005036 <HAL_TIM_ConfigClockSource+0x15a>
 8004f74:	2b20      	cmp	r3, #32
 8004f76:	d867      	bhi.n	8005048 <HAL_TIM_ConfigClockSource+0x16c>
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d05c      	beq.n	8005036 <HAL_TIM_ConfigClockSource+0x15a>
 8004f7c:	2b10      	cmp	r3, #16
 8004f7e:	d05a      	beq.n	8005036 <HAL_TIM_ConfigClockSource+0x15a>
 8004f80:	e062      	b.n	8005048 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6818      	ldr	r0, [r3, #0]
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	6899      	ldr	r1, [r3, #8]
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	685a      	ldr	r2, [r3, #4]
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	68db      	ldr	r3, [r3, #12]
 8004f92:	f000 fce3 	bl	800595c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004fa4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	68ba      	ldr	r2, [r7, #8]
 8004fac:	609a      	str	r2, [r3, #8]
      break;
 8004fae:	e04f      	b.n	8005050 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6818      	ldr	r0, [r3, #0]
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	6899      	ldr	r1, [r3, #8]
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	685a      	ldr	r2, [r3, #4]
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	68db      	ldr	r3, [r3, #12]
 8004fc0:	f000 fccc 	bl	800595c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	689a      	ldr	r2, [r3, #8]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004fd2:	609a      	str	r2, [r3, #8]
      break;
 8004fd4:	e03c      	b.n	8005050 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6818      	ldr	r0, [r3, #0]
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	6859      	ldr	r1, [r3, #4]
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	68db      	ldr	r3, [r3, #12]
 8004fe2:	461a      	mov	r2, r3
 8004fe4:	f000 fb8a 	bl	80056fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	2150      	movs	r1, #80	; 0x50
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f000 fc99 	bl	8005926 <TIM_ITRx_SetConfig>
      break;
 8004ff4:	e02c      	b.n	8005050 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6818      	ldr	r0, [r3, #0]
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	6859      	ldr	r1, [r3, #4]
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	68db      	ldr	r3, [r3, #12]
 8005002:	461a      	mov	r2, r3
 8005004:	f000 fbe6 	bl	80057d4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	2160      	movs	r1, #96	; 0x60
 800500e:	4618      	mov	r0, r3
 8005010:	f000 fc89 	bl	8005926 <TIM_ITRx_SetConfig>
      break;
 8005014:	e01c      	b.n	8005050 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6818      	ldr	r0, [r3, #0]
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	6859      	ldr	r1, [r3, #4]
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	68db      	ldr	r3, [r3, #12]
 8005022:	461a      	mov	r2, r3
 8005024:	f000 fb6a 	bl	80056fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	2140      	movs	r1, #64	; 0x40
 800502e:	4618      	mov	r0, r3
 8005030:	f000 fc79 	bl	8005926 <TIM_ITRx_SetConfig>
      break;
 8005034:	e00c      	b.n	8005050 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4619      	mov	r1, r3
 8005040:	4610      	mov	r0, r2
 8005042:	f000 fc70 	bl	8005926 <TIM_ITRx_SetConfig>
      break;
 8005046:	e003      	b.n	8005050 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	73fb      	strb	r3, [r7, #15]
      break;
 800504c:	e000      	b.n	8005050 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800504e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2201      	movs	r2, #1
 8005054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2200      	movs	r2, #0
 800505c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005060:	7bfb      	ldrb	r3, [r7, #15]
}
 8005062:	4618      	mov	r0, r3
 8005064:	3710      	adds	r7, #16
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}

0800506a <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800506a:	b580      	push	{r7, lr}
 800506c:	b082      	sub	sp, #8
 800506e:	af00      	add	r7, sp, #0
 8005070:	6078      	str	r0, [r7, #4]
 8005072:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800507a:	2b01      	cmp	r3, #1
 800507c:	d101      	bne.n	8005082 <HAL_TIM_SlaveConfigSynchro+0x18>
 800507e:	2302      	movs	r3, #2
 8005080:	e031      	b.n	80050e6 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2201      	movs	r2, #1
 8005086:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2202      	movs	r2, #2
 800508e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005092:	6839      	ldr	r1, [r7, #0]
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	f000 fa37 	bl	8005508 <TIM_SlaveTimer_SetConfig>
 800509a:	4603      	mov	r3, r0
 800509c:	2b00      	cmp	r3, #0
 800509e:	d009      	beq.n	80050b4 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2201      	movs	r2, #1
 80050a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80050b0:	2301      	movs	r3, #1
 80050b2:	e018      	b.n	80050e6 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	68da      	ldr	r2, [r3, #12]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050c2:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	68da      	ldr	r2, [r3, #12]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80050d2:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2201      	movs	r2, #1
 80050d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2200      	movs	r2, #0
 80050e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80050e4:	2300      	movs	r3, #0
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	3708      	adds	r7, #8
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
	...

080050f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b085      	sub	sp, #20
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
 80050f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	4a34      	ldr	r2, [pc, #208]	; (80051d4 <TIM_Base_SetConfig+0xe4>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d00f      	beq.n	8005128 <TIM_Base_SetConfig+0x38>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800510e:	d00b      	beq.n	8005128 <TIM_Base_SetConfig+0x38>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	4a31      	ldr	r2, [pc, #196]	; (80051d8 <TIM_Base_SetConfig+0xe8>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d007      	beq.n	8005128 <TIM_Base_SetConfig+0x38>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	4a30      	ldr	r2, [pc, #192]	; (80051dc <TIM_Base_SetConfig+0xec>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d003      	beq.n	8005128 <TIM_Base_SetConfig+0x38>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	4a2f      	ldr	r2, [pc, #188]	; (80051e0 <TIM_Base_SetConfig+0xf0>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d108      	bne.n	800513a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800512e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	68fa      	ldr	r2, [r7, #12]
 8005136:	4313      	orrs	r3, r2
 8005138:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	4a25      	ldr	r2, [pc, #148]	; (80051d4 <TIM_Base_SetConfig+0xe4>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d01b      	beq.n	800517a <TIM_Base_SetConfig+0x8a>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005148:	d017      	beq.n	800517a <TIM_Base_SetConfig+0x8a>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	4a22      	ldr	r2, [pc, #136]	; (80051d8 <TIM_Base_SetConfig+0xe8>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d013      	beq.n	800517a <TIM_Base_SetConfig+0x8a>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	4a21      	ldr	r2, [pc, #132]	; (80051dc <TIM_Base_SetConfig+0xec>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d00f      	beq.n	800517a <TIM_Base_SetConfig+0x8a>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	4a20      	ldr	r2, [pc, #128]	; (80051e0 <TIM_Base_SetConfig+0xf0>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d00b      	beq.n	800517a <TIM_Base_SetConfig+0x8a>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	4a1f      	ldr	r2, [pc, #124]	; (80051e4 <TIM_Base_SetConfig+0xf4>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d007      	beq.n	800517a <TIM_Base_SetConfig+0x8a>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	4a1e      	ldr	r2, [pc, #120]	; (80051e8 <TIM_Base_SetConfig+0xf8>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d003      	beq.n	800517a <TIM_Base_SetConfig+0x8a>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	4a1d      	ldr	r2, [pc, #116]	; (80051ec <TIM_Base_SetConfig+0xfc>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d108      	bne.n	800518c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005180:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	68db      	ldr	r3, [r3, #12]
 8005186:	68fa      	ldr	r2, [r7, #12]
 8005188:	4313      	orrs	r3, r2
 800518a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	695b      	ldr	r3, [r3, #20]
 8005196:	4313      	orrs	r3, r2
 8005198:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	68fa      	ldr	r2, [r7, #12]
 800519e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	689a      	ldr	r2, [r3, #8]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	4a08      	ldr	r2, [pc, #32]	; (80051d4 <TIM_Base_SetConfig+0xe4>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d103      	bne.n	80051c0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	691a      	ldr	r2, [r3, #16]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	615a      	str	r2, [r3, #20]
}
 80051c6:	bf00      	nop
 80051c8:	3714      	adds	r7, #20
 80051ca:	46bd      	mov	sp, r7
 80051cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d0:	4770      	bx	lr
 80051d2:	bf00      	nop
 80051d4:	40010000 	.word	0x40010000
 80051d8:	40000400 	.word	0x40000400
 80051dc:	40000800 	.word	0x40000800
 80051e0:	40000c00 	.word	0x40000c00
 80051e4:	40014000 	.word	0x40014000
 80051e8:	40014400 	.word	0x40014400
 80051ec:	40014800 	.word	0x40014800

080051f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b087      	sub	sp, #28
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6a1b      	ldr	r3, [r3, #32]
 80051fe:	f023 0201 	bic.w	r2, r3, #1
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6a1b      	ldr	r3, [r3, #32]
 800520a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	699b      	ldr	r3, [r3, #24]
 8005216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800521e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	f023 0303 	bic.w	r3, r3, #3
 8005226:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	68fa      	ldr	r2, [r7, #12]
 800522e:	4313      	orrs	r3, r2
 8005230:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	f023 0302 	bic.w	r3, r3, #2
 8005238:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	689b      	ldr	r3, [r3, #8]
 800523e:	697a      	ldr	r2, [r7, #20]
 8005240:	4313      	orrs	r3, r2
 8005242:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	4a1c      	ldr	r2, [pc, #112]	; (80052b8 <TIM_OC1_SetConfig+0xc8>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d10c      	bne.n	8005266 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800524c:	697b      	ldr	r3, [r7, #20]
 800524e:	f023 0308 	bic.w	r3, r3, #8
 8005252:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	68db      	ldr	r3, [r3, #12]
 8005258:	697a      	ldr	r2, [r7, #20]
 800525a:	4313      	orrs	r3, r2
 800525c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	f023 0304 	bic.w	r3, r3, #4
 8005264:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	4a13      	ldr	r2, [pc, #76]	; (80052b8 <TIM_OC1_SetConfig+0xc8>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d111      	bne.n	8005292 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005274:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800527c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	695b      	ldr	r3, [r3, #20]
 8005282:	693a      	ldr	r2, [r7, #16]
 8005284:	4313      	orrs	r3, r2
 8005286:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	699b      	ldr	r3, [r3, #24]
 800528c:	693a      	ldr	r2, [r7, #16]
 800528e:	4313      	orrs	r3, r2
 8005290:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	693a      	ldr	r2, [r7, #16]
 8005296:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	68fa      	ldr	r2, [r7, #12]
 800529c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	685a      	ldr	r2, [r3, #4]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	697a      	ldr	r2, [r7, #20]
 80052aa:	621a      	str	r2, [r3, #32]
}
 80052ac:	bf00      	nop
 80052ae:	371c      	adds	r7, #28
 80052b0:	46bd      	mov	sp, r7
 80052b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b6:	4770      	bx	lr
 80052b8:	40010000 	.word	0x40010000

080052bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052bc:	b480      	push	{r7}
 80052be:	b087      	sub	sp, #28
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
 80052c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6a1b      	ldr	r3, [r3, #32]
 80052ca:	f023 0210 	bic.w	r2, r3, #16
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6a1b      	ldr	r3, [r3, #32]
 80052d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	699b      	ldr	r3, [r3, #24]
 80052e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	021b      	lsls	r3, r3, #8
 80052fa:	68fa      	ldr	r2, [r7, #12]
 80052fc:	4313      	orrs	r3, r2
 80052fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	f023 0320 	bic.w	r3, r3, #32
 8005306:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	689b      	ldr	r3, [r3, #8]
 800530c:	011b      	lsls	r3, r3, #4
 800530e:	697a      	ldr	r2, [r7, #20]
 8005310:	4313      	orrs	r3, r2
 8005312:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	4a1e      	ldr	r2, [pc, #120]	; (8005390 <TIM_OC2_SetConfig+0xd4>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d10d      	bne.n	8005338 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005322:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	68db      	ldr	r3, [r3, #12]
 8005328:	011b      	lsls	r3, r3, #4
 800532a:	697a      	ldr	r2, [r7, #20]
 800532c:	4313      	orrs	r3, r2
 800532e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005330:	697b      	ldr	r3, [r7, #20]
 8005332:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005336:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	4a15      	ldr	r2, [pc, #84]	; (8005390 <TIM_OC2_SetConfig+0xd4>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d113      	bne.n	8005368 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005346:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800534e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	695b      	ldr	r3, [r3, #20]
 8005354:	009b      	lsls	r3, r3, #2
 8005356:	693a      	ldr	r2, [r7, #16]
 8005358:	4313      	orrs	r3, r2
 800535a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	699b      	ldr	r3, [r3, #24]
 8005360:	009b      	lsls	r3, r3, #2
 8005362:	693a      	ldr	r2, [r7, #16]
 8005364:	4313      	orrs	r3, r2
 8005366:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	693a      	ldr	r2, [r7, #16]
 800536c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	68fa      	ldr	r2, [r7, #12]
 8005372:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	685a      	ldr	r2, [r3, #4]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	697a      	ldr	r2, [r7, #20]
 8005380:	621a      	str	r2, [r3, #32]
}
 8005382:	bf00      	nop
 8005384:	371c      	adds	r7, #28
 8005386:	46bd      	mov	sp, r7
 8005388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538c:	4770      	bx	lr
 800538e:	bf00      	nop
 8005390:	40010000 	.word	0x40010000

08005394 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005394:	b480      	push	{r7}
 8005396:	b087      	sub	sp, #28
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
 800539c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6a1b      	ldr	r3, [r3, #32]
 80053a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6a1b      	ldr	r3, [r3, #32]
 80053ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	69db      	ldr	r3, [r3, #28]
 80053ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	f023 0303 	bic.w	r3, r3, #3
 80053ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	68fa      	ldr	r2, [r7, #12]
 80053d2:	4313      	orrs	r3, r2
 80053d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80053dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	021b      	lsls	r3, r3, #8
 80053e4:	697a      	ldr	r2, [r7, #20]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	4a1d      	ldr	r2, [pc, #116]	; (8005464 <TIM_OC3_SetConfig+0xd0>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d10d      	bne.n	800540e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80053f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	68db      	ldr	r3, [r3, #12]
 80053fe:	021b      	lsls	r3, r3, #8
 8005400:	697a      	ldr	r2, [r7, #20]
 8005402:	4313      	orrs	r3, r2
 8005404:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800540c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	4a14      	ldr	r2, [pc, #80]	; (8005464 <TIM_OC3_SetConfig+0xd0>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d113      	bne.n	800543e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800541c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005424:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	695b      	ldr	r3, [r3, #20]
 800542a:	011b      	lsls	r3, r3, #4
 800542c:	693a      	ldr	r2, [r7, #16]
 800542e:	4313      	orrs	r3, r2
 8005430:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	699b      	ldr	r3, [r3, #24]
 8005436:	011b      	lsls	r3, r3, #4
 8005438:	693a      	ldr	r2, [r7, #16]
 800543a:	4313      	orrs	r3, r2
 800543c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	693a      	ldr	r2, [r7, #16]
 8005442:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	68fa      	ldr	r2, [r7, #12]
 8005448:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	685a      	ldr	r2, [r3, #4]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	697a      	ldr	r2, [r7, #20]
 8005456:	621a      	str	r2, [r3, #32]
}
 8005458:	bf00      	nop
 800545a:	371c      	adds	r7, #28
 800545c:	46bd      	mov	sp, r7
 800545e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005462:	4770      	bx	lr
 8005464:	40010000 	.word	0x40010000

08005468 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005468:	b480      	push	{r7}
 800546a:	b087      	sub	sp, #28
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
 8005470:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6a1b      	ldr	r3, [r3, #32]
 8005476:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6a1b      	ldr	r3, [r3, #32]
 8005482:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	69db      	ldr	r3, [r3, #28]
 800548e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005496:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800549e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	021b      	lsls	r3, r3, #8
 80054a6:	68fa      	ldr	r2, [r7, #12]
 80054a8:	4313      	orrs	r3, r2
 80054aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80054b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	031b      	lsls	r3, r3, #12
 80054ba:	693a      	ldr	r2, [r7, #16]
 80054bc:	4313      	orrs	r3, r2
 80054be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	4a10      	ldr	r2, [pc, #64]	; (8005504 <TIM_OC4_SetConfig+0x9c>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d109      	bne.n	80054dc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80054c8:	697b      	ldr	r3, [r7, #20]
 80054ca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80054ce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	695b      	ldr	r3, [r3, #20]
 80054d4:	019b      	lsls	r3, r3, #6
 80054d6:	697a      	ldr	r2, [r7, #20]
 80054d8:	4313      	orrs	r3, r2
 80054da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	697a      	ldr	r2, [r7, #20]
 80054e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	68fa      	ldr	r2, [r7, #12]
 80054e6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	685a      	ldr	r2, [r3, #4]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	693a      	ldr	r2, [r7, #16]
 80054f4:	621a      	str	r2, [r3, #32]
}
 80054f6:	bf00      	nop
 80054f8:	371c      	adds	r7, #28
 80054fa:	46bd      	mov	sp, r7
 80054fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005500:	4770      	bx	lr
 8005502:	bf00      	nop
 8005504:	40010000 	.word	0x40010000

08005508 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b086      	sub	sp, #24
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
 8005510:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005512:	2300      	movs	r3, #0
 8005514:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	689b      	ldr	r3, [r3, #8]
 800551c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005524:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	693a      	ldr	r2, [r7, #16]
 800552c:	4313      	orrs	r3, r2
 800552e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005530:	693b      	ldr	r3, [r7, #16]
 8005532:	f023 0307 	bic.w	r3, r3, #7
 8005536:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	693a      	ldr	r2, [r7, #16]
 800553e:	4313      	orrs	r3, r2
 8005540:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	693a      	ldr	r2, [r7, #16]
 8005548:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	2b70      	cmp	r3, #112	; 0x70
 8005550:	d01a      	beq.n	8005588 <TIM_SlaveTimer_SetConfig+0x80>
 8005552:	2b70      	cmp	r3, #112	; 0x70
 8005554:	d860      	bhi.n	8005618 <TIM_SlaveTimer_SetConfig+0x110>
 8005556:	2b60      	cmp	r3, #96	; 0x60
 8005558:	d054      	beq.n	8005604 <TIM_SlaveTimer_SetConfig+0xfc>
 800555a:	2b60      	cmp	r3, #96	; 0x60
 800555c:	d85c      	bhi.n	8005618 <TIM_SlaveTimer_SetConfig+0x110>
 800555e:	2b50      	cmp	r3, #80	; 0x50
 8005560:	d046      	beq.n	80055f0 <TIM_SlaveTimer_SetConfig+0xe8>
 8005562:	2b50      	cmp	r3, #80	; 0x50
 8005564:	d858      	bhi.n	8005618 <TIM_SlaveTimer_SetConfig+0x110>
 8005566:	2b40      	cmp	r3, #64	; 0x40
 8005568:	d019      	beq.n	800559e <TIM_SlaveTimer_SetConfig+0x96>
 800556a:	2b40      	cmp	r3, #64	; 0x40
 800556c:	d854      	bhi.n	8005618 <TIM_SlaveTimer_SetConfig+0x110>
 800556e:	2b30      	cmp	r3, #48	; 0x30
 8005570:	d055      	beq.n	800561e <TIM_SlaveTimer_SetConfig+0x116>
 8005572:	2b30      	cmp	r3, #48	; 0x30
 8005574:	d850      	bhi.n	8005618 <TIM_SlaveTimer_SetConfig+0x110>
 8005576:	2b20      	cmp	r3, #32
 8005578:	d051      	beq.n	800561e <TIM_SlaveTimer_SetConfig+0x116>
 800557a:	2b20      	cmp	r3, #32
 800557c:	d84c      	bhi.n	8005618 <TIM_SlaveTimer_SetConfig+0x110>
 800557e:	2b00      	cmp	r3, #0
 8005580:	d04d      	beq.n	800561e <TIM_SlaveTimer_SetConfig+0x116>
 8005582:	2b10      	cmp	r3, #16
 8005584:	d04b      	beq.n	800561e <TIM_SlaveTimer_SetConfig+0x116>
 8005586:	e047      	b.n	8005618 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6818      	ldr	r0, [r3, #0]
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	68d9      	ldr	r1, [r3, #12]
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	689a      	ldr	r2, [r3, #8]
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	691b      	ldr	r3, [r3, #16]
 8005598:	f000 f9e0 	bl	800595c <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 800559c:	e040      	b.n	8005620 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	2b05      	cmp	r3, #5
 80055a4:	d101      	bne.n	80055aa <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e03b      	b.n	8005622 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	6a1b      	ldr	r3, [r3, #32]
 80055b0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	6a1a      	ldr	r2, [r3, #32]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f022 0201 	bic.w	r2, r2, #1
 80055c0:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	699b      	ldr	r3, [r3, #24]
 80055c8:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80055d0:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	691b      	ldr	r3, [r3, #16]
 80055d6:	011b      	lsls	r3, r3, #4
 80055d8:	68ba      	ldr	r2, [r7, #8]
 80055da:	4313      	orrs	r3, r2
 80055dc:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	68ba      	ldr	r2, [r7, #8]
 80055e4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	68fa      	ldr	r2, [r7, #12]
 80055ec:	621a      	str	r2, [r3, #32]
      break;
 80055ee:	e017      	b.n	8005620 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6818      	ldr	r0, [r3, #0]
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	6899      	ldr	r1, [r3, #8]
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	691b      	ldr	r3, [r3, #16]
 80055fc:	461a      	mov	r2, r3
 80055fe:	f000 f87d 	bl	80056fc <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8005602:	e00d      	b.n	8005620 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6818      	ldr	r0, [r3, #0]
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	6899      	ldr	r1, [r3, #8]
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	691b      	ldr	r3, [r3, #16]
 8005610:	461a      	mov	r2, r3
 8005612:	f000 f8df 	bl	80057d4 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8005616:	e003      	b.n	8005620 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8005618:	2301      	movs	r3, #1
 800561a:	75fb      	strb	r3, [r7, #23]
      break;
 800561c:	e000      	b.n	8005620 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 800561e:	bf00      	nop
  }

  return status;
 8005620:	7dfb      	ldrb	r3, [r7, #23]
}
 8005622:	4618      	mov	r0, r3
 8005624:	3718      	adds	r7, #24
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}
	...

0800562c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800562c:	b480      	push	{r7}
 800562e:	b087      	sub	sp, #28
 8005630:	af00      	add	r7, sp, #0
 8005632:	60f8      	str	r0, [r7, #12]
 8005634:	60b9      	str	r1, [r7, #8]
 8005636:	607a      	str	r2, [r7, #4]
 8005638:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	6a1b      	ldr	r3, [r3, #32]
 800563e:	f023 0201 	bic.w	r2, r3, #1
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	699b      	ldr	r3, [r3, #24]
 800564a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	6a1b      	ldr	r3, [r3, #32]
 8005650:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	4a24      	ldr	r2, [pc, #144]	; (80056e8 <TIM_TI1_SetConfig+0xbc>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d013      	beq.n	8005682 <TIM_TI1_SetConfig+0x56>
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005660:	d00f      	beq.n	8005682 <TIM_TI1_SetConfig+0x56>
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	4a21      	ldr	r2, [pc, #132]	; (80056ec <TIM_TI1_SetConfig+0xc0>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d00b      	beq.n	8005682 <TIM_TI1_SetConfig+0x56>
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	4a20      	ldr	r2, [pc, #128]	; (80056f0 <TIM_TI1_SetConfig+0xc4>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d007      	beq.n	8005682 <TIM_TI1_SetConfig+0x56>
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	4a1f      	ldr	r2, [pc, #124]	; (80056f4 <TIM_TI1_SetConfig+0xc8>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d003      	beq.n	8005682 <TIM_TI1_SetConfig+0x56>
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	4a1e      	ldr	r2, [pc, #120]	; (80056f8 <TIM_TI1_SetConfig+0xcc>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d101      	bne.n	8005686 <TIM_TI1_SetConfig+0x5a>
 8005682:	2301      	movs	r3, #1
 8005684:	e000      	b.n	8005688 <TIM_TI1_SetConfig+0x5c>
 8005686:	2300      	movs	r3, #0
 8005688:	2b00      	cmp	r3, #0
 800568a:	d008      	beq.n	800569e <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	f023 0303 	bic.w	r3, r3, #3
 8005692:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005694:	697a      	ldr	r2, [r7, #20]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	4313      	orrs	r3, r2
 800569a:	617b      	str	r3, [r7, #20]
 800569c:	e003      	b.n	80056a6 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	f043 0301 	orr.w	r3, r3, #1
 80056a4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80056ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	011b      	lsls	r3, r3, #4
 80056b2:	b2db      	uxtb	r3, r3
 80056b4:	697a      	ldr	r2, [r7, #20]
 80056b6:	4313      	orrs	r3, r2
 80056b8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	f023 030a 	bic.w	r3, r3, #10
 80056c0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	f003 030a 	and.w	r3, r3, #10
 80056c8:	693a      	ldr	r2, [r7, #16]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	697a      	ldr	r2, [r7, #20]
 80056d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	693a      	ldr	r2, [r7, #16]
 80056d8:	621a      	str	r2, [r3, #32]
}
 80056da:	bf00      	nop
 80056dc:	371c      	adds	r7, #28
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr
 80056e6:	bf00      	nop
 80056e8:	40010000 	.word	0x40010000
 80056ec:	40000400 	.word	0x40000400
 80056f0:	40000800 	.word	0x40000800
 80056f4:	40000c00 	.word	0x40000c00
 80056f8:	40014000 	.word	0x40014000

080056fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b087      	sub	sp, #28
 8005700:	af00      	add	r7, sp, #0
 8005702:	60f8      	str	r0, [r7, #12]
 8005704:	60b9      	str	r1, [r7, #8]
 8005706:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	6a1b      	ldr	r3, [r3, #32]
 800570c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	6a1b      	ldr	r3, [r3, #32]
 8005712:	f023 0201 	bic.w	r2, r3, #1
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	699b      	ldr	r3, [r3, #24]
 800571e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005720:	693b      	ldr	r3, [r7, #16]
 8005722:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005726:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	011b      	lsls	r3, r3, #4
 800572c:	693a      	ldr	r2, [r7, #16]
 800572e:	4313      	orrs	r3, r2
 8005730:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	f023 030a 	bic.w	r3, r3, #10
 8005738:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800573a:	697a      	ldr	r2, [r7, #20]
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	4313      	orrs	r3, r2
 8005740:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	693a      	ldr	r2, [r7, #16]
 8005746:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	697a      	ldr	r2, [r7, #20]
 800574c:	621a      	str	r2, [r3, #32]
}
 800574e:	bf00      	nop
 8005750:	371c      	adds	r7, #28
 8005752:	46bd      	mov	sp, r7
 8005754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005758:	4770      	bx	lr

0800575a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800575a:	b480      	push	{r7}
 800575c:	b087      	sub	sp, #28
 800575e:	af00      	add	r7, sp, #0
 8005760:	60f8      	str	r0, [r7, #12]
 8005762:	60b9      	str	r1, [r7, #8]
 8005764:	607a      	str	r2, [r7, #4]
 8005766:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	6a1b      	ldr	r3, [r3, #32]
 800576c:	f023 0210 	bic.w	r2, r3, #16
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	699b      	ldr	r3, [r3, #24]
 8005778:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	6a1b      	ldr	r3, [r3, #32]
 800577e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005786:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	021b      	lsls	r3, r3, #8
 800578c:	697a      	ldr	r2, [r7, #20]
 800578e:	4313      	orrs	r3, r2
 8005790:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005798:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	031b      	lsls	r3, r3, #12
 800579e:	b29b      	uxth	r3, r3
 80057a0:	697a      	ldr	r2, [r7, #20]
 80057a2:	4313      	orrs	r3, r2
 80057a4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80057ac:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	011b      	lsls	r3, r3, #4
 80057b2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80057b6:	693a      	ldr	r2, [r7, #16]
 80057b8:	4313      	orrs	r3, r2
 80057ba:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	697a      	ldr	r2, [r7, #20]
 80057c0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	693a      	ldr	r2, [r7, #16]
 80057c6:	621a      	str	r2, [r3, #32]
}
 80057c8:	bf00      	nop
 80057ca:	371c      	adds	r7, #28
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr

080057d4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b087      	sub	sp, #28
 80057d8:	af00      	add	r7, sp, #0
 80057da:	60f8      	str	r0, [r7, #12]
 80057dc:	60b9      	str	r1, [r7, #8]
 80057de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	6a1b      	ldr	r3, [r3, #32]
 80057e4:	f023 0210 	bic.w	r2, r3, #16
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	699b      	ldr	r3, [r3, #24]
 80057f0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	6a1b      	ldr	r3, [r3, #32]
 80057f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80057fe:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	031b      	lsls	r3, r3, #12
 8005804:	697a      	ldr	r2, [r7, #20]
 8005806:	4313      	orrs	r3, r2
 8005808:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005810:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	011b      	lsls	r3, r3, #4
 8005816:	693a      	ldr	r2, [r7, #16]
 8005818:	4313      	orrs	r3, r2
 800581a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	697a      	ldr	r2, [r7, #20]
 8005820:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	693a      	ldr	r2, [r7, #16]
 8005826:	621a      	str	r2, [r3, #32]
}
 8005828:	bf00      	nop
 800582a:	371c      	adds	r7, #28
 800582c:	46bd      	mov	sp, r7
 800582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005832:	4770      	bx	lr

08005834 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005834:	b480      	push	{r7}
 8005836:	b087      	sub	sp, #28
 8005838:	af00      	add	r7, sp, #0
 800583a:	60f8      	str	r0, [r7, #12]
 800583c:	60b9      	str	r1, [r7, #8]
 800583e:	607a      	str	r2, [r7, #4]
 8005840:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	6a1b      	ldr	r3, [r3, #32]
 8005846:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	69db      	ldr	r3, [r3, #28]
 8005852:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6a1b      	ldr	r3, [r3, #32]
 8005858:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	f023 0303 	bic.w	r3, r3, #3
 8005860:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005862:	697a      	ldr	r2, [r7, #20]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	4313      	orrs	r3, r2
 8005868:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005870:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	011b      	lsls	r3, r3, #4
 8005876:	b2db      	uxtb	r3, r3
 8005878:	697a      	ldr	r2, [r7, #20]
 800587a:	4313      	orrs	r3, r2
 800587c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800587e:	693b      	ldr	r3, [r7, #16]
 8005880:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005884:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	021b      	lsls	r3, r3, #8
 800588a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800588e:	693a      	ldr	r2, [r7, #16]
 8005890:	4313      	orrs	r3, r2
 8005892:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	697a      	ldr	r2, [r7, #20]
 8005898:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	693a      	ldr	r2, [r7, #16]
 800589e:	621a      	str	r2, [r3, #32]
}
 80058a0:	bf00      	nop
 80058a2:	371c      	adds	r7, #28
 80058a4:	46bd      	mov	sp, r7
 80058a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058aa:	4770      	bx	lr

080058ac <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b087      	sub	sp, #28
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	60f8      	str	r0, [r7, #12]
 80058b4:	60b9      	str	r1, [r7, #8]
 80058b6:	607a      	str	r2, [r7, #4]
 80058b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	6a1b      	ldr	r3, [r3, #32]
 80058be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	69db      	ldr	r3, [r3, #28]
 80058ca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	6a1b      	ldr	r3, [r3, #32]
 80058d0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058d8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	021b      	lsls	r3, r3, #8
 80058de:	697a      	ldr	r2, [r7, #20]
 80058e0:	4313      	orrs	r3, r2
 80058e2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80058e4:	697b      	ldr	r3, [r7, #20]
 80058e6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80058ea:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	031b      	lsls	r3, r3, #12
 80058f0:	b29b      	uxth	r3, r3
 80058f2:	697a      	ldr	r2, [r7, #20]
 80058f4:	4313      	orrs	r3, r2
 80058f6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80058fe:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	031b      	lsls	r3, r3, #12
 8005904:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005908:	693a      	ldr	r2, [r7, #16]
 800590a:	4313      	orrs	r3, r2
 800590c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	697a      	ldr	r2, [r7, #20]
 8005912:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	693a      	ldr	r2, [r7, #16]
 8005918:	621a      	str	r2, [r3, #32]
}
 800591a:	bf00      	nop
 800591c:	371c      	adds	r7, #28
 800591e:	46bd      	mov	sp, r7
 8005920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005924:	4770      	bx	lr

08005926 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005926:	b480      	push	{r7}
 8005928:	b085      	sub	sp, #20
 800592a:	af00      	add	r7, sp, #0
 800592c:	6078      	str	r0, [r7, #4]
 800592e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	689b      	ldr	r3, [r3, #8]
 8005934:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800593c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800593e:	683a      	ldr	r2, [r7, #0]
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	4313      	orrs	r3, r2
 8005944:	f043 0307 	orr.w	r3, r3, #7
 8005948:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	68fa      	ldr	r2, [r7, #12]
 800594e:	609a      	str	r2, [r3, #8]
}
 8005950:	bf00      	nop
 8005952:	3714      	adds	r7, #20
 8005954:	46bd      	mov	sp, r7
 8005956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595a:	4770      	bx	lr

0800595c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800595c:	b480      	push	{r7}
 800595e:	b087      	sub	sp, #28
 8005960:	af00      	add	r7, sp, #0
 8005962:	60f8      	str	r0, [r7, #12]
 8005964:	60b9      	str	r1, [r7, #8]
 8005966:	607a      	str	r2, [r7, #4]
 8005968:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005976:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	021a      	lsls	r2, r3, #8
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	431a      	orrs	r2, r3
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	4313      	orrs	r3, r2
 8005984:	697a      	ldr	r2, [r7, #20]
 8005986:	4313      	orrs	r3, r2
 8005988:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	697a      	ldr	r2, [r7, #20]
 800598e:	609a      	str	r2, [r3, #8]
}
 8005990:	bf00      	nop
 8005992:	371c      	adds	r7, #28
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr

0800599c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800599c:	b480      	push	{r7}
 800599e:	b087      	sub	sp, #28
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	60f8      	str	r0, [r7, #12]
 80059a4:	60b9      	str	r1, [r7, #8]
 80059a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	f003 031f 	and.w	r3, r3, #31
 80059ae:	2201      	movs	r2, #1
 80059b0:	fa02 f303 	lsl.w	r3, r2, r3
 80059b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	6a1a      	ldr	r2, [r3, #32]
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	43db      	mvns	r3, r3
 80059be:	401a      	ands	r2, r3
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	6a1a      	ldr	r2, [r3, #32]
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	f003 031f 	and.w	r3, r3, #31
 80059ce:	6879      	ldr	r1, [r7, #4]
 80059d0:	fa01 f303 	lsl.w	r3, r1, r3
 80059d4:	431a      	orrs	r2, r3
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	621a      	str	r2, [r3, #32]
}
 80059da:	bf00      	nop
 80059dc:	371c      	adds	r7, #28
 80059de:	46bd      	mov	sp, r7
 80059e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e4:	4770      	bx	lr
	...

080059e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80059e8:	b480      	push	{r7}
 80059ea:	b085      	sub	sp, #20
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
 80059f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059f8:	2b01      	cmp	r3, #1
 80059fa:	d101      	bne.n	8005a00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80059fc:	2302      	movs	r3, #2
 80059fe:	e050      	b.n	8005aa2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2201      	movs	r2, #1
 8005a04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2202      	movs	r2, #2
 8005a0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	68fa      	ldr	r2, [r7, #12]
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	68fa      	ldr	r2, [r7, #12]
 8005a38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4a1c      	ldr	r2, [pc, #112]	; (8005ab0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d018      	beq.n	8005a76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a4c:	d013      	beq.n	8005a76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4a18      	ldr	r2, [pc, #96]	; (8005ab4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d00e      	beq.n	8005a76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a16      	ldr	r2, [pc, #88]	; (8005ab8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d009      	beq.n	8005a76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a15      	ldr	r2, [pc, #84]	; (8005abc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d004      	beq.n	8005a76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a13      	ldr	r2, [pc, #76]	; (8005ac0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d10c      	bne.n	8005a90 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	68ba      	ldr	r2, [r7, #8]
 8005a84:	4313      	orrs	r3, r2
 8005a86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	68ba      	ldr	r2, [r7, #8]
 8005a8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2201      	movs	r2, #1
 8005a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005aa0:	2300      	movs	r3, #0
}
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	3714      	adds	r7, #20
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aac:	4770      	bx	lr
 8005aae:	bf00      	nop
 8005ab0:	40010000 	.word	0x40010000
 8005ab4:	40000400 	.word	0x40000400
 8005ab8:	40000800 	.word	0x40000800
 8005abc:	40000c00 	.word	0x40000c00
 8005ac0:	40014000 	.word	0x40014000

08005ac4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b085      	sub	sp, #20
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
 8005acc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ad8:	2b01      	cmp	r3, #1
 8005ada:	d101      	bne.n	8005ae0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005adc:	2302      	movs	r3, #2
 8005ade:	e03d      	b.n	8005b5c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	68db      	ldr	r3, [r3, #12]
 8005af2:	4313      	orrs	r3, r2
 8005af4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	689b      	ldr	r3, [r3, #8]
 8005b00:	4313      	orrs	r3, r2
 8005b02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	691b      	ldr	r3, [r3, #16]
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	695b      	ldr	r3, [r3, #20]
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	69db      	ldr	r3, [r3, #28]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	68fa      	ldr	r2, [r7, #12]
 8005b50:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2200      	movs	r2, #0
 8005b56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b5a:	2300      	movs	r3, #0
}
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	3714      	adds	r7, #20
 8005b60:	46bd      	mov	sp, r7
 8005b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b66:	4770      	bx	lr

08005b68 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b082      	sub	sp, #8
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d101      	bne.n	8005b7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b76:	2301      	movs	r3, #1
 8005b78:	e03f      	b.n	8005bfa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b80:	b2db      	uxtb	r3, r3
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d106      	bne.n	8005b94 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	f7fc f99a 	bl	8001ec8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2224      	movs	r2, #36	; 0x24
 8005b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	68da      	ldr	r2, [r3, #12]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005baa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005bac:	6878      	ldr	r0, [r7, #4]
 8005bae:	f000 f929 	bl	8005e04 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	691a      	ldr	r2, [r3, #16]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005bc0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	695a      	ldr	r2, [r3, #20]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005bd0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	68da      	ldr	r2, [r3, #12]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005be0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2200      	movs	r2, #0
 8005be6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2220      	movs	r2, #32
 8005bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2220      	movs	r2, #32
 8005bf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005bf8:	2300      	movs	r3, #0
}
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	3708      	adds	r7, #8
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}

08005c02 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c02:	b580      	push	{r7, lr}
 8005c04:	b08a      	sub	sp, #40	; 0x28
 8005c06:	af02      	add	r7, sp, #8
 8005c08:	60f8      	str	r0, [r7, #12]
 8005c0a:	60b9      	str	r1, [r7, #8]
 8005c0c:	603b      	str	r3, [r7, #0]
 8005c0e:	4613      	mov	r3, r2
 8005c10:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005c12:	2300      	movs	r3, #0
 8005c14:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c1c:	b2db      	uxtb	r3, r3
 8005c1e:	2b20      	cmp	r3, #32
 8005c20:	d17c      	bne.n	8005d1c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c22:	68bb      	ldr	r3, [r7, #8]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d002      	beq.n	8005c2e <HAL_UART_Transmit+0x2c>
 8005c28:	88fb      	ldrh	r3, [r7, #6]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d101      	bne.n	8005c32 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	e075      	b.n	8005d1e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d101      	bne.n	8005c40 <HAL_UART_Transmit+0x3e>
 8005c3c:	2302      	movs	r3, #2
 8005c3e:	e06e      	b.n	8005d1e <HAL_UART_Transmit+0x11c>
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2221      	movs	r2, #33	; 0x21
 8005c52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c56:	f7fc fb23 	bl	80022a0 <HAL_GetTick>
 8005c5a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	88fa      	ldrh	r2, [r7, #6]
 8005c60:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	88fa      	ldrh	r2, [r7, #6]
 8005c66:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	689b      	ldr	r3, [r3, #8]
 8005c6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c70:	d108      	bne.n	8005c84 <HAL_UART_Transmit+0x82>
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	691b      	ldr	r3, [r3, #16]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d104      	bne.n	8005c84 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	61bb      	str	r3, [r7, #24]
 8005c82:	e003      	b.n	8005c8c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005c94:	e02a      	b.n	8005cec <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	9300      	str	r3, [sp, #0]
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	2180      	movs	r1, #128	; 0x80
 8005ca0:	68f8      	ldr	r0, [r7, #12]
 8005ca2:	f000 f840 	bl	8005d26 <UART_WaitOnFlagUntilTimeout>
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d001      	beq.n	8005cb0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005cac:	2303      	movs	r3, #3
 8005cae:	e036      	b.n	8005d1e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005cb0:	69fb      	ldr	r3, [r7, #28]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d10b      	bne.n	8005cce <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005cb6:	69bb      	ldr	r3, [r7, #24]
 8005cb8:	881b      	ldrh	r3, [r3, #0]
 8005cba:	461a      	mov	r2, r3
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005cc4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005cc6:	69bb      	ldr	r3, [r7, #24]
 8005cc8:	3302      	adds	r3, #2
 8005cca:	61bb      	str	r3, [r7, #24]
 8005ccc:	e007      	b.n	8005cde <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005cce:	69fb      	ldr	r3, [r7, #28]
 8005cd0:	781a      	ldrb	r2, [r3, #0]
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005cd8:	69fb      	ldr	r3, [r7, #28]
 8005cda:	3301      	adds	r3, #1
 8005cdc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005ce2:	b29b      	uxth	r3, r3
 8005ce4:	3b01      	subs	r3, #1
 8005ce6:	b29a      	uxth	r2, r3
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005cf0:	b29b      	uxth	r3, r3
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d1cf      	bne.n	8005c96 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	9300      	str	r3, [sp, #0]
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	2140      	movs	r1, #64	; 0x40
 8005d00:	68f8      	ldr	r0, [r7, #12]
 8005d02:	f000 f810 	bl	8005d26 <UART_WaitOnFlagUntilTimeout>
 8005d06:	4603      	mov	r3, r0
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d001      	beq.n	8005d10 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005d0c:	2303      	movs	r3, #3
 8005d0e:	e006      	b.n	8005d1e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	2220      	movs	r2, #32
 8005d14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005d18:	2300      	movs	r3, #0
 8005d1a:	e000      	b.n	8005d1e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005d1c:	2302      	movs	r3, #2
  }
}
 8005d1e:	4618      	mov	r0, r3
 8005d20:	3720      	adds	r7, #32
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}

08005d26 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005d26:	b580      	push	{r7, lr}
 8005d28:	b090      	sub	sp, #64	; 0x40
 8005d2a:	af00      	add	r7, sp, #0
 8005d2c:	60f8      	str	r0, [r7, #12]
 8005d2e:	60b9      	str	r1, [r7, #8]
 8005d30:	603b      	str	r3, [r7, #0]
 8005d32:	4613      	mov	r3, r2
 8005d34:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d36:	e050      	b.n	8005dda <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d3e:	d04c      	beq.n	8005dda <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005d40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d007      	beq.n	8005d56 <UART_WaitOnFlagUntilTimeout+0x30>
 8005d46:	f7fc faab 	bl	80022a0 <HAL_GetTick>
 8005d4a:	4602      	mov	r2, r0
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	1ad3      	subs	r3, r2, r3
 8005d50:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005d52:	429a      	cmp	r2, r3
 8005d54:	d241      	bcs.n	8005dda <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	330c      	adds	r3, #12
 8005d5c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d60:	e853 3f00 	ldrex	r3, [r3]
 8005d64:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d68:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005d6c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	330c      	adds	r3, #12
 8005d74:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005d76:	637a      	str	r2, [r7, #52]	; 0x34
 8005d78:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d7a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005d7c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005d7e:	e841 2300 	strex	r3, r2, [r1]
 8005d82:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005d84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d1e5      	bne.n	8005d56 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	3314      	adds	r3, #20
 8005d90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d92:	697b      	ldr	r3, [r7, #20]
 8005d94:	e853 3f00 	ldrex	r3, [r3]
 8005d98:	613b      	str	r3, [r7, #16]
   return(result);
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	f023 0301 	bic.w	r3, r3, #1
 8005da0:	63bb      	str	r3, [r7, #56]	; 0x38
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	3314      	adds	r3, #20
 8005da8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005daa:	623a      	str	r2, [r7, #32]
 8005dac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dae:	69f9      	ldr	r1, [r7, #28]
 8005db0:	6a3a      	ldr	r2, [r7, #32]
 8005db2:	e841 2300 	strex	r3, r2, [r1]
 8005db6:	61bb      	str	r3, [r7, #24]
   return(result);
 8005db8:	69bb      	ldr	r3, [r7, #24]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d1e5      	bne.n	8005d8a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2220      	movs	r2, #32
 8005dc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	2220      	movs	r2, #32
 8005dca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005dd6:	2303      	movs	r3, #3
 8005dd8:	e00f      	b.n	8005dfa <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	681a      	ldr	r2, [r3, #0]
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	4013      	ands	r3, r2
 8005de4:	68ba      	ldr	r2, [r7, #8]
 8005de6:	429a      	cmp	r2, r3
 8005de8:	bf0c      	ite	eq
 8005dea:	2301      	moveq	r3, #1
 8005dec:	2300      	movne	r3, #0
 8005dee:	b2db      	uxtb	r3, r3
 8005df0:	461a      	mov	r2, r3
 8005df2:	79fb      	ldrb	r3, [r7, #7]
 8005df4:	429a      	cmp	r2, r3
 8005df6:	d09f      	beq.n	8005d38 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005df8:	2300      	movs	r3, #0
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	3740      	adds	r7, #64	; 0x40
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}
	...

08005e04 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e08:	b0c0      	sub	sp, #256	; 0x100
 8005e0a:	af00      	add	r7, sp, #0
 8005e0c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	691b      	ldr	r3, [r3, #16]
 8005e18:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e20:	68d9      	ldr	r1, [r3, #12]
 8005e22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	ea40 0301 	orr.w	r3, r0, r1
 8005e2c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005e2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e32:	689a      	ldr	r2, [r3, #8]
 8005e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e38:	691b      	ldr	r3, [r3, #16]
 8005e3a:	431a      	orrs	r2, r3
 8005e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e40:	695b      	ldr	r3, [r3, #20]
 8005e42:	431a      	orrs	r2, r3
 8005e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e48:	69db      	ldr	r3, [r3, #28]
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	68db      	ldr	r3, [r3, #12]
 8005e58:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005e5c:	f021 010c 	bic.w	r1, r1, #12
 8005e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e64:	681a      	ldr	r2, [r3, #0]
 8005e66:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005e6a:	430b      	orrs	r3, r1
 8005e6c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	695b      	ldr	r3, [r3, #20]
 8005e76:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005e7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e7e:	6999      	ldr	r1, [r3, #24]
 8005e80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	ea40 0301 	orr.w	r3, r0, r1
 8005e8a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e90:	681a      	ldr	r2, [r3, #0]
 8005e92:	4b8f      	ldr	r3, [pc, #572]	; (80060d0 <UART_SetConfig+0x2cc>)
 8005e94:	429a      	cmp	r2, r3
 8005e96:	d005      	beq.n	8005ea4 <UART_SetConfig+0xa0>
 8005e98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e9c:	681a      	ldr	r2, [r3, #0]
 8005e9e:	4b8d      	ldr	r3, [pc, #564]	; (80060d4 <UART_SetConfig+0x2d0>)
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	d104      	bne.n	8005eae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ea4:	f7fe fa24 	bl	80042f0 <HAL_RCC_GetPCLK2Freq>
 8005ea8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005eac:	e003      	b.n	8005eb6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005eae:	f7fe fa0b 	bl	80042c8 <HAL_RCC_GetPCLK1Freq>
 8005eb2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005eb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005eba:	69db      	ldr	r3, [r3, #28]
 8005ebc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ec0:	f040 810c 	bne.w	80060dc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ec4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ec8:	2200      	movs	r2, #0
 8005eca:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005ece:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005ed2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005ed6:	4622      	mov	r2, r4
 8005ed8:	462b      	mov	r3, r5
 8005eda:	1891      	adds	r1, r2, r2
 8005edc:	65b9      	str	r1, [r7, #88]	; 0x58
 8005ede:	415b      	adcs	r3, r3
 8005ee0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005ee2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005ee6:	4621      	mov	r1, r4
 8005ee8:	eb12 0801 	adds.w	r8, r2, r1
 8005eec:	4629      	mov	r1, r5
 8005eee:	eb43 0901 	adc.w	r9, r3, r1
 8005ef2:	f04f 0200 	mov.w	r2, #0
 8005ef6:	f04f 0300 	mov.w	r3, #0
 8005efa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005efe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005f02:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005f06:	4690      	mov	r8, r2
 8005f08:	4699      	mov	r9, r3
 8005f0a:	4623      	mov	r3, r4
 8005f0c:	eb18 0303 	adds.w	r3, r8, r3
 8005f10:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005f14:	462b      	mov	r3, r5
 8005f16:	eb49 0303 	adc.w	r3, r9, r3
 8005f1a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005f1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	2200      	movs	r2, #0
 8005f26:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005f2a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005f2e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005f32:	460b      	mov	r3, r1
 8005f34:	18db      	adds	r3, r3, r3
 8005f36:	653b      	str	r3, [r7, #80]	; 0x50
 8005f38:	4613      	mov	r3, r2
 8005f3a:	eb42 0303 	adc.w	r3, r2, r3
 8005f3e:	657b      	str	r3, [r7, #84]	; 0x54
 8005f40:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005f44:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005f48:	f7fa fe56 	bl	8000bf8 <__aeabi_uldivmod>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	460b      	mov	r3, r1
 8005f50:	4b61      	ldr	r3, [pc, #388]	; (80060d8 <UART_SetConfig+0x2d4>)
 8005f52:	fba3 2302 	umull	r2, r3, r3, r2
 8005f56:	095b      	lsrs	r3, r3, #5
 8005f58:	011c      	lsls	r4, r3, #4
 8005f5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f5e:	2200      	movs	r2, #0
 8005f60:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005f64:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005f68:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005f6c:	4642      	mov	r2, r8
 8005f6e:	464b      	mov	r3, r9
 8005f70:	1891      	adds	r1, r2, r2
 8005f72:	64b9      	str	r1, [r7, #72]	; 0x48
 8005f74:	415b      	adcs	r3, r3
 8005f76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f78:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005f7c:	4641      	mov	r1, r8
 8005f7e:	eb12 0a01 	adds.w	sl, r2, r1
 8005f82:	4649      	mov	r1, r9
 8005f84:	eb43 0b01 	adc.w	fp, r3, r1
 8005f88:	f04f 0200 	mov.w	r2, #0
 8005f8c:	f04f 0300 	mov.w	r3, #0
 8005f90:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005f94:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005f98:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f9c:	4692      	mov	sl, r2
 8005f9e:	469b      	mov	fp, r3
 8005fa0:	4643      	mov	r3, r8
 8005fa2:	eb1a 0303 	adds.w	r3, sl, r3
 8005fa6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005faa:	464b      	mov	r3, r9
 8005fac:	eb4b 0303 	adc.w	r3, fp, r3
 8005fb0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005fc0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005fc4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005fc8:	460b      	mov	r3, r1
 8005fca:	18db      	adds	r3, r3, r3
 8005fcc:	643b      	str	r3, [r7, #64]	; 0x40
 8005fce:	4613      	mov	r3, r2
 8005fd0:	eb42 0303 	adc.w	r3, r2, r3
 8005fd4:	647b      	str	r3, [r7, #68]	; 0x44
 8005fd6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005fda:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005fde:	f7fa fe0b 	bl	8000bf8 <__aeabi_uldivmod>
 8005fe2:	4602      	mov	r2, r0
 8005fe4:	460b      	mov	r3, r1
 8005fe6:	4611      	mov	r1, r2
 8005fe8:	4b3b      	ldr	r3, [pc, #236]	; (80060d8 <UART_SetConfig+0x2d4>)
 8005fea:	fba3 2301 	umull	r2, r3, r3, r1
 8005fee:	095b      	lsrs	r3, r3, #5
 8005ff0:	2264      	movs	r2, #100	; 0x64
 8005ff2:	fb02 f303 	mul.w	r3, r2, r3
 8005ff6:	1acb      	subs	r3, r1, r3
 8005ff8:	00db      	lsls	r3, r3, #3
 8005ffa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005ffe:	4b36      	ldr	r3, [pc, #216]	; (80060d8 <UART_SetConfig+0x2d4>)
 8006000:	fba3 2302 	umull	r2, r3, r3, r2
 8006004:	095b      	lsrs	r3, r3, #5
 8006006:	005b      	lsls	r3, r3, #1
 8006008:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800600c:	441c      	add	r4, r3
 800600e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006012:	2200      	movs	r2, #0
 8006014:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006018:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800601c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006020:	4642      	mov	r2, r8
 8006022:	464b      	mov	r3, r9
 8006024:	1891      	adds	r1, r2, r2
 8006026:	63b9      	str	r1, [r7, #56]	; 0x38
 8006028:	415b      	adcs	r3, r3
 800602a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800602c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006030:	4641      	mov	r1, r8
 8006032:	1851      	adds	r1, r2, r1
 8006034:	6339      	str	r1, [r7, #48]	; 0x30
 8006036:	4649      	mov	r1, r9
 8006038:	414b      	adcs	r3, r1
 800603a:	637b      	str	r3, [r7, #52]	; 0x34
 800603c:	f04f 0200 	mov.w	r2, #0
 8006040:	f04f 0300 	mov.w	r3, #0
 8006044:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006048:	4659      	mov	r1, fp
 800604a:	00cb      	lsls	r3, r1, #3
 800604c:	4651      	mov	r1, sl
 800604e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006052:	4651      	mov	r1, sl
 8006054:	00ca      	lsls	r2, r1, #3
 8006056:	4610      	mov	r0, r2
 8006058:	4619      	mov	r1, r3
 800605a:	4603      	mov	r3, r0
 800605c:	4642      	mov	r2, r8
 800605e:	189b      	adds	r3, r3, r2
 8006060:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006064:	464b      	mov	r3, r9
 8006066:	460a      	mov	r2, r1
 8006068:	eb42 0303 	adc.w	r3, r2, r3
 800606c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	2200      	movs	r2, #0
 8006078:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800607c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006080:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006084:	460b      	mov	r3, r1
 8006086:	18db      	adds	r3, r3, r3
 8006088:	62bb      	str	r3, [r7, #40]	; 0x28
 800608a:	4613      	mov	r3, r2
 800608c:	eb42 0303 	adc.w	r3, r2, r3
 8006090:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006092:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006096:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800609a:	f7fa fdad 	bl	8000bf8 <__aeabi_uldivmod>
 800609e:	4602      	mov	r2, r0
 80060a0:	460b      	mov	r3, r1
 80060a2:	4b0d      	ldr	r3, [pc, #52]	; (80060d8 <UART_SetConfig+0x2d4>)
 80060a4:	fba3 1302 	umull	r1, r3, r3, r2
 80060a8:	095b      	lsrs	r3, r3, #5
 80060aa:	2164      	movs	r1, #100	; 0x64
 80060ac:	fb01 f303 	mul.w	r3, r1, r3
 80060b0:	1ad3      	subs	r3, r2, r3
 80060b2:	00db      	lsls	r3, r3, #3
 80060b4:	3332      	adds	r3, #50	; 0x32
 80060b6:	4a08      	ldr	r2, [pc, #32]	; (80060d8 <UART_SetConfig+0x2d4>)
 80060b8:	fba2 2303 	umull	r2, r3, r2, r3
 80060bc:	095b      	lsrs	r3, r3, #5
 80060be:	f003 0207 	and.w	r2, r3, #7
 80060c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4422      	add	r2, r4
 80060ca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80060cc:	e105      	b.n	80062da <UART_SetConfig+0x4d6>
 80060ce:	bf00      	nop
 80060d0:	40011000 	.word	0x40011000
 80060d4:	40011400 	.word	0x40011400
 80060d8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80060dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80060e0:	2200      	movs	r2, #0
 80060e2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80060e6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80060ea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80060ee:	4642      	mov	r2, r8
 80060f0:	464b      	mov	r3, r9
 80060f2:	1891      	adds	r1, r2, r2
 80060f4:	6239      	str	r1, [r7, #32]
 80060f6:	415b      	adcs	r3, r3
 80060f8:	627b      	str	r3, [r7, #36]	; 0x24
 80060fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80060fe:	4641      	mov	r1, r8
 8006100:	1854      	adds	r4, r2, r1
 8006102:	4649      	mov	r1, r9
 8006104:	eb43 0501 	adc.w	r5, r3, r1
 8006108:	f04f 0200 	mov.w	r2, #0
 800610c:	f04f 0300 	mov.w	r3, #0
 8006110:	00eb      	lsls	r3, r5, #3
 8006112:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006116:	00e2      	lsls	r2, r4, #3
 8006118:	4614      	mov	r4, r2
 800611a:	461d      	mov	r5, r3
 800611c:	4643      	mov	r3, r8
 800611e:	18e3      	adds	r3, r4, r3
 8006120:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006124:	464b      	mov	r3, r9
 8006126:	eb45 0303 	adc.w	r3, r5, r3
 800612a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800612e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006132:	685b      	ldr	r3, [r3, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800613a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800613e:	f04f 0200 	mov.w	r2, #0
 8006142:	f04f 0300 	mov.w	r3, #0
 8006146:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800614a:	4629      	mov	r1, r5
 800614c:	008b      	lsls	r3, r1, #2
 800614e:	4621      	mov	r1, r4
 8006150:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006154:	4621      	mov	r1, r4
 8006156:	008a      	lsls	r2, r1, #2
 8006158:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800615c:	f7fa fd4c 	bl	8000bf8 <__aeabi_uldivmod>
 8006160:	4602      	mov	r2, r0
 8006162:	460b      	mov	r3, r1
 8006164:	4b60      	ldr	r3, [pc, #384]	; (80062e8 <UART_SetConfig+0x4e4>)
 8006166:	fba3 2302 	umull	r2, r3, r3, r2
 800616a:	095b      	lsrs	r3, r3, #5
 800616c:	011c      	lsls	r4, r3, #4
 800616e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006172:	2200      	movs	r2, #0
 8006174:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006178:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800617c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006180:	4642      	mov	r2, r8
 8006182:	464b      	mov	r3, r9
 8006184:	1891      	adds	r1, r2, r2
 8006186:	61b9      	str	r1, [r7, #24]
 8006188:	415b      	adcs	r3, r3
 800618a:	61fb      	str	r3, [r7, #28]
 800618c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006190:	4641      	mov	r1, r8
 8006192:	1851      	adds	r1, r2, r1
 8006194:	6139      	str	r1, [r7, #16]
 8006196:	4649      	mov	r1, r9
 8006198:	414b      	adcs	r3, r1
 800619a:	617b      	str	r3, [r7, #20]
 800619c:	f04f 0200 	mov.w	r2, #0
 80061a0:	f04f 0300 	mov.w	r3, #0
 80061a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80061a8:	4659      	mov	r1, fp
 80061aa:	00cb      	lsls	r3, r1, #3
 80061ac:	4651      	mov	r1, sl
 80061ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061b2:	4651      	mov	r1, sl
 80061b4:	00ca      	lsls	r2, r1, #3
 80061b6:	4610      	mov	r0, r2
 80061b8:	4619      	mov	r1, r3
 80061ba:	4603      	mov	r3, r0
 80061bc:	4642      	mov	r2, r8
 80061be:	189b      	adds	r3, r3, r2
 80061c0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80061c4:	464b      	mov	r3, r9
 80061c6:	460a      	mov	r2, r1
 80061c8:	eb42 0303 	adc.w	r3, r2, r3
 80061cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80061d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061d4:	685b      	ldr	r3, [r3, #4]
 80061d6:	2200      	movs	r2, #0
 80061d8:	67bb      	str	r3, [r7, #120]	; 0x78
 80061da:	67fa      	str	r2, [r7, #124]	; 0x7c
 80061dc:	f04f 0200 	mov.w	r2, #0
 80061e0:	f04f 0300 	mov.w	r3, #0
 80061e4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80061e8:	4649      	mov	r1, r9
 80061ea:	008b      	lsls	r3, r1, #2
 80061ec:	4641      	mov	r1, r8
 80061ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80061f2:	4641      	mov	r1, r8
 80061f4:	008a      	lsls	r2, r1, #2
 80061f6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80061fa:	f7fa fcfd 	bl	8000bf8 <__aeabi_uldivmod>
 80061fe:	4602      	mov	r2, r0
 8006200:	460b      	mov	r3, r1
 8006202:	4b39      	ldr	r3, [pc, #228]	; (80062e8 <UART_SetConfig+0x4e4>)
 8006204:	fba3 1302 	umull	r1, r3, r3, r2
 8006208:	095b      	lsrs	r3, r3, #5
 800620a:	2164      	movs	r1, #100	; 0x64
 800620c:	fb01 f303 	mul.w	r3, r1, r3
 8006210:	1ad3      	subs	r3, r2, r3
 8006212:	011b      	lsls	r3, r3, #4
 8006214:	3332      	adds	r3, #50	; 0x32
 8006216:	4a34      	ldr	r2, [pc, #208]	; (80062e8 <UART_SetConfig+0x4e4>)
 8006218:	fba2 2303 	umull	r2, r3, r2, r3
 800621c:	095b      	lsrs	r3, r3, #5
 800621e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006222:	441c      	add	r4, r3
 8006224:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006228:	2200      	movs	r2, #0
 800622a:	673b      	str	r3, [r7, #112]	; 0x70
 800622c:	677a      	str	r2, [r7, #116]	; 0x74
 800622e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006232:	4642      	mov	r2, r8
 8006234:	464b      	mov	r3, r9
 8006236:	1891      	adds	r1, r2, r2
 8006238:	60b9      	str	r1, [r7, #8]
 800623a:	415b      	adcs	r3, r3
 800623c:	60fb      	str	r3, [r7, #12]
 800623e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006242:	4641      	mov	r1, r8
 8006244:	1851      	adds	r1, r2, r1
 8006246:	6039      	str	r1, [r7, #0]
 8006248:	4649      	mov	r1, r9
 800624a:	414b      	adcs	r3, r1
 800624c:	607b      	str	r3, [r7, #4]
 800624e:	f04f 0200 	mov.w	r2, #0
 8006252:	f04f 0300 	mov.w	r3, #0
 8006256:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800625a:	4659      	mov	r1, fp
 800625c:	00cb      	lsls	r3, r1, #3
 800625e:	4651      	mov	r1, sl
 8006260:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006264:	4651      	mov	r1, sl
 8006266:	00ca      	lsls	r2, r1, #3
 8006268:	4610      	mov	r0, r2
 800626a:	4619      	mov	r1, r3
 800626c:	4603      	mov	r3, r0
 800626e:	4642      	mov	r2, r8
 8006270:	189b      	adds	r3, r3, r2
 8006272:	66bb      	str	r3, [r7, #104]	; 0x68
 8006274:	464b      	mov	r3, r9
 8006276:	460a      	mov	r2, r1
 8006278:	eb42 0303 	adc.w	r3, r2, r3
 800627c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800627e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	2200      	movs	r2, #0
 8006286:	663b      	str	r3, [r7, #96]	; 0x60
 8006288:	667a      	str	r2, [r7, #100]	; 0x64
 800628a:	f04f 0200 	mov.w	r2, #0
 800628e:	f04f 0300 	mov.w	r3, #0
 8006292:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006296:	4649      	mov	r1, r9
 8006298:	008b      	lsls	r3, r1, #2
 800629a:	4641      	mov	r1, r8
 800629c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80062a0:	4641      	mov	r1, r8
 80062a2:	008a      	lsls	r2, r1, #2
 80062a4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80062a8:	f7fa fca6 	bl	8000bf8 <__aeabi_uldivmod>
 80062ac:	4602      	mov	r2, r0
 80062ae:	460b      	mov	r3, r1
 80062b0:	4b0d      	ldr	r3, [pc, #52]	; (80062e8 <UART_SetConfig+0x4e4>)
 80062b2:	fba3 1302 	umull	r1, r3, r3, r2
 80062b6:	095b      	lsrs	r3, r3, #5
 80062b8:	2164      	movs	r1, #100	; 0x64
 80062ba:	fb01 f303 	mul.w	r3, r1, r3
 80062be:	1ad3      	subs	r3, r2, r3
 80062c0:	011b      	lsls	r3, r3, #4
 80062c2:	3332      	adds	r3, #50	; 0x32
 80062c4:	4a08      	ldr	r2, [pc, #32]	; (80062e8 <UART_SetConfig+0x4e4>)
 80062c6:	fba2 2303 	umull	r2, r3, r2, r3
 80062ca:	095b      	lsrs	r3, r3, #5
 80062cc:	f003 020f 	and.w	r2, r3, #15
 80062d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4422      	add	r2, r4
 80062d8:	609a      	str	r2, [r3, #8]
}
 80062da:	bf00      	nop
 80062dc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80062e0:	46bd      	mov	sp, r7
 80062e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062e6:	bf00      	nop
 80062e8:	51eb851f 	.word	0x51eb851f

080062ec <__errno>:
 80062ec:	4b01      	ldr	r3, [pc, #4]	; (80062f4 <__errno+0x8>)
 80062ee:	6818      	ldr	r0, [r3, #0]
 80062f0:	4770      	bx	lr
 80062f2:	bf00      	nop
 80062f4:	2000000c 	.word	0x2000000c

080062f8 <__libc_init_array>:
 80062f8:	b570      	push	{r4, r5, r6, lr}
 80062fa:	4d0d      	ldr	r5, [pc, #52]	; (8006330 <__libc_init_array+0x38>)
 80062fc:	4c0d      	ldr	r4, [pc, #52]	; (8006334 <__libc_init_array+0x3c>)
 80062fe:	1b64      	subs	r4, r4, r5
 8006300:	10a4      	asrs	r4, r4, #2
 8006302:	2600      	movs	r6, #0
 8006304:	42a6      	cmp	r6, r4
 8006306:	d109      	bne.n	800631c <__libc_init_array+0x24>
 8006308:	4d0b      	ldr	r5, [pc, #44]	; (8006338 <__libc_init_array+0x40>)
 800630a:	4c0c      	ldr	r4, [pc, #48]	; (800633c <__libc_init_array+0x44>)
 800630c:	f002 ff04 	bl	8009118 <_init>
 8006310:	1b64      	subs	r4, r4, r5
 8006312:	10a4      	asrs	r4, r4, #2
 8006314:	2600      	movs	r6, #0
 8006316:	42a6      	cmp	r6, r4
 8006318:	d105      	bne.n	8006326 <__libc_init_array+0x2e>
 800631a:	bd70      	pop	{r4, r5, r6, pc}
 800631c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006320:	4798      	blx	r3
 8006322:	3601      	adds	r6, #1
 8006324:	e7ee      	b.n	8006304 <__libc_init_array+0xc>
 8006326:	f855 3b04 	ldr.w	r3, [r5], #4
 800632a:	4798      	blx	r3
 800632c:	3601      	adds	r6, #1
 800632e:	e7f2      	b.n	8006316 <__libc_init_array+0x1e>
 8006330:	08009624 	.word	0x08009624
 8006334:	08009624 	.word	0x08009624
 8006338:	08009624 	.word	0x08009624
 800633c:	08009628 	.word	0x08009628

08006340 <memset>:
 8006340:	4402      	add	r2, r0
 8006342:	4603      	mov	r3, r0
 8006344:	4293      	cmp	r3, r2
 8006346:	d100      	bne.n	800634a <memset+0xa>
 8006348:	4770      	bx	lr
 800634a:	f803 1b01 	strb.w	r1, [r3], #1
 800634e:	e7f9      	b.n	8006344 <memset+0x4>

08006350 <__cvt>:
 8006350:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006354:	ec55 4b10 	vmov	r4, r5, d0
 8006358:	2d00      	cmp	r5, #0
 800635a:	460e      	mov	r6, r1
 800635c:	4619      	mov	r1, r3
 800635e:	462b      	mov	r3, r5
 8006360:	bfbb      	ittet	lt
 8006362:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006366:	461d      	movlt	r5, r3
 8006368:	2300      	movge	r3, #0
 800636a:	232d      	movlt	r3, #45	; 0x2d
 800636c:	700b      	strb	r3, [r1, #0]
 800636e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006370:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006374:	4691      	mov	r9, r2
 8006376:	f023 0820 	bic.w	r8, r3, #32
 800637a:	bfbc      	itt	lt
 800637c:	4622      	movlt	r2, r4
 800637e:	4614      	movlt	r4, r2
 8006380:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006384:	d005      	beq.n	8006392 <__cvt+0x42>
 8006386:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800638a:	d100      	bne.n	800638e <__cvt+0x3e>
 800638c:	3601      	adds	r6, #1
 800638e:	2102      	movs	r1, #2
 8006390:	e000      	b.n	8006394 <__cvt+0x44>
 8006392:	2103      	movs	r1, #3
 8006394:	ab03      	add	r3, sp, #12
 8006396:	9301      	str	r3, [sp, #4]
 8006398:	ab02      	add	r3, sp, #8
 800639a:	9300      	str	r3, [sp, #0]
 800639c:	ec45 4b10 	vmov	d0, r4, r5
 80063a0:	4653      	mov	r3, sl
 80063a2:	4632      	mov	r2, r6
 80063a4:	f000 fcec 	bl	8006d80 <_dtoa_r>
 80063a8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80063ac:	4607      	mov	r7, r0
 80063ae:	d102      	bne.n	80063b6 <__cvt+0x66>
 80063b0:	f019 0f01 	tst.w	r9, #1
 80063b4:	d022      	beq.n	80063fc <__cvt+0xac>
 80063b6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80063ba:	eb07 0906 	add.w	r9, r7, r6
 80063be:	d110      	bne.n	80063e2 <__cvt+0x92>
 80063c0:	783b      	ldrb	r3, [r7, #0]
 80063c2:	2b30      	cmp	r3, #48	; 0x30
 80063c4:	d10a      	bne.n	80063dc <__cvt+0x8c>
 80063c6:	2200      	movs	r2, #0
 80063c8:	2300      	movs	r3, #0
 80063ca:	4620      	mov	r0, r4
 80063cc:	4629      	mov	r1, r5
 80063ce:	f7fa fb83 	bl	8000ad8 <__aeabi_dcmpeq>
 80063d2:	b918      	cbnz	r0, 80063dc <__cvt+0x8c>
 80063d4:	f1c6 0601 	rsb	r6, r6, #1
 80063d8:	f8ca 6000 	str.w	r6, [sl]
 80063dc:	f8da 3000 	ldr.w	r3, [sl]
 80063e0:	4499      	add	r9, r3
 80063e2:	2200      	movs	r2, #0
 80063e4:	2300      	movs	r3, #0
 80063e6:	4620      	mov	r0, r4
 80063e8:	4629      	mov	r1, r5
 80063ea:	f7fa fb75 	bl	8000ad8 <__aeabi_dcmpeq>
 80063ee:	b108      	cbz	r0, 80063f4 <__cvt+0xa4>
 80063f0:	f8cd 900c 	str.w	r9, [sp, #12]
 80063f4:	2230      	movs	r2, #48	; 0x30
 80063f6:	9b03      	ldr	r3, [sp, #12]
 80063f8:	454b      	cmp	r3, r9
 80063fa:	d307      	bcc.n	800640c <__cvt+0xbc>
 80063fc:	9b03      	ldr	r3, [sp, #12]
 80063fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006400:	1bdb      	subs	r3, r3, r7
 8006402:	4638      	mov	r0, r7
 8006404:	6013      	str	r3, [r2, #0]
 8006406:	b004      	add	sp, #16
 8006408:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800640c:	1c59      	adds	r1, r3, #1
 800640e:	9103      	str	r1, [sp, #12]
 8006410:	701a      	strb	r2, [r3, #0]
 8006412:	e7f0      	b.n	80063f6 <__cvt+0xa6>

08006414 <__exponent>:
 8006414:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006416:	4603      	mov	r3, r0
 8006418:	2900      	cmp	r1, #0
 800641a:	bfb8      	it	lt
 800641c:	4249      	neglt	r1, r1
 800641e:	f803 2b02 	strb.w	r2, [r3], #2
 8006422:	bfb4      	ite	lt
 8006424:	222d      	movlt	r2, #45	; 0x2d
 8006426:	222b      	movge	r2, #43	; 0x2b
 8006428:	2909      	cmp	r1, #9
 800642a:	7042      	strb	r2, [r0, #1]
 800642c:	dd2a      	ble.n	8006484 <__exponent+0x70>
 800642e:	f10d 0407 	add.w	r4, sp, #7
 8006432:	46a4      	mov	ip, r4
 8006434:	270a      	movs	r7, #10
 8006436:	46a6      	mov	lr, r4
 8006438:	460a      	mov	r2, r1
 800643a:	fb91 f6f7 	sdiv	r6, r1, r7
 800643e:	fb07 1516 	mls	r5, r7, r6, r1
 8006442:	3530      	adds	r5, #48	; 0x30
 8006444:	2a63      	cmp	r2, #99	; 0x63
 8006446:	f104 34ff 	add.w	r4, r4, #4294967295
 800644a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800644e:	4631      	mov	r1, r6
 8006450:	dcf1      	bgt.n	8006436 <__exponent+0x22>
 8006452:	3130      	adds	r1, #48	; 0x30
 8006454:	f1ae 0502 	sub.w	r5, lr, #2
 8006458:	f804 1c01 	strb.w	r1, [r4, #-1]
 800645c:	1c44      	adds	r4, r0, #1
 800645e:	4629      	mov	r1, r5
 8006460:	4561      	cmp	r1, ip
 8006462:	d30a      	bcc.n	800647a <__exponent+0x66>
 8006464:	f10d 0209 	add.w	r2, sp, #9
 8006468:	eba2 020e 	sub.w	r2, r2, lr
 800646c:	4565      	cmp	r5, ip
 800646e:	bf88      	it	hi
 8006470:	2200      	movhi	r2, #0
 8006472:	4413      	add	r3, r2
 8006474:	1a18      	subs	r0, r3, r0
 8006476:	b003      	add	sp, #12
 8006478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800647a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800647e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006482:	e7ed      	b.n	8006460 <__exponent+0x4c>
 8006484:	2330      	movs	r3, #48	; 0x30
 8006486:	3130      	adds	r1, #48	; 0x30
 8006488:	7083      	strb	r3, [r0, #2]
 800648a:	70c1      	strb	r1, [r0, #3]
 800648c:	1d03      	adds	r3, r0, #4
 800648e:	e7f1      	b.n	8006474 <__exponent+0x60>

08006490 <_printf_float>:
 8006490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006494:	ed2d 8b02 	vpush	{d8}
 8006498:	b08d      	sub	sp, #52	; 0x34
 800649a:	460c      	mov	r4, r1
 800649c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80064a0:	4616      	mov	r6, r2
 80064a2:	461f      	mov	r7, r3
 80064a4:	4605      	mov	r5, r0
 80064a6:	f001 fa59 	bl	800795c <_localeconv_r>
 80064aa:	f8d0 a000 	ldr.w	sl, [r0]
 80064ae:	4650      	mov	r0, sl
 80064b0:	f7f9 fe96 	bl	80001e0 <strlen>
 80064b4:	2300      	movs	r3, #0
 80064b6:	930a      	str	r3, [sp, #40]	; 0x28
 80064b8:	6823      	ldr	r3, [r4, #0]
 80064ba:	9305      	str	r3, [sp, #20]
 80064bc:	f8d8 3000 	ldr.w	r3, [r8]
 80064c0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80064c4:	3307      	adds	r3, #7
 80064c6:	f023 0307 	bic.w	r3, r3, #7
 80064ca:	f103 0208 	add.w	r2, r3, #8
 80064ce:	f8c8 2000 	str.w	r2, [r8]
 80064d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064d6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80064da:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80064de:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80064e2:	9307      	str	r3, [sp, #28]
 80064e4:	f8cd 8018 	str.w	r8, [sp, #24]
 80064e8:	ee08 0a10 	vmov	s16, r0
 80064ec:	4b9f      	ldr	r3, [pc, #636]	; (800676c <_printf_float+0x2dc>)
 80064ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80064f2:	f04f 32ff 	mov.w	r2, #4294967295
 80064f6:	f7fa fb21 	bl	8000b3c <__aeabi_dcmpun>
 80064fa:	bb88      	cbnz	r0, 8006560 <_printf_float+0xd0>
 80064fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006500:	4b9a      	ldr	r3, [pc, #616]	; (800676c <_printf_float+0x2dc>)
 8006502:	f04f 32ff 	mov.w	r2, #4294967295
 8006506:	f7fa fafb 	bl	8000b00 <__aeabi_dcmple>
 800650a:	bb48      	cbnz	r0, 8006560 <_printf_float+0xd0>
 800650c:	2200      	movs	r2, #0
 800650e:	2300      	movs	r3, #0
 8006510:	4640      	mov	r0, r8
 8006512:	4649      	mov	r1, r9
 8006514:	f7fa faea 	bl	8000aec <__aeabi_dcmplt>
 8006518:	b110      	cbz	r0, 8006520 <_printf_float+0x90>
 800651a:	232d      	movs	r3, #45	; 0x2d
 800651c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006520:	4b93      	ldr	r3, [pc, #588]	; (8006770 <_printf_float+0x2e0>)
 8006522:	4894      	ldr	r0, [pc, #592]	; (8006774 <_printf_float+0x2e4>)
 8006524:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006528:	bf94      	ite	ls
 800652a:	4698      	movls	r8, r3
 800652c:	4680      	movhi	r8, r0
 800652e:	2303      	movs	r3, #3
 8006530:	6123      	str	r3, [r4, #16]
 8006532:	9b05      	ldr	r3, [sp, #20]
 8006534:	f023 0204 	bic.w	r2, r3, #4
 8006538:	6022      	str	r2, [r4, #0]
 800653a:	f04f 0900 	mov.w	r9, #0
 800653e:	9700      	str	r7, [sp, #0]
 8006540:	4633      	mov	r3, r6
 8006542:	aa0b      	add	r2, sp, #44	; 0x2c
 8006544:	4621      	mov	r1, r4
 8006546:	4628      	mov	r0, r5
 8006548:	f000 f9d8 	bl	80068fc <_printf_common>
 800654c:	3001      	adds	r0, #1
 800654e:	f040 8090 	bne.w	8006672 <_printf_float+0x1e2>
 8006552:	f04f 30ff 	mov.w	r0, #4294967295
 8006556:	b00d      	add	sp, #52	; 0x34
 8006558:	ecbd 8b02 	vpop	{d8}
 800655c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006560:	4642      	mov	r2, r8
 8006562:	464b      	mov	r3, r9
 8006564:	4640      	mov	r0, r8
 8006566:	4649      	mov	r1, r9
 8006568:	f7fa fae8 	bl	8000b3c <__aeabi_dcmpun>
 800656c:	b140      	cbz	r0, 8006580 <_printf_float+0xf0>
 800656e:	464b      	mov	r3, r9
 8006570:	2b00      	cmp	r3, #0
 8006572:	bfbc      	itt	lt
 8006574:	232d      	movlt	r3, #45	; 0x2d
 8006576:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800657a:	487f      	ldr	r0, [pc, #508]	; (8006778 <_printf_float+0x2e8>)
 800657c:	4b7f      	ldr	r3, [pc, #508]	; (800677c <_printf_float+0x2ec>)
 800657e:	e7d1      	b.n	8006524 <_printf_float+0x94>
 8006580:	6863      	ldr	r3, [r4, #4]
 8006582:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006586:	9206      	str	r2, [sp, #24]
 8006588:	1c5a      	adds	r2, r3, #1
 800658a:	d13f      	bne.n	800660c <_printf_float+0x17c>
 800658c:	2306      	movs	r3, #6
 800658e:	6063      	str	r3, [r4, #4]
 8006590:	9b05      	ldr	r3, [sp, #20]
 8006592:	6861      	ldr	r1, [r4, #4]
 8006594:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006598:	2300      	movs	r3, #0
 800659a:	9303      	str	r3, [sp, #12]
 800659c:	ab0a      	add	r3, sp, #40	; 0x28
 800659e:	e9cd b301 	strd	fp, r3, [sp, #4]
 80065a2:	ab09      	add	r3, sp, #36	; 0x24
 80065a4:	ec49 8b10 	vmov	d0, r8, r9
 80065a8:	9300      	str	r3, [sp, #0]
 80065aa:	6022      	str	r2, [r4, #0]
 80065ac:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80065b0:	4628      	mov	r0, r5
 80065b2:	f7ff fecd 	bl	8006350 <__cvt>
 80065b6:	9b06      	ldr	r3, [sp, #24]
 80065b8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80065ba:	2b47      	cmp	r3, #71	; 0x47
 80065bc:	4680      	mov	r8, r0
 80065be:	d108      	bne.n	80065d2 <_printf_float+0x142>
 80065c0:	1cc8      	adds	r0, r1, #3
 80065c2:	db02      	blt.n	80065ca <_printf_float+0x13a>
 80065c4:	6863      	ldr	r3, [r4, #4]
 80065c6:	4299      	cmp	r1, r3
 80065c8:	dd41      	ble.n	800664e <_printf_float+0x1be>
 80065ca:	f1ab 0b02 	sub.w	fp, fp, #2
 80065ce:	fa5f fb8b 	uxtb.w	fp, fp
 80065d2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80065d6:	d820      	bhi.n	800661a <_printf_float+0x18a>
 80065d8:	3901      	subs	r1, #1
 80065da:	465a      	mov	r2, fp
 80065dc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80065e0:	9109      	str	r1, [sp, #36]	; 0x24
 80065e2:	f7ff ff17 	bl	8006414 <__exponent>
 80065e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80065e8:	1813      	adds	r3, r2, r0
 80065ea:	2a01      	cmp	r2, #1
 80065ec:	4681      	mov	r9, r0
 80065ee:	6123      	str	r3, [r4, #16]
 80065f0:	dc02      	bgt.n	80065f8 <_printf_float+0x168>
 80065f2:	6822      	ldr	r2, [r4, #0]
 80065f4:	07d2      	lsls	r2, r2, #31
 80065f6:	d501      	bpl.n	80065fc <_printf_float+0x16c>
 80065f8:	3301      	adds	r3, #1
 80065fa:	6123      	str	r3, [r4, #16]
 80065fc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006600:	2b00      	cmp	r3, #0
 8006602:	d09c      	beq.n	800653e <_printf_float+0xae>
 8006604:	232d      	movs	r3, #45	; 0x2d
 8006606:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800660a:	e798      	b.n	800653e <_printf_float+0xae>
 800660c:	9a06      	ldr	r2, [sp, #24]
 800660e:	2a47      	cmp	r2, #71	; 0x47
 8006610:	d1be      	bne.n	8006590 <_printf_float+0x100>
 8006612:	2b00      	cmp	r3, #0
 8006614:	d1bc      	bne.n	8006590 <_printf_float+0x100>
 8006616:	2301      	movs	r3, #1
 8006618:	e7b9      	b.n	800658e <_printf_float+0xfe>
 800661a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800661e:	d118      	bne.n	8006652 <_printf_float+0x1c2>
 8006620:	2900      	cmp	r1, #0
 8006622:	6863      	ldr	r3, [r4, #4]
 8006624:	dd0b      	ble.n	800663e <_printf_float+0x1ae>
 8006626:	6121      	str	r1, [r4, #16]
 8006628:	b913      	cbnz	r3, 8006630 <_printf_float+0x1a0>
 800662a:	6822      	ldr	r2, [r4, #0]
 800662c:	07d0      	lsls	r0, r2, #31
 800662e:	d502      	bpl.n	8006636 <_printf_float+0x1a6>
 8006630:	3301      	adds	r3, #1
 8006632:	440b      	add	r3, r1
 8006634:	6123      	str	r3, [r4, #16]
 8006636:	65a1      	str	r1, [r4, #88]	; 0x58
 8006638:	f04f 0900 	mov.w	r9, #0
 800663c:	e7de      	b.n	80065fc <_printf_float+0x16c>
 800663e:	b913      	cbnz	r3, 8006646 <_printf_float+0x1b6>
 8006640:	6822      	ldr	r2, [r4, #0]
 8006642:	07d2      	lsls	r2, r2, #31
 8006644:	d501      	bpl.n	800664a <_printf_float+0x1ba>
 8006646:	3302      	adds	r3, #2
 8006648:	e7f4      	b.n	8006634 <_printf_float+0x1a4>
 800664a:	2301      	movs	r3, #1
 800664c:	e7f2      	b.n	8006634 <_printf_float+0x1a4>
 800664e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006652:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006654:	4299      	cmp	r1, r3
 8006656:	db05      	blt.n	8006664 <_printf_float+0x1d4>
 8006658:	6823      	ldr	r3, [r4, #0]
 800665a:	6121      	str	r1, [r4, #16]
 800665c:	07d8      	lsls	r0, r3, #31
 800665e:	d5ea      	bpl.n	8006636 <_printf_float+0x1a6>
 8006660:	1c4b      	adds	r3, r1, #1
 8006662:	e7e7      	b.n	8006634 <_printf_float+0x1a4>
 8006664:	2900      	cmp	r1, #0
 8006666:	bfd4      	ite	le
 8006668:	f1c1 0202 	rsble	r2, r1, #2
 800666c:	2201      	movgt	r2, #1
 800666e:	4413      	add	r3, r2
 8006670:	e7e0      	b.n	8006634 <_printf_float+0x1a4>
 8006672:	6823      	ldr	r3, [r4, #0]
 8006674:	055a      	lsls	r2, r3, #21
 8006676:	d407      	bmi.n	8006688 <_printf_float+0x1f8>
 8006678:	6923      	ldr	r3, [r4, #16]
 800667a:	4642      	mov	r2, r8
 800667c:	4631      	mov	r1, r6
 800667e:	4628      	mov	r0, r5
 8006680:	47b8      	blx	r7
 8006682:	3001      	adds	r0, #1
 8006684:	d12c      	bne.n	80066e0 <_printf_float+0x250>
 8006686:	e764      	b.n	8006552 <_printf_float+0xc2>
 8006688:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800668c:	f240 80e0 	bls.w	8006850 <_printf_float+0x3c0>
 8006690:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006694:	2200      	movs	r2, #0
 8006696:	2300      	movs	r3, #0
 8006698:	f7fa fa1e 	bl	8000ad8 <__aeabi_dcmpeq>
 800669c:	2800      	cmp	r0, #0
 800669e:	d034      	beq.n	800670a <_printf_float+0x27a>
 80066a0:	4a37      	ldr	r2, [pc, #220]	; (8006780 <_printf_float+0x2f0>)
 80066a2:	2301      	movs	r3, #1
 80066a4:	4631      	mov	r1, r6
 80066a6:	4628      	mov	r0, r5
 80066a8:	47b8      	blx	r7
 80066aa:	3001      	adds	r0, #1
 80066ac:	f43f af51 	beq.w	8006552 <_printf_float+0xc2>
 80066b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80066b4:	429a      	cmp	r2, r3
 80066b6:	db02      	blt.n	80066be <_printf_float+0x22e>
 80066b8:	6823      	ldr	r3, [r4, #0]
 80066ba:	07d8      	lsls	r0, r3, #31
 80066bc:	d510      	bpl.n	80066e0 <_printf_float+0x250>
 80066be:	ee18 3a10 	vmov	r3, s16
 80066c2:	4652      	mov	r2, sl
 80066c4:	4631      	mov	r1, r6
 80066c6:	4628      	mov	r0, r5
 80066c8:	47b8      	blx	r7
 80066ca:	3001      	adds	r0, #1
 80066cc:	f43f af41 	beq.w	8006552 <_printf_float+0xc2>
 80066d0:	f04f 0800 	mov.w	r8, #0
 80066d4:	f104 091a 	add.w	r9, r4, #26
 80066d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066da:	3b01      	subs	r3, #1
 80066dc:	4543      	cmp	r3, r8
 80066de:	dc09      	bgt.n	80066f4 <_printf_float+0x264>
 80066e0:	6823      	ldr	r3, [r4, #0]
 80066e2:	079b      	lsls	r3, r3, #30
 80066e4:	f100 8105 	bmi.w	80068f2 <_printf_float+0x462>
 80066e8:	68e0      	ldr	r0, [r4, #12]
 80066ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80066ec:	4298      	cmp	r0, r3
 80066ee:	bfb8      	it	lt
 80066f0:	4618      	movlt	r0, r3
 80066f2:	e730      	b.n	8006556 <_printf_float+0xc6>
 80066f4:	2301      	movs	r3, #1
 80066f6:	464a      	mov	r2, r9
 80066f8:	4631      	mov	r1, r6
 80066fa:	4628      	mov	r0, r5
 80066fc:	47b8      	blx	r7
 80066fe:	3001      	adds	r0, #1
 8006700:	f43f af27 	beq.w	8006552 <_printf_float+0xc2>
 8006704:	f108 0801 	add.w	r8, r8, #1
 8006708:	e7e6      	b.n	80066d8 <_printf_float+0x248>
 800670a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800670c:	2b00      	cmp	r3, #0
 800670e:	dc39      	bgt.n	8006784 <_printf_float+0x2f4>
 8006710:	4a1b      	ldr	r2, [pc, #108]	; (8006780 <_printf_float+0x2f0>)
 8006712:	2301      	movs	r3, #1
 8006714:	4631      	mov	r1, r6
 8006716:	4628      	mov	r0, r5
 8006718:	47b8      	blx	r7
 800671a:	3001      	adds	r0, #1
 800671c:	f43f af19 	beq.w	8006552 <_printf_float+0xc2>
 8006720:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006724:	4313      	orrs	r3, r2
 8006726:	d102      	bne.n	800672e <_printf_float+0x29e>
 8006728:	6823      	ldr	r3, [r4, #0]
 800672a:	07d9      	lsls	r1, r3, #31
 800672c:	d5d8      	bpl.n	80066e0 <_printf_float+0x250>
 800672e:	ee18 3a10 	vmov	r3, s16
 8006732:	4652      	mov	r2, sl
 8006734:	4631      	mov	r1, r6
 8006736:	4628      	mov	r0, r5
 8006738:	47b8      	blx	r7
 800673a:	3001      	adds	r0, #1
 800673c:	f43f af09 	beq.w	8006552 <_printf_float+0xc2>
 8006740:	f04f 0900 	mov.w	r9, #0
 8006744:	f104 0a1a 	add.w	sl, r4, #26
 8006748:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800674a:	425b      	negs	r3, r3
 800674c:	454b      	cmp	r3, r9
 800674e:	dc01      	bgt.n	8006754 <_printf_float+0x2c4>
 8006750:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006752:	e792      	b.n	800667a <_printf_float+0x1ea>
 8006754:	2301      	movs	r3, #1
 8006756:	4652      	mov	r2, sl
 8006758:	4631      	mov	r1, r6
 800675a:	4628      	mov	r0, r5
 800675c:	47b8      	blx	r7
 800675e:	3001      	adds	r0, #1
 8006760:	f43f aef7 	beq.w	8006552 <_printf_float+0xc2>
 8006764:	f109 0901 	add.w	r9, r9, #1
 8006768:	e7ee      	b.n	8006748 <_printf_float+0x2b8>
 800676a:	bf00      	nop
 800676c:	7fefffff 	.word	0x7fefffff
 8006770:	08009244 	.word	0x08009244
 8006774:	08009248 	.word	0x08009248
 8006778:	08009250 	.word	0x08009250
 800677c:	0800924c 	.word	0x0800924c
 8006780:	08009254 	.word	0x08009254
 8006784:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006786:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006788:	429a      	cmp	r2, r3
 800678a:	bfa8      	it	ge
 800678c:	461a      	movge	r2, r3
 800678e:	2a00      	cmp	r2, #0
 8006790:	4691      	mov	r9, r2
 8006792:	dc37      	bgt.n	8006804 <_printf_float+0x374>
 8006794:	f04f 0b00 	mov.w	fp, #0
 8006798:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800679c:	f104 021a 	add.w	r2, r4, #26
 80067a0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80067a2:	9305      	str	r3, [sp, #20]
 80067a4:	eba3 0309 	sub.w	r3, r3, r9
 80067a8:	455b      	cmp	r3, fp
 80067aa:	dc33      	bgt.n	8006814 <_printf_float+0x384>
 80067ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80067b0:	429a      	cmp	r2, r3
 80067b2:	db3b      	blt.n	800682c <_printf_float+0x39c>
 80067b4:	6823      	ldr	r3, [r4, #0]
 80067b6:	07da      	lsls	r2, r3, #31
 80067b8:	d438      	bmi.n	800682c <_printf_float+0x39c>
 80067ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067bc:	9a05      	ldr	r2, [sp, #20]
 80067be:	9909      	ldr	r1, [sp, #36]	; 0x24
 80067c0:	1a9a      	subs	r2, r3, r2
 80067c2:	eba3 0901 	sub.w	r9, r3, r1
 80067c6:	4591      	cmp	r9, r2
 80067c8:	bfa8      	it	ge
 80067ca:	4691      	movge	r9, r2
 80067cc:	f1b9 0f00 	cmp.w	r9, #0
 80067d0:	dc35      	bgt.n	800683e <_printf_float+0x3ae>
 80067d2:	f04f 0800 	mov.w	r8, #0
 80067d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80067da:	f104 0a1a 	add.w	sl, r4, #26
 80067de:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80067e2:	1a9b      	subs	r3, r3, r2
 80067e4:	eba3 0309 	sub.w	r3, r3, r9
 80067e8:	4543      	cmp	r3, r8
 80067ea:	f77f af79 	ble.w	80066e0 <_printf_float+0x250>
 80067ee:	2301      	movs	r3, #1
 80067f0:	4652      	mov	r2, sl
 80067f2:	4631      	mov	r1, r6
 80067f4:	4628      	mov	r0, r5
 80067f6:	47b8      	blx	r7
 80067f8:	3001      	adds	r0, #1
 80067fa:	f43f aeaa 	beq.w	8006552 <_printf_float+0xc2>
 80067fe:	f108 0801 	add.w	r8, r8, #1
 8006802:	e7ec      	b.n	80067de <_printf_float+0x34e>
 8006804:	4613      	mov	r3, r2
 8006806:	4631      	mov	r1, r6
 8006808:	4642      	mov	r2, r8
 800680a:	4628      	mov	r0, r5
 800680c:	47b8      	blx	r7
 800680e:	3001      	adds	r0, #1
 8006810:	d1c0      	bne.n	8006794 <_printf_float+0x304>
 8006812:	e69e      	b.n	8006552 <_printf_float+0xc2>
 8006814:	2301      	movs	r3, #1
 8006816:	4631      	mov	r1, r6
 8006818:	4628      	mov	r0, r5
 800681a:	9205      	str	r2, [sp, #20]
 800681c:	47b8      	blx	r7
 800681e:	3001      	adds	r0, #1
 8006820:	f43f ae97 	beq.w	8006552 <_printf_float+0xc2>
 8006824:	9a05      	ldr	r2, [sp, #20]
 8006826:	f10b 0b01 	add.w	fp, fp, #1
 800682a:	e7b9      	b.n	80067a0 <_printf_float+0x310>
 800682c:	ee18 3a10 	vmov	r3, s16
 8006830:	4652      	mov	r2, sl
 8006832:	4631      	mov	r1, r6
 8006834:	4628      	mov	r0, r5
 8006836:	47b8      	blx	r7
 8006838:	3001      	adds	r0, #1
 800683a:	d1be      	bne.n	80067ba <_printf_float+0x32a>
 800683c:	e689      	b.n	8006552 <_printf_float+0xc2>
 800683e:	9a05      	ldr	r2, [sp, #20]
 8006840:	464b      	mov	r3, r9
 8006842:	4442      	add	r2, r8
 8006844:	4631      	mov	r1, r6
 8006846:	4628      	mov	r0, r5
 8006848:	47b8      	blx	r7
 800684a:	3001      	adds	r0, #1
 800684c:	d1c1      	bne.n	80067d2 <_printf_float+0x342>
 800684e:	e680      	b.n	8006552 <_printf_float+0xc2>
 8006850:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006852:	2a01      	cmp	r2, #1
 8006854:	dc01      	bgt.n	800685a <_printf_float+0x3ca>
 8006856:	07db      	lsls	r3, r3, #31
 8006858:	d538      	bpl.n	80068cc <_printf_float+0x43c>
 800685a:	2301      	movs	r3, #1
 800685c:	4642      	mov	r2, r8
 800685e:	4631      	mov	r1, r6
 8006860:	4628      	mov	r0, r5
 8006862:	47b8      	blx	r7
 8006864:	3001      	adds	r0, #1
 8006866:	f43f ae74 	beq.w	8006552 <_printf_float+0xc2>
 800686a:	ee18 3a10 	vmov	r3, s16
 800686e:	4652      	mov	r2, sl
 8006870:	4631      	mov	r1, r6
 8006872:	4628      	mov	r0, r5
 8006874:	47b8      	blx	r7
 8006876:	3001      	adds	r0, #1
 8006878:	f43f ae6b 	beq.w	8006552 <_printf_float+0xc2>
 800687c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006880:	2200      	movs	r2, #0
 8006882:	2300      	movs	r3, #0
 8006884:	f7fa f928 	bl	8000ad8 <__aeabi_dcmpeq>
 8006888:	b9d8      	cbnz	r0, 80068c2 <_printf_float+0x432>
 800688a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800688c:	f108 0201 	add.w	r2, r8, #1
 8006890:	3b01      	subs	r3, #1
 8006892:	4631      	mov	r1, r6
 8006894:	4628      	mov	r0, r5
 8006896:	47b8      	blx	r7
 8006898:	3001      	adds	r0, #1
 800689a:	d10e      	bne.n	80068ba <_printf_float+0x42a>
 800689c:	e659      	b.n	8006552 <_printf_float+0xc2>
 800689e:	2301      	movs	r3, #1
 80068a0:	4652      	mov	r2, sl
 80068a2:	4631      	mov	r1, r6
 80068a4:	4628      	mov	r0, r5
 80068a6:	47b8      	blx	r7
 80068a8:	3001      	adds	r0, #1
 80068aa:	f43f ae52 	beq.w	8006552 <_printf_float+0xc2>
 80068ae:	f108 0801 	add.w	r8, r8, #1
 80068b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068b4:	3b01      	subs	r3, #1
 80068b6:	4543      	cmp	r3, r8
 80068b8:	dcf1      	bgt.n	800689e <_printf_float+0x40e>
 80068ba:	464b      	mov	r3, r9
 80068bc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80068c0:	e6dc      	b.n	800667c <_printf_float+0x1ec>
 80068c2:	f04f 0800 	mov.w	r8, #0
 80068c6:	f104 0a1a 	add.w	sl, r4, #26
 80068ca:	e7f2      	b.n	80068b2 <_printf_float+0x422>
 80068cc:	2301      	movs	r3, #1
 80068ce:	4642      	mov	r2, r8
 80068d0:	e7df      	b.n	8006892 <_printf_float+0x402>
 80068d2:	2301      	movs	r3, #1
 80068d4:	464a      	mov	r2, r9
 80068d6:	4631      	mov	r1, r6
 80068d8:	4628      	mov	r0, r5
 80068da:	47b8      	blx	r7
 80068dc:	3001      	adds	r0, #1
 80068de:	f43f ae38 	beq.w	8006552 <_printf_float+0xc2>
 80068e2:	f108 0801 	add.w	r8, r8, #1
 80068e6:	68e3      	ldr	r3, [r4, #12]
 80068e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80068ea:	1a5b      	subs	r3, r3, r1
 80068ec:	4543      	cmp	r3, r8
 80068ee:	dcf0      	bgt.n	80068d2 <_printf_float+0x442>
 80068f0:	e6fa      	b.n	80066e8 <_printf_float+0x258>
 80068f2:	f04f 0800 	mov.w	r8, #0
 80068f6:	f104 0919 	add.w	r9, r4, #25
 80068fa:	e7f4      	b.n	80068e6 <_printf_float+0x456>

080068fc <_printf_common>:
 80068fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006900:	4616      	mov	r6, r2
 8006902:	4699      	mov	r9, r3
 8006904:	688a      	ldr	r2, [r1, #8]
 8006906:	690b      	ldr	r3, [r1, #16]
 8006908:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800690c:	4293      	cmp	r3, r2
 800690e:	bfb8      	it	lt
 8006910:	4613      	movlt	r3, r2
 8006912:	6033      	str	r3, [r6, #0]
 8006914:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006918:	4607      	mov	r7, r0
 800691a:	460c      	mov	r4, r1
 800691c:	b10a      	cbz	r2, 8006922 <_printf_common+0x26>
 800691e:	3301      	adds	r3, #1
 8006920:	6033      	str	r3, [r6, #0]
 8006922:	6823      	ldr	r3, [r4, #0]
 8006924:	0699      	lsls	r1, r3, #26
 8006926:	bf42      	ittt	mi
 8006928:	6833      	ldrmi	r3, [r6, #0]
 800692a:	3302      	addmi	r3, #2
 800692c:	6033      	strmi	r3, [r6, #0]
 800692e:	6825      	ldr	r5, [r4, #0]
 8006930:	f015 0506 	ands.w	r5, r5, #6
 8006934:	d106      	bne.n	8006944 <_printf_common+0x48>
 8006936:	f104 0a19 	add.w	sl, r4, #25
 800693a:	68e3      	ldr	r3, [r4, #12]
 800693c:	6832      	ldr	r2, [r6, #0]
 800693e:	1a9b      	subs	r3, r3, r2
 8006940:	42ab      	cmp	r3, r5
 8006942:	dc26      	bgt.n	8006992 <_printf_common+0x96>
 8006944:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006948:	1e13      	subs	r3, r2, #0
 800694a:	6822      	ldr	r2, [r4, #0]
 800694c:	bf18      	it	ne
 800694e:	2301      	movne	r3, #1
 8006950:	0692      	lsls	r2, r2, #26
 8006952:	d42b      	bmi.n	80069ac <_printf_common+0xb0>
 8006954:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006958:	4649      	mov	r1, r9
 800695a:	4638      	mov	r0, r7
 800695c:	47c0      	blx	r8
 800695e:	3001      	adds	r0, #1
 8006960:	d01e      	beq.n	80069a0 <_printf_common+0xa4>
 8006962:	6823      	ldr	r3, [r4, #0]
 8006964:	68e5      	ldr	r5, [r4, #12]
 8006966:	6832      	ldr	r2, [r6, #0]
 8006968:	f003 0306 	and.w	r3, r3, #6
 800696c:	2b04      	cmp	r3, #4
 800696e:	bf08      	it	eq
 8006970:	1aad      	subeq	r5, r5, r2
 8006972:	68a3      	ldr	r3, [r4, #8]
 8006974:	6922      	ldr	r2, [r4, #16]
 8006976:	bf0c      	ite	eq
 8006978:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800697c:	2500      	movne	r5, #0
 800697e:	4293      	cmp	r3, r2
 8006980:	bfc4      	itt	gt
 8006982:	1a9b      	subgt	r3, r3, r2
 8006984:	18ed      	addgt	r5, r5, r3
 8006986:	2600      	movs	r6, #0
 8006988:	341a      	adds	r4, #26
 800698a:	42b5      	cmp	r5, r6
 800698c:	d11a      	bne.n	80069c4 <_printf_common+0xc8>
 800698e:	2000      	movs	r0, #0
 8006990:	e008      	b.n	80069a4 <_printf_common+0xa8>
 8006992:	2301      	movs	r3, #1
 8006994:	4652      	mov	r2, sl
 8006996:	4649      	mov	r1, r9
 8006998:	4638      	mov	r0, r7
 800699a:	47c0      	blx	r8
 800699c:	3001      	adds	r0, #1
 800699e:	d103      	bne.n	80069a8 <_printf_common+0xac>
 80069a0:	f04f 30ff 	mov.w	r0, #4294967295
 80069a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069a8:	3501      	adds	r5, #1
 80069aa:	e7c6      	b.n	800693a <_printf_common+0x3e>
 80069ac:	18e1      	adds	r1, r4, r3
 80069ae:	1c5a      	adds	r2, r3, #1
 80069b0:	2030      	movs	r0, #48	; 0x30
 80069b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80069b6:	4422      	add	r2, r4
 80069b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80069bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80069c0:	3302      	adds	r3, #2
 80069c2:	e7c7      	b.n	8006954 <_printf_common+0x58>
 80069c4:	2301      	movs	r3, #1
 80069c6:	4622      	mov	r2, r4
 80069c8:	4649      	mov	r1, r9
 80069ca:	4638      	mov	r0, r7
 80069cc:	47c0      	blx	r8
 80069ce:	3001      	adds	r0, #1
 80069d0:	d0e6      	beq.n	80069a0 <_printf_common+0xa4>
 80069d2:	3601      	adds	r6, #1
 80069d4:	e7d9      	b.n	800698a <_printf_common+0x8e>
	...

080069d8 <_printf_i>:
 80069d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80069dc:	7e0f      	ldrb	r7, [r1, #24]
 80069de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80069e0:	2f78      	cmp	r7, #120	; 0x78
 80069e2:	4691      	mov	r9, r2
 80069e4:	4680      	mov	r8, r0
 80069e6:	460c      	mov	r4, r1
 80069e8:	469a      	mov	sl, r3
 80069ea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80069ee:	d807      	bhi.n	8006a00 <_printf_i+0x28>
 80069f0:	2f62      	cmp	r7, #98	; 0x62
 80069f2:	d80a      	bhi.n	8006a0a <_printf_i+0x32>
 80069f4:	2f00      	cmp	r7, #0
 80069f6:	f000 80d8 	beq.w	8006baa <_printf_i+0x1d2>
 80069fa:	2f58      	cmp	r7, #88	; 0x58
 80069fc:	f000 80a3 	beq.w	8006b46 <_printf_i+0x16e>
 8006a00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006a04:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006a08:	e03a      	b.n	8006a80 <_printf_i+0xa8>
 8006a0a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006a0e:	2b15      	cmp	r3, #21
 8006a10:	d8f6      	bhi.n	8006a00 <_printf_i+0x28>
 8006a12:	a101      	add	r1, pc, #4	; (adr r1, 8006a18 <_printf_i+0x40>)
 8006a14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a18:	08006a71 	.word	0x08006a71
 8006a1c:	08006a85 	.word	0x08006a85
 8006a20:	08006a01 	.word	0x08006a01
 8006a24:	08006a01 	.word	0x08006a01
 8006a28:	08006a01 	.word	0x08006a01
 8006a2c:	08006a01 	.word	0x08006a01
 8006a30:	08006a85 	.word	0x08006a85
 8006a34:	08006a01 	.word	0x08006a01
 8006a38:	08006a01 	.word	0x08006a01
 8006a3c:	08006a01 	.word	0x08006a01
 8006a40:	08006a01 	.word	0x08006a01
 8006a44:	08006b91 	.word	0x08006b91
 8006a48:	08006ab5 	.word	0x08006ab5
 8006a4c:	08006b73 	.word	0x08006b73
 8006a50:	08006a01 	.word	0x08006a01
 8006a54:	08006a01 	.word	0x08006a01
 8006a58:	08006bb3 	.word	0x08006bb3
 8006a5c:	08006a01 	.word	0x08006a01
 8006a60:	08006ab5 	.word	0x08006ab5
 8006a64:	08006a01 	.word	0x08006a01
 8006a68:	08006a01 	.word	0x08006a01
 8006a6c:	08006b7b 	.word	0x08006b7b
 8006a70:	682b      	ldr	r3, [r5, #0]
 8006a72:	1d1a      	adds	r2, r3, #4
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	602a      	str	r2, [r5, #0]
 8006a78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006a7c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006a80:	2301      	movs	r3, #1
 8006a82:	e0a3      	b.n	8006bcc <_printf_i+0x1f4>
 8006a84:	6820      	ldr	r0, [r4, #0]
 8006a86:	6829      	ldr	r1, [r5, #0]
 8006a88:	0606      	lsls	r6, r0, #24
 8006a8a:	f101 0304 	add.w	r3, r1, #4
 8006a8e:	d50a      	bpl.n	8006aa6 <_printf_i+0xce>
 8006a90:	680e      	ldr	r6, [r1, #0]
 8006a92:	602b      	str	r3, [r5, #0]
 8006a94:	2e00      	cmp	r6, #0
 8006a96:	da03      	bge.n	8006aa0 <_printf_i+0xc8>
 8006a98:	232d      	movs	r3, #45	; 0x2d
 8006a9a:	4276      	negs	r6, r6
 8006a9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006aa0:	485e      	ldr	r0, [pc, #376]	; (8006c1c <_printf_i+0x244>)
 8006aa2:	230a      	movs	r3, #10
 8006aa4:	e019      	b.n	8006ada <_printf_i+0x102>
 8006aa6:	680e      	ldr	r6, [r1, #0]
 8006aa8:	602b      	str	r3, [r5, #0]
 8006aaa:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006aae:	bf18      	it	ne
 8006ab0:	b236      	sxthne	r6, r6
 8006ab2:	e7ef      	b.n	8006a94 <_printf_i+0xbc>
 8006ab4:	682b      	ldr	r3, [r5, #0]
 8006ab6:	6820      	ldr	r0, [r4, #0]
 8006ab8:	1d19      	adds	r1, r3, #4
 8006aba:	6029      	str	r1, [r5, #0]
 8006abc:	0601      	lsls	r1, r0, #24
 8006abe:	d501      	bpl.n	8006ac4 <_printf_i+0xec>
 8006ac0:	681e      	ldr	r6, [r3, #0]
 8006ac2:	e002      	b.n	8006aca <_printf_i+0xf2>
 8006ac4:	0646      	lsls	r6, r0, #25
 8006ac6:	d5fb      	bpl.n	8006ac0 <_printf_i+0xe8>
 8006ac8:	881e      	ldrh	r6, [r3, #0]
 8006aca:	4854      	ldr	r0, [pc, #336]	; (8006c1c <_printf_i+0x244>)
 8006acc:	2f6f      	cmp	r7, #111	; 0x6f
 8006ace:	bf0c      	ite	eq
 8006ad0:	2308      	moveq	r3, #8
 8006ad2:	230a      	movne	r3, #10
 8006ad4:	2100      	movs	r1, #0
 8006ad6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006ada:	6865      	ldr	r5, [r4, #4]
 8006adc:	60a5      	str	r5, [r4, #8]
 8006ade:	2d00      	cmp	r5, #0
 8006ae0:	bfa2      	ittt	ge
 8006ae2:	6821      	ldrge	r1, [r4, #0]
 8006ae4:	f021 0104 	bicge.w	r1, r1, #4
 8006ae8:	6021      	strge	r1, [r4, #0]
 8006aea:	b90e      	cbnz	r6, 8006af0 <_printf_i+0x118>
 8006aec:	2d00      	cmp	r5, #0
 8006aee:	d04d      	beq.n	8006b8c <_printf_i+0x1b4>
 8006af0:	4615      	mov	r5, r2
 8006af2:	fbb6 f1f3 	udiv	r1, r6, r3
 8006af6:	fb03 6711 	mls	r7, r3, r1, r6
 8006afa:	5dc7      	ldrb	r7, [r0, r7]
 8006afc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006b00:	4637      	mov	r7, r6
 8006b02:	42bb      	cmp	r3, r7
 8006b04:	460e      	mov	r6, r1
 8006b06:	d9f4      	bls.n	8006af2 <_printf_i+0x11a>
 8006b08:	2b08      	cmp	r3, #8
 8006b0a:	d10b      	bne.n	8006b24 <_printf_i+0x14c>
 8006b0c:	6823      	ldr	r3, [r4, #0]
 8006b0e:	07de      	lsls	r6, r3, #31
 8006b10:	d508      	bpl.n	8006b24 <_printf_i+0x14c>
 8006b12:	6923      	ldr	r3, [r4, #16]
 8006b14:	6861      	ldr	r1, [r4, #4]
 8006b16:	4299      	cmp	r1, r3
 8006b18:	bfde      	ittt	le
 8006b1a:	2330      	movle	r3, #48	; 0x30
 8006b1c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006b20:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006b24:	1b52      	subs	r2, r2, r5
 8006b26:	6122      	str	r2, [r4, #16]
 8006b28:	f8cd a000 	str.w	sl, [sp]
 8006b2c:	464b      	mov	r3, r9
 8006b2e:	aa03      	add	r2, sp, #12
 8006b30:	4621      	mov	r1, r4
 8006b32:	4640      	mov	r0, r8
 8006b34:	f7ff fee2 	bl	80068fc <_printf_common>
 8006b38:	3001      	adds	r0, #1
 8006b3a:	d14c      	bne.n	8006bd6 <_printf_i+0x1fe>
 8006b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8006b40:	b004      	add	sp, #16
 8006b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b46:	4835      	ldr	r0, [pc, #212]	; (8006c1c <_printf_i+0x244>)
 8006b48:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006b4c:	6829      	ldr	r1, [r5, #0]
 8006b4e:	6823      	ldr	r3, [r4, #0]
 8006b50:	f851 6b04 	ldr.w	r6, [r1], #4
 8006b54:	6029      	str	r1, [r5, #0]
 8006b56:	061d      	lsls	r5, r3, #24
 8006b58:	d514      	bpl.n	8006b84 <_printf_i+0x1ac>
 8006b5a:	07df      	lsls	r7, r3, #31
 8006b5c:	bf44      	itt	mi
 8006b5e:	f043 0320 	orrmi.w	r3, r3, #32
 8006b62:	6023      	strmi	r3, [r4, #0]
 8006b64:	b91e      	cbnz	r6, 8006b6e <_printf_i+0x196>
 8006b66:	6823      	ldr	r3, [r4, #0]
 8006b68:	f023 0320 	bic.w	r3, r3, #32
 8006b6c:	6023      	str	r3, [r4, #0]
 8006b6e:	2310      	movs	r3, #16
 8006b70:	e7b0      	b.n	8006ad4 <_printf_i+0xfc>
 8006b72:	6823      	ldr	r3, [r4, #0]
 8006b74:	f043 0320 	orr.w	r3, r3, #32
 8006b78:	6023      	str	r3, [r4, #0]
 8006b7a:	2378      	movs	r3, #120	; 0x78
 8006b7c:	4828      	ldr	r0, [pc, #160]	; (8006c20 <_printf_i+0x248>)
 8006b7e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006b82:	e7e3      	b.n	8006b4c <_printf_i+0x174>
 8006b84:	0659      	lsls	r1, r3, #25
 8006b86:	bf48      	it	mi
 8006b88:	b2b6      	uxthmi	r6, r6
 8006b8a:	e7e6      	b.n	8006b5a <_printf_i+0x182>
 8006b8c:	4615      	mov	r5, r2
 8006b8e:	e7bb      	b.n	8006b08 <_printf_i+0x130>
 8006b90:	682b      	ldr	r3, [r5, #0]
 8006b92:	6826      	ldr	r6, [r4, #0]
 8006b94:	6961      	ldr	r1, [r4, #20]
 8006b96:	1d18      	adds	r0, r3, #4
 8006b98:	6028      	str	r0, [r5, #0]
 8006b9a:	0635      	lsls	r5, r6, #24
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	d501      	bpl.n	8006ba4 <_printf_i+0x1cc>
 8006ba0:	6019      	str	r1, [r3, #0]
 8006ba2:	e002      	b.n	8006baa <_printf_i+0x1d2>
 8006ba4:	0670      	lsls	r0, r6, #25
 8006ba6:	d5fb      	bpl.n	8006ba0 <_printf_i+0x1c8>
 8006ba8:	8019      	strh	r1, [r3, #0]
 8006baa:	2300      	movs	r3, #0
 8006bac:	6123      	str	r3, [r4, #16]
 8006bae:	4615      	mov	r5, r2
 8006bb0:	e7ba      	b.n	8006b28 <_printf_i+0x150>
 8006bb2:	682b      	ldr	r3, [r5, #0]
 8006bb4:	1d1a      	adds	r2, r3, #4
 8006bb6:	602a      	str	r2, [r5, #0]
 8006bb8:	681d      	ldr	r5, [r3, #0]
 8006bba:	6862      	ldr	r2, [r4, #4]
 8006bbc:	2100      	movs	r1, #0
 8006bbe:	4628      	mov	r0, r5
 8006bc0:	f7f9 fb16 	bl	80001f0 <memchr>
 8006bc4:	b108      	cbz	r0, 8006bca <_printf_i+0x1f2>
 8006bc6:	1b40      	subs	r0, r0, r5
 8006bc8:	6060      	str	r0, [r4, #4]
 8006bca:	6863      	ldr	r3, [r4, #4]
 8006bcc:	6123      	str	r3, [r4, #16]
 8006bce:	2300      	movs	r3, #0
 8006bd0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006bd4:	e7a8      	b.n	8006b28 <_printf_i+0x150>
 8006bd6:	6923      	ldr	r3, [r4, #16]
 8006bd8:	462a      	mov	r2, r5
 8006bda:	4649      	mov	r1, r9
 8006bdc:	4640      	mov	r0, r8
 8006bde:	47d0      	blx	sl
 8006be0:	3001      	adds	r0, #1
 8006be2:	d0ab      	beq.n	8006b3c <_printf_i+0x164>
 8006be4:	6823      	ldr	r3, [r4, #0]
 8006be6:	079b      	lsls	r3, r3, #30
 8006be8:	d413      	bmi.n	8006c12 <_printf_i+0x23a>
 8006bea:	68e0      	ldr	r0, [r4, #12]
 8006bec:	9b03      	ldr	r3, [sp, #12]
 8006bee:	4298      	cmp	r0, r3
 8006bf0:	bfb8      	it	lt
 8006bf2:	4618      	movlt	r0, r3
 8006bf4:	e7a4      	b.n	8006b40 <_printf_i+0x168>
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	4632      	mov	r2, r6
 8006bfa:	4649      	mov	r1, r9
 8006bfc:	4640      	mov	r0, r8
 8006bfe:	47d0      	blx	sl
 8006c00:	3001      	adds	r0, #1
 8006c02:	d09b      	beq.n	8006b3c <_printf_i+0x164>
 8006c04:	3501      	adds	r5, #1
 8006c06:	68e3      	ldr	r3, [r4, #12]
 8006c08:	9903      	ldr	r1, [sp, #12]
 8006c0a:	1a5b      	subs	r3, r3, r1
 8006c0c:	42ab      	cmp	r3, r5
 8006c0e:	dcf2      	bgt.n	8006bf6 <_printf_i+0x21e>
 8006c10:	e7eb      	b.n	8006bea <_printf_i+0x212>
 8006c12:	2500      	movs	r5, #0
 8006c14:	f104 0619 	add.w	r6, r4, #25
 8006c18:	e7f5      	b.n	8006c06 <_printf_i+0x22e>
 8006c1a:	bf00      	nop
 8006c1c:	08009256 	.word	0x08009256
 8006c20:	08009267 	.word	0x08009267

08006c24 <siprintf>:
 8006c24:	b40e      	push	{r1, r2, r3}
 8006c26:	b500      	push	{lr}
 8006c28:	b09c      	sub	sp, #112	; 0x70
 8006c2a:	ab1d      	add	r3, sp, #116	; 0x74
 8006c2c:	9002      	str	r0, [sp, #8]
 8006c2e:	9006      	str	r0, [sp, #24]
 8006c30:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006c34:	4809      	ldr	r0, [pc, #36]	; (8006c5c <siprintf+0x38>)
 8006c36:	9107      	str	r1, [sp, #28]
 8006c38:	9104      	str	r1, [sp, #16]
 8006c3a:	4909      	ldr	r1, [pc, #36]	; (8006c60 <siprintf+0x3c>)
 8006c3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c40:	9105      	str	r1, [sp, #20]
 8006c42:	6800      	ldr	r0, [r0, #0]
 8006c44:	9301      	str	r3, [sp, #4]
 8006c46:	a902      	add	r1, sp, #8
 8006c48:	f001 fb78 	bl	800833c <_svfiprintf_r>
 8006c4c:	9b02      	ldr	r3, [sp, #8]
 8006c4e:	2200      	movs	r2, #0
 8006c50:	701a      	strb	r2, [r3, #0]
 8006c52:	b01c      	add	sp, #112	; 0x70
 8006c54:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c58:	b003      	add	sp, #12
 8006c5a:	4770      	bx	lr
 8006c5c:	2000000c 	.word	0x2000000c
 8006c60:	ffff0208 	.word	0xffff0208

08006c64 <quorem>:
 8006c64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c68:	6903      	ldr	r3, [r0, #16]
 8006c6a:	690c      	ldr	r4, [r1, #16]
 8006c6c:	42a3      	cmp	r3, r4
 8006c6e:	4607      	mov	r7, r0
 8006c70:	f2c0 8081 	blt.w	8006d76 <quorem+0x112>
 8006c74:	3c01      	subs	r4, #1
 8006c76:	f101 0814 	add.w	r8, r1, #20
 8006c7a:	f100 0514 	add.w	r5, r0, #20
 8006c7e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c82:	9301      	str	r3, [sp, #4]
 8006c84:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006c88:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c8c:	3301      	adds	r3, #1
 8006c8e:	429a      	cmp	r2, r3
 8006c90:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006c94:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006c98:	fbb2 f6f3 	udiv	r6, r2, r3
 8006c9c:	d331      	bcc.n	8006d02 <quorem+0x9e>
 8006c9e:	f04f 0e00 	mov.w	lr, #0
 8006ca2:	4640      	mov	r0, r8
 8006ca4:	46ac      	mov	ip, r5
 8006ca6:	46f2      	mov	sl, lr
 8006ca8:	f850 2b04 	ldr.w	r2, [r0], #4
 8006cac:	b293      	uxth	r3, r2
 8006cae:	fb06 e303 	mla	r3, r6, r3, lr
 8006cb2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006cb6:	b29b      	uxth	r3, r3
 8006cb8:	ebaa 0303 	sub.w	r3, sl, r3
 8006cbc:	f8dc a000 	ldr.w	sl, [ip]
 8006cc0:	0c12      	lsrs	r2, r2, #16
 8006cc2:	fa13 f38a 	uxtah	r3, r3, sl
 8006cc6:	fb06 e202 	mla	r2, r6, r2, lr
 8006cca:	9300      	str	r3, [sp, #0]
 8006ccc:	9b00      	ldr	r3, [sp, #0]
 8006cce:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006cd2:	b292      	uxth	r2, r2
 8006cd4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006cd8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006cdc:	f8bd 3000 	ldrh.w	r3, [sp]
 8006ce0:	4581      	cmp	r9, r0
 8006ce2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ce6:	f84c 3b04 	str.w	r3, [ip], #4
 8006cea:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006cee:	d2db      	bcs.n	8006ca8 <quorem+0x44>
 8006cf0:	f855 300b 	ldr.w	r3, [r5, fp]
 8006cf4:	b92b      	cbnz	r3, 8006d02 <quorem+0x9e>
 8006cf6:	9b01      	ldr	r3, [sp, #4]
 8006cf8:	3b04      	subs	r3, #4
 8006cfa:	429d      	cmp	r5, r3
 8006cfc:	461a      	mov	r2, r3
 8006cfe:	d32e      	bcc.n	8006d5e <quorem+0xfa>
 8006d00:	613c      	str	r4, [r7, #16]
 8006d02:	4638      	mov	r0, r7
 8006d04:	f001 f8c6 	bl	8007e94 <__mcmp>
 8006d08:	2800      	cmp	r0, #0
 8006d0a:	db24      	blt.n	8006d56 <quorem+0xf2>
 8006d0c:	3601      	adds	r6, #1
 8006d0e:	4628      	mov	r0, r5
 8006d10:	f04f 0c00 	mov.w	ip, #0
 8006d14:	f858 2b04 	ldr.w	r2, [r8], #4
 8006d18:	f8d0 e000 	ldr.w	lr, [r0]
 8006d1c:	b293      	uxth	r3, r2
 8006d1e:	ebac 0303 	sub.w	r3, ip, r3
 8006d22:	0c12      	lsrs	r2, r2, #16
 8006d24:	fa13 f38e 	uxtah	r3, r3, lr
 8006d28:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006d2c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d30:	b29b      	uxth	r3, r3
 8006d32:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d36:	45c1      	cmp	r9, r8
 8006d38:	f840 3b04 	str.w	r3, [r0], #4
 8006d3c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006d40:	d2e8      	bcs.n	8006d14 <quorem+0xb0>
 8006d42:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006d46:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006d4a:	b922      	cbnz	r2, 8006d56 <quorem+0xf2>
 8006d4c:	3b04      	subs	r3, #4
 8006d4e:	429d      	cmp	r5, r3
 8006d50:	461a      	mov	r2, r3
 8006d52:	d30a      	bcc.n	8006d6a <quorem+0x106>
 8006d54:	613c      	str	r4, [r7, #16]
 8006d56:	4630      	mov	r0, r6
 8006d58:	b003      	add	sp, #12
 8006d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d5e:	6812      	ldr	r2, [r2, #0]
 8006d60:	3b04      	subs	r3, #4
 8006d62:	2a00      	cmp	r2, #0
 8006d64:	d1cc      	bne.n	8006d00 <quorem+0x9c>
 8006d66:	3c01      	subs	r4, #1
 8006d68:	e7c7      	b.n	8006cfa <quorem+0x96>
 8006d6a:	6812      	ldr	r2, [r2, #0]
 8006d6c:	3b04      	subs	r3, #4
 8006d6e:	2a00      	cmp	r2, #0
 8006d70:	d1f0      	bne.n	8006d54 <quorem+0xf0>
 8006d72:	3c01      	subs	r4, #1
 8006d74:	e7eb      	b.n	8006d4e <quorem+0xea>
 8006d76:	2000      	movs	r0, #0
 8006d78:	e7ee      	b.n	8006d58 <quorem+0xf4>
 8006d7a:	0000      	movs	r0, r0
 8006d7c:	0000      	movs	r0, r0
	...

08006d80 <_dtoa_r>:
 8006d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d84:	ed2d 8b04 	vpush	{d8-d9}
 8006d88:	ec57 6b10 	vmov	r6, r7, d0
 8006d8c:	b093      	sub	sp, #76	; 0x4c
 8006d8e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006d90:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006d94:	9106      	str	r1, [sp, #24]
 8006d96:	ee10 aa10 	vmov	sl, s0
 8006d9a:	4604      	mov	r4, r0
 8006d9c:	9209      	str	r2, [sp, #36]	; 0x24
 8006d9e:	930c      	str	r3, [sp, #48]	; 0x30
 8006da0:	46bb      	mov	fp, r7
 8006da2:	b975      	cbnz	r5, 8006dc2 <_dtoa_r+0x42>
 8006da4:	2010      	movs	r0, #16
 8006da6:	f000 fddd 	bl	8007964 <malloc>
 8006daa:	4602      	mov	r2, r0
 8006dac:	6260      	str	r0, [r4, #36]	; 0x24
 8006dae:	b920      	cbnz	r0, 8006dba <_dtoa_r+0x3a>
 8006db0:	4ba7      	ldr	r3, [pc, #668]	; (8007050 <_dtoa_r+0x2d0>)
 8006db2:	21ea      	movs	r1, #234	; 0xea
 8006db4:	48a7      	ldr	r0, [pc, #668]	; (8007054 <_dtoa_r+0x2d4>)
 8006db6:	f001 fbd1 	bl	800855c <__assert_func>
 8006dba:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006dbe:	6005      	str	r5, [r0, #0]
 8006dc0:	60c5      	str	r5, [r0, #12]
 8006dc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006dc4:	6819      	ldr	r1, [r3, #0]
 8006dc6:	b151      	cbz	r1, 8006dde <_dtoa_r+0x5e>
 8006dc8:	685a      	ldr	r2, [r3, #4]
 8006dca:	604a      	str	r2, [r1, #4]
 8006dcc:	2301      	movs	r3, #1
 8006dce:	4093      	lsls	r3, r2
 8006dd0:	608b      	str	r3, [r1, #8]
 8006dd2:	4620      	mov	r0, r4
 8006dd4:	f000 fe1c 	bl	8007a10 <_Bfree>
 8006dd8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006dda:	2200      	movs	r2, #0
 8006ddc:	601a      	str	r2, [r3, #0]
 8006dde:	1e3b      	subs	r3, r7, #0
 8006de0:	bfaa      	itet	ge
 8006de2:	2300      	movge	r3, #0
 8006de4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006de8:	f8c8 3000 	strge.w	r3, [r8]
 8006dec:	4b9a      	ldr	r3, [pc, #616]	; (8007058 <_dtoa_r+0x2d8>)
 8006dee:	bfbc      	itt	lt
 8006df0:	2201      	movlt	r2, #1
 8006df2:	f8c8 2000 	strlt.w	r2, [r8]
 8006df6:	ea33 030b 	bics.w	r3, r3, fp
 8006dfa:	d11b      	bne.n	8006e34 <_dtoa_r+0xb4>
 8006dfc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006dfe:	f242 730f 	movw	r3, #9999	; 0x270f
 8006e02:	6013      	str	r3, [r2, #0]
 8006e04:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006e08:	4333      	orrs	r3, r6
 8006e0a:	f000 8592 	beq.w	8007932 <_dtoa_r+0xbb2>
 8006e0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e10:	b963      	cbnz	r3, 8006e2c <_dtoa_r+0xac>
 8006e12:	4b92      	ldr	r3, [pc, #584]	; (800705c <_dtoa_r+0x2dc>)
 8006e14:	e022      	b.n	8006e5c <_dtoa_r+0xdc>
 8006e16:	4b92      	ldr	r3, [pc, #584]	; (8007060 <_dtoa_r+0x2e0>)
 8006e18:	9301      	str	r3, [sp, #4]
 8006e1a:	3308      	adds	r3, #8
 8006e1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006e1e:	6013      	str	r3, [r2, #0]
 8006e20:	9801      	ldr	r0, [sp, #4]
 8006e22:	b013      	add	sp, #76	; 0x4c
 8006e24:	ecbd 8b04 	vpop	{d8-d9}
 8006e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e2c:	4b8b      	ldr	r3, [pc, #556]	; (800705c <_dtoa_r+0x2dc>)
 8006e2e:	9301      	str	r3, [sp, #4]
 8006e30:	3303      	adds	r3, #3
 8006e32:	e7f3      	b.n	8006e1c <_dtoa_r+0x9c>
 8006e34:	2200      	movs	r2, #0
 8006e36:	2300      	movs	r3, #0
 8006e38:	4650      	mov	r0, sl
 8006e3a:	4659      	mov	r1, fp
 8006e3c:	f7f9 fe4c 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e40:	ec4b ab19 	vmov	d9, sl, fp
 8006e44:	4680      	mov	r8, r0
 8006e46:	b158      	cbz	r0, 8006e60 <_dtoa_r+0xe0>
 8006e48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	6013      	str	r3, [r2, #0]
 8006e4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	f000 856b 	beq.w	800792c <_dtoa_r+0xbac>
 8006e56:	4883      	ldr	r0, [pc, #524]	; (8007064 <_dtoa_r+0x2e4>)
 8006e58:	6018      	str	r0, [r3, #0]
 8006e5a:	1e43      	subs	r3, r0, #1
 8006e5c:	9301      	str	r3, [sp, #4]
 8006e5e:	e7df      	b.n	8006e20 <_dtoa_r+0xa0>
 8006e60:	ec4b ab10 	vmov	d0, sl, fp
 8006e64:	aa10      	add	r2, sp, #64	; 0x40
 8006e66:	a911      	add	r1, sp, #68	; 0x44
 8006e68:	4620      	mov	r0, r4
 8006e6a:	f001 f8b9 	bl	8007fe0 <__d2b>
 8006e6e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8006e72:	ee08 0a10 	vmov	s16, r0
 8006e76:	2d00      	cmp	r5, #0
 8006e78:	f000 8084 	beq.w	8006f84 <_dtoa_r+0x204>
 8006e7c:	ee19 3a90 	vmov	r3, s19
 8006e80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e84:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006e88:	4656      	mov	r6, sl
 8006e8a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006e8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006e92:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006e96:	4b74      	ldr	r3, [pc, #464]	; (8007068 <_dtoa_r+0x2e8>)
 8006e98:	2200      	movs	r2, #0
 8006e9a:	4630      	mov	r0, r6
 8006e9c:	4639      	mov	r1, r7
 8006e9e:	f7f9 f9fb 	bl	8000298 <__aeabi_dsub>
 8006ea2:	a365      	add	r3, pc, #404	; (adr r3, 8007038 <_dtoa_r+0x2b8>)
 8006ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ea8:	f7f9 fbae 	bl	8000608 <__aeabi_dmul>
 8006eac:	a364      	add	r3, pc, #400	; (adr r3, 8007040 <_dtoa_r+0x2c0>)
 8006eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eb2:	f7f9 f9f3 	bl	800029c <__adddf3>
 8006eb6:	4606      	mov	r6, r0
 8006eb8:	4628      	mov	r0, r5
 8006eba:	460f      	mov	r7, r1
 8006ebc:	f7f9 fb3a 	bl	8000534 <__aeabi_i2d>
 8006ec0:	a361      	add	r3, pc, #388	; (adr r3, 8007048 <_dtoa_r+0x2c8>)
 8006ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ec6:	f7f9 fb9f 	bl	8000608 <__aeabi_dmul>
 8006eca:	4602      	mov	r2, r0
 8006ecc:	460b      	mov	r3, r1
 8006ece:	4630      	mov	r0, r6
 8006ed0:	4639      	mov	r1, r7
 8006ed2:	f7f9 f9e3 	bl	800029c <__adddf3>
 8006ed6:	4606      	mov	r6, r0
 8006ed8:	460f      	mov	r7, r1
 8006eda:	f7f9 fe45 	bl	8000b68 <__aeabi_d2iz>
 8006ede:	2200      	movs	r2, #0
 8006ee0:	9000      	str	r0, [sp, #0]
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	4630      	mov	r0, r6
 8006ee6:	4639      	mov	r1, r7
 8006ee8:	f7f9 fe00 	bl	8000aec <__aeabi_dcmplt>
 8006eec:	b150      	cbz	r0, 8006f04 <_dtoa_r+0x184>
 8006eee:	9800      	ldr	r0, [sp, #0]
 8006ef0:	f7f9 fb20 	bl	8000534 <__aeabi_i2d>
 8006ef4:	4632      	mov	r2, r6
 8006ef6:	463b      	mov	r3, r7
 8006ef8:	f7f9 fdee 	bl	8000ad8 <__aeabi_dcmpeq>
 8006efc:	b910      	cbnz	r0, 8006f04 <_dtoa_r+0x184>
 8006efe:	9b00      	ldr	r3, [sp, #0]
 8006f00:	3b01      	subs	r3, #1
 8006f02:	9300      	str	r3, [sp, #0]
 8006f04:	9b00      	ldr	r3, [sp, #0]
 8006f06:	2b16      	cmp	r3, #22
 8006f08:	d85a      	bhi.n	8006fc0 <_dtoa_r+0x240>
 8006f0a:	9a00      	ldr	r2, [sp, #0]
 8006f0c:	4b57      	ldr	r3, [pc, #348]	; (800706c <_dtoa_r+0x2ec>)
 8006f0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f16:	ec51 0b19 	vmov	r0, r1, d9
 8006f1a:	f7f9 fde7 	bl	8000aec <__aeabi_dcmplt>
 8006f1e:	2800      	cmp	r0, #0
 8006f20:	d050      	beq.n	8006fc4 <_dtoa_r+0x244>
 8006f22:	9b00      	ldr	r3, [sp, #0]
 8006f24:	3b01      	subs	r3, #1
 8006f26:	9300      	str	r3, [sp, #0]
 8006f28:	2300      	movs	r3, #0
 8006f2a:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006f2e:	1b5d      	subs	r5, r3, r5
 8006f30:	1e6b      	subs	r3, r5, #1
 8006f32:	9305      	str	r3, [sp, #20]
 8006f34:	bf45      	ittet	mi
 8006f36:	f1c5 0301 	rsbmi	r3, r5, #1
 8006f3a:	9304      	strmi	r3, [sp, #16]
 8006f3c:	2300      	movpl	r3, #0
 8006f3e:	2300      	movmi	r3, #0
 8006f40:	bf4c      	ite	mi
 8006f42:	9305      	strmi	r3, [sp, #20]
 8006f44:	9304      	strpl	r3, [sp, #16]
 8006f46:	9b00      	ldr	r3, [sp, #0]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	db3d      	blt.n	8006fc8 <_dtoa_r+0x248>
 8006f4c:	9b05      	ldr	r3, [sp, #20]
 8006f4e:	9a00      	ldr	r2, [sp, #0]
 8006f50:	920a      	str	r2, [sp, #40]	; 0x28
 8006f52:	4413      	add	r3, r2
 8006f54:	9305      	str	r3, [sp, #20]
 8006f56:	2300      	movs	r3, #0
 8006f58:	9307      	str	r3, [sp, #28]
 8006f5a:	9b06      	ldr	r3, [sp, #24]
 8006f5c:	2b09      	cmp	r3, #9
 8006f5e:	f200 8089 	bhi.w	8007074 <_dtoa_r+0x2f4>
 8006f62:	2b05      	cmp	r3, #5
 8006f64:	bfc4      	itt	gt
 8006f66:	3b04      	subgt	r3, #4
 8006f68:	9306      	strgt	r3, [sp, #24]
 8006f6a:	9b06      	ldr	r3, [sp, #24]
 8006f6c:	f1a3 0302 	sub.w	r3, r3, #2
 8006f70:	bfcc      	ite	gt
 8006f72:	2500      	movgt	r5, #0
 8006f74:	2501      	movle	r5, #1
 8006f76:	2b03      	cmp	r3, #3
 8006f78:	f200 8087 	bhi.w	800708a <_dtoa_r+0x30a>
 8006f7c:	e8df f003 	tbb	[pc, r3]
 8006f80:	59383a2d 	.word	0x59383a2d
 8006f84:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006f88:	441d      	add	r5, r3
 8006f8a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006f8e:	2b20      	cmp	r3, #32
 8006f90:	bfc1      	itttt	gt
 8006f92:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006f96:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006f9a:	fa0b f303 	lslgt.w	r3, fp, r3
 8006f9e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006fa2:	bfda      	itte	le
 8006fa4:	f1c3 0320 	rsble	r3, r3, #32
 8006fa8:	fa06 f003 	lslle.w	r0, r6, r3
 8006fac:	4318      	orrgt	r0, r3
 8006fae:	f7f9 fab1 	bl	8000514 <__aeabi_ui2d>
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	4606      	mov	r6, r0
 8006fb6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006fba:	3d01      	subs	r5, #1
 8006fbc:	930e      	str	r3, [sp, #56]	; 0x38
 8006fbe:	e76a      	b.n	8006e96 <_dtoa_r+0x116>
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	e7b2      	b.n	8006f2a <_dtoa_r+0x1aa>
 8006fc4:	900b      	str	r0, [sp, #44]	; 0x2c
 8006fc6:	e7b1      	b.n	8006f2c <_dtoa_r+0x1ac>
 8006fc8:	9b04      	ldr	r3, [sp, #16]
 8006fca:	9a00      	ldr	r2, [sp, #0]
 8006fcc:	1a9b      	subs	r3, r3, r2
 8006fce:	9304      	str	r3, [sp, #16]
 8006fd0:	4253      	negs	r3, r2
 8006fd2:	9307      	str	r3, [sp, #28]
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	930a      	str	r3, [sp, #40]	; 0x28
 8006fd8:	e7bf      	b.n	8006f5a <_dtoa_r+0x1da>
 8006fda:	2300      	movs	r3, #0
 8006fdc:	9308      	str	r3, [sp, #32]
 8006fde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	dc55      	bgt.n	8007090 <_dtoa_r+0x310>
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006fea:	461a      	mov	r2, r3
 8006fec:	9209      	str	r2, [sp, #36]	; 0x24
 8006fee:	e00c      	b.n	800700a <_dtoa_r+0x28a>
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	e7f3      	b.n	8006fdc <_dtoa_r+0x25c>
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ff8:	9308      	str	r3, [sp, #32]
 8006ffa:	9b00      	ldr	r3, [sp, #0]
 8006ffc:	4413      	add	r3, r2
 8006ffe:	9302      	str	r3, [sp, #8]
 8007000:	3301      	adds	r3, #1
 8007002:	2b01      	cmp	r3, #1
 8007004:	9303      	str	r3, [sp, #12]
 8007006:	bfb8      	it	lt
 8007008:	2301      	movlt	r3, #1
 800700a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800700c:	2200      	movs	r2, #0
 800700e:	6042      	str	r2, [r0, #4]
 8007010:	2204      	movs	r2, #4
 8007012:	f102 0614 	add.w	r6, r2, #20
 8007016:	429e      	cmp	r6, r3
 8007018:	6841      	ldr	r1, [r0, #4]
 800701a:	d93d      	bls.n	8007098 <_dtoa_r+0x318>
 800701c:	4620      	mov	r0, r4
 800701e:	f000 fcb7 	bl	8007990 <_Balloc>
 8007022:	9001      	str	r0, [sp, #4]
 8007024:	2800      	cmp	r0, #0
 8007026:	d13b      	bne.n	80070a0 <_dtoa_r+0x320>
 8007028:	4b11      	ldr	r3, [pc, #68]	; (8007070 <_dtoa_r+0x2f0>)
 800702a:	4602      	mov	r2, r0
 800702c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007030:	e6c0      	b.n	8006db4 <_dtoa_r+0x34>
 8007032:	2301      	movs	r3, #1
 8007034:	e7df      	b.n	8006ff6 <_dtoa_r+0x276>
 8007036:	bf00      	nop
 8007038:	636f4361 	.word	0x636f4361
 800703c:	3fd287a7 	.word	0x3fd287a7
 8007040:	8b60c8b3 	.word	0x8b60c8b3
 8007044:	3fc68a28 	.word	0x3fc68a28
 8007048:	509f79fb 	.word	0x509f79fb
 800704c:	3fd34413 	.word	0x3fd34413
 8007050:	08009285 	.word	0x08009285
 8007054:	0800929c 	.word	0x0800929c
 8007058:	7ff00000 	.word	0x7ff00000
 800705c:	08009281 	.word	0x08009281
 8007060:	08009278 	.word	0x08009278
 8007064:	08009255 	.word	0x08009255
 8007068:	3ff80000 	.word	0x3ff80000
 800706c:	08009390 	.word	0x08009390
 8007070:	080092f7 	.word	0x080092f7
 8007074:	2501      	movs	r5, #1
 8007076:	2300      	movs	r3, #0
 8007078:	9306      	str	r3, [sp, #24]
 800707a:	9508      	str	r5, [sp, #32]
 800707c:	f04f 33ff 	mov.w	r3, #4294967295
 8007080:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007084:	2200      	movs	r2, #0
 8007086:	2312      	movs	r3, #18
 8007088:	e7b0      	b.n	8006fec <_dtoa_r+0x26c>
 800708a:	2301      	movs	r3, #1
 800708c:	9308      	str	r3, [sp, #32]
 800708e:	e7f5      	b.n	800707c <_dtoa_r+0x2fc>
 8007090:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007092:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007096:	e7b8      	b.n	800700a <_dtoa_r+0x28a>
 8007098:	3101      	adds	r1, #1
 800709a:	6041      	str	r1, [r0, #4]
 800709c:	0052      	lsls	r2, r2, #1
 800709e:	e7b8      	b.n	8007012 <_dtoa_r+0x292>
 80070a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80070a2:	9a01      	ldr	r2, [sp, #4]
 80070a4:	601a      	str	r2, [r3, #0]
 80070a6:	9b03      	ldr	r3, [sp, #12]
 80070a8:	2b0e      	cmp	r3, #14
 80070aa:	f200 809d 	bhi.w	80071e8 <_dtoa_r+0x468>
 80070ae:	2d00      	cmp	r5, #0
 80070b0:	f000 809a 	beq.w	80071e8 <_dtoa_r+0x468>
 80070b4:	9b00      	ldr	r3, [sp, #0]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	dd32      	ble.n	8007120 <_dtoa_r+0x3a0>
 80070ba:	4ab7      	ldr	r2, [pc, #732]	; (8007398 <_dtoa_r+0x618>)
 80070bc:	f003 030f 	and.w	r3, r3, #15
 80070c0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80070c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80070c8:	9b00      	ldr	r3, [sp, #0]
 80070ca:	05d8      	lsls	r0, r3, #23
 80070cc:	ea4f 1723 	mov.w	r7, r3, asr #4
 80070d0:	d516      	bpl.n	8007100 <_dtoa_r+0x380>
 80070d2:	4bb2      	ldr	r3, [pc, #712]	; (800739c <_dtoa_r+0x61c>)
 80070d4:	ec51 0b19 	vmov	r0, r1, d9
 80070d8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80070dc:	f7f9 fbbe 	bl	800085c <__aeabi_ddiv>
 80070e0:	f007 070f 	and.w	r7, r7, #15
 80070e4:	4682      	mov	sl, r0
 80070e6:	468b      	mov	fp, r1
 80070e8:	2503      	movs	r5, #3
 80070ea:	4eac      	ldr	r6, [pc, #688]	; (800739c <_dtoa_r+0x61c>)
 80070ec:	b957      	cbnz	r7, 8007104 <_dtoa_r+0x384>
 80070ee:	4642      	mov	r2, r8
 80070f0:	464b      	mov	r3, r9
 80070f2:	4650      	mov	r0, sl
 80070f4:	4659      	mov	r1, fp
 80070f6:	f7f9 fbb1 	bl	800085c <__aeabi_ddiv>
 80070fa:	4682      	mov	sl, r0
 80070fc:	468b      	mov	fp, r1
 80070fe:	e028      	b.n	8007152 <_dtoa_r+0x3d2>
 8007100:	2502      	movs	r5, #2
 8007102:	e7f2      	b.n	80070ea <_dtoa_r+0x36a>
 8007104:	07f9      	lsls	r1, r7, #31
 8007106:	d508      	bpl.n	800711a <_dtoa_r+0x39a>
 8007108:	4640      	mov	r0, r8
 800710a:	4649      	mov	r1, r9
 800710c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007110:	f7f9 fa7a 	bl	8000608 <__aeabi_dmul>
 8007114:	3501      	adds	r5, #1
 8007116:	4680      	mov	r8, r0
 8007118:	4689      	mov	r9, r1
 800711a:	107f      	asrs	r7, r7, #1
 800711c:	3608      	adds	r6, #8
 800711e:	e7e5      	b.n	80070ec <_dtoa_r+0x36c>
 8007120:	f000 809b 	beq.w	800725a <_dtoa_r+0x4da>
 8007124:	9b00      	ldr	r3, [sp, #0]
 8007126:	4f9d      	ldr	r7, [pc, #628]	; (800739c <_dtoa_r+0x61c>)
 8007128:	425e      	negs	r6, r3
 800712a:	4b9b      	ldr	r3, [pc, #620]	; (8007398 <_dtoa_r+0x618>)
 800712c:	f006 020f 	and.w	r2, r6, #15
 8007130:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007138:	ec51 0b19 	vmov	r0, r1, d9
 800713c:	f7f9 fa64 	bl	8000608 <__aeabi_dmul>
 8007140:	1136      	asrs	r6, r6, #4
 8007142:	4682      	mov	sl, r0
 8007144:	468b      	mov	fp, r1
 8007146:	2300      	movs	r3, #0
 8007148:	2502      	movs	r5, #2
 800714a:	2e00      	cmp	r6, #0
 800714c:	d17a      	bne.n	8007244 <_dtoa_r+0x4c4>
 800714e:	2b00      	cmp	r3, #0
 8007150:	d1d3      	bne.n	80070fa <_dtoa_r+0x37a>
 8007152:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007154:	2b00      	cmp	r3, #0
 8007156:	f000 8082 	beq.w	800725e <_dtoa_r+0x4de>
 800715a:	4b91      	ldr	r3, [pc, #580]	; (80073a0 <_dtoa_r+0x620>)
 800715c:	2200      	movs	r2, #0
 800715e:	4650      	mov	r0, sl
 8007160:	4659      	mov	r1, fp
 8007162:	f7f9 fcc3 	bl	8000aec <__aeabi_dcmplt>
 8007166:	2800      	cmp	r0, #0
 8007168:	d079      	beq.n	800725e <_dtoa_r+0x4de>
 800716a:	9b03      	ldr	r3, [sp, #12]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d076      	beq.n	800725e <_dtoa_r+0x4de>
 8007170:	9b02      	ldr	r3, [sp, #8]
 8007172:	2b00      	cmp	r3, #0
 8007174:	dd36      	ble.n	80071e4 <_dtoa_r+0x464>
 8007176:	9b00      	ldr	r3, [sp, #0]
 8007178:	4650      	mov	r0, sl
 800717a:	4659      	mov	r1, fp
 800717c:	1e5f      	subs	r7, r3, #1
 800717e:	2200      	movs	r2, #0
 8007180:	4b88      	ldr	r3, [pc, #544]	; (80073a4 <_dtoa_r+0x624>)
 8007182:	f7f9 fa41 	bl	8000608 <__aeabi_dmul>
 8007186:	9e02      	ldr	r6, [sp, #8]
 8007188:	4682      	mov	sl, r0
 800718a:	468b      	mov	fp, r1
 800718c:	3501      	adds	r5, #1
 800718e:	4628      	mov	r0, r5
 8007190:	f7f9 f9d0 	bl	8000534 <__aeabi_i2d>
 8007194:	4652      	mov	r2, sl
 8007196:	465b      	mov	r3, fp
 8007198:	f7f9 fa36 	bl	8000608 <__aeabi_dmul>
 800719c:	4b82      	ldr	r3, [pc, #520]	; (80073a8 <_dtoa_r+0x628>)
 800719e:	2200      	movs	r2, #0
 80071a0:	f7f9 f87c 	bl	800029c <__adddf3>
 80071a4:	46d0      	mov	r8, sl
 80071a6:	46d9      	mov	r9, fp
 80071a8:	4682      	mov	sl, r0
 80071aa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80071ae:	2e00      	cmp	r6, #0
 80071b0:	d158      	bne.n	8007264 <_dtoa_r+0x4e4>
 80071b2:	4b7e      	ldr	r3, [pc, #504]	; (80073ac <_dtoa_r+0x62c>)
 80071b4:	2200      	movs	r2, #0
 80071b6:	4640      	mov	r0, r8
 80071b8:	4649      	mov	r1, r9
 80071ba:	f7f9 f86d 	bl	8000298 <__aeabi_dsub>
 80071be:	4652      	mov	r2, sl
 80071c0:	465b      	mov	r3, fp
 80071c2:	4680      	mov	r8, r0
 80071c4:	4689      	mov	r9, r1
 80071c6:	f7f9 fcaf 	bl	8000b28 <__aeabi_dcmpgt>
 80071ca:	2800      	cmp	r0, #0
 80071cc:	f040 8295 	bne.w	80076fa <_dtoa_r+0x97a>
 80071d0:	4652      	mov	r2, sl
 80071d2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80071d6:	4640      	mov	r0, r8
 80071d8:	4649      	mov	r1, r9
 80071da:	f7f9 fc87 	bl	8000aec <__aeabi_dcmplt>
 80071de:	2800      	cmp	r0, #0
 80071e0:	f040 8289 	bne.w	80076f6 <_dtoa_r+0x976>
 80071e4:	ec5b ab19 	vmov	sl, fp, d9
 80071e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	f2c0 8148 	blt.w	8007480 <_dtoa_r+0x700>
 80071f0:	9a00      	ldr	r2, [sp, #0]
 80071f2:	2a0e      	cmp	r2, #14
 80071f4:	f300 8144 	bgt.w	8007480 <_dtoa_r+0x700>
 80071f8:	4b67      	ldr	r3, [pc, #412]	; (8007398 <_dtoa_r+0x618>)
 80071fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80071fe:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007202:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007204:	2b00      	cmp	r3, #0
 8007206:	f280 80d5 	bge.w	80073b4 <_dtoa_r+0x634>
 800720a:	9b03      	ldr	r3, [sp, #12]
 800720c:	2b00      	cmp	r3, #0
 800720e:	f300 80d1 	bgt.w	80073b4 <_dtoa_r+0x634>
 8007212:	f040 826f 	bne.w	80076f4 <_dtoa_r+0x974>
 8007216:	4b65      	ldr	r3, [pc, #404]	; (80073ac <_dtoa_r+0x62c>)
 8007218:	2200      	movs	r2, #0
 800721a:	4640      	mov	r0, r8
 800721c:	4649      	mov	r1, r9
 800721e:	f7f9 f9f3 	bl	8000608 <__aeabi_dmul>
 8007222:	4652      	mov	r2, sl
 8007224:	465b      	mov	r3, fp
 8007226:	f7f9 fc75 	bl	8000b14 <__aeabi_dcmpge>
 800722a:	9e03      	ldr	r6, [sp, #12]
 800722c:	4637      	mov	r7, r6
 800722e:	2800      	cmp	r0, #0
 8007230:	f040 8245 	bne.w	80076be <_dtoa_r+0x93e>
 8007234:	9d01      	ldr	r5, [sp, #4]
 8007236:	2331      	movs	r3, #49	; 0x31
 8007238:	f805 3b01 	strb.w	r3, [r5], #1
 800723c:	9b00      	ldr	r3, [sp, #0]
 800723e:	3301      	adds	r3, #1
 8007240:	9300      	str	r3, [sp, #0]
 8007242:	e240      	b.n	80076c6 <_dtoa_r+0x946>
 8007244:	07f2      	lsls	r2, r6, #31
 8007246:	d505      	bpl.n	8007254 <_dtoa_r+0x4d4>
 8007248:	e9d7 2300 	ldrd	r2, r3, [r7]
 800724c:	f7f9 f9dc 	bl	8000608 <__aeabi_dmul>
 8007250:	3501      	adds	r5, #1
 8007252:	2301      	movs	r3, #1
 8007254:	1076      	asrs	r6, r6, #1
 8007256:	3708      	adds	r7, #8
 8007258:	e777      	b.n	800714a <_dtoa_r+0x3ca>
 800725a:	2502      	movs	r5, #2
 800725c:	e779      	b.n	8007152 <_dtoa_r+0x3d2>
 800725e:	9f00      	ldr	r7, [sp, #0]
 8007260:	9e03      	ldr	r6, [sp, #12]
 8007262:	e794      	b.n	800718e <_dtoa_r+0x40e>
 8007264:	9901      	ldr	r1, [sp, #4]
 8007266:	4b4c      	ldr	r3, [pc, #304]	; (8007398 <_dtoa_r+0x618>)
 8007268:	4431      	add	r1, r6
 800726a:	910d      	str	r1, [sp, #52]	; 0x34
 800726c:	9908      	ldr	r1, [sp, #32]
 800726e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007272:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007276:	2900      	cmp	r1, #0
 8007278:	d043      	beq.n	8007302 <_dtoa_r+0x582>
 800727a:	494d      	ldr	r1, [pc, #308]	; (80073b0 <_dtoa_r+0x630>)
 800727c:	2000      	movs	r0, #0
 800727e:	f7f9 faed 	bl	800085c <__aeabi_ddiv>
 8007282:	4652      	mov	r2, sl
 8007284:	465b      	mov	r3, fp
 8007286:	f7f9 f807 	bl	8000298 <__aeabi_dsub>
 800728a:	9d01      	ldr	r5, [sp, #4]
 800728c:	4682      	mov	sl, r0
 800728e:	468b      	mov	fp, r1
 8007290:	4649      	mov	r1, r9
 8007292:	4640      	mov	r0, r8
 8007294:	f7f9 fc68 	bl	8000b68 <__aeabi_d2iz>
 8007298:	4606      	mov	r6, r0
 800729a:	f7f9 f94b 	bl	8000534 <__aeabi_i2d>
 800729e:	4602      	mov	r2, r0
 80072a0:	460b      	mov	r3, r1
 80072a2:	4640      	mov	r0, r8
 80072a4:	4649      	mov	r1, r9
 80072a6:	f7f8 fff7 	bl	8000298 <__aeabi_dsub>
 80072aa:	3630      	adds	r6, #48	; 0x30
 80072ac:	f805 6b01 	strb.w	r6, [r5], #1
 80072b0:	4652      	mov	r2, sl
 80072b2:	465b      	mov	r3, fp
 80072b4:	4680      	mov	r8, r0
 80072b6:	4689      	mov	r9, r1
 80072b8:	f7f9 fc18 	bl	8000aec <__aeabi_dcmplt>
 80072bc:	2800      	cmp	r0, #0
 80072be:	d163      	bne.n	8007388 <_dtoa_r+0x608>
 80072c0:	4642      	mov	r2, r8
 80072c2:	464b      	mov	r3, r9
 80072c4:	4936      	ldr	r1, [pc, #216]	; (80073a0 <_dtoa_r+0x620>)
 80072c6:	2000      	movs	r0, #0
 80072c8:	f7f8 ffe6 	bl	8000298 <__aeabi_dsub>
 80072cc:	4652      	mov	r2, sl
 80072ce:	465b      	mov	r3, fp
 80072d0:	f7f9 fc0c 	bl	8000aec <__aeabi_dcmplt>
 80072d4:	2800      	cmp	r0, #0
 80072d6:	f040 80b5 	bne.w	8007444 <_dtoa_r+0x6c4>
 80072da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80072dc:	429d      	cmp	r5, r3
 80072de:	d081      	beq.n	80071e4 <_dtoa_r+0x464>
 80072e0:	4b30      	ldr	r3, [pc, #192]	; (80073a4 <_dtoa_r+0x624>)
 80072e2:	2200      	movs	r2, #0
 80072e4:	4650      	mov	r0, sl
 80072e6:	4659      	mov	r1, fp
 80072e8:	f7f9 f98e 	bl	8000608 <__aeabi_dmul>
 80072ec:	4b2d      	ldr	r3, [pc, #180]	; (80073a4 <_dtoa_r+0x624>)
 80072ee:	4682      	mov	sl, r0
 80072f0:	468b      	mov	fp, r1
 80072f2:	4640      	mov	r0, r8
 80072f4:	4649      	mov	r1, r9
 80072f6:	2200      	movs	r2, #0
 80072f8:	f7f9 f986 	bl	8000608 <__aeabi_dmul>
 80072fc:	4680      	mov	r8, r0
 80072fe:	4689      	mov	r9, r1
 8007300:	e7c6      	b.n	8007290 <_dtoa_r+0x510>
 8007302:	4650      	mov	r0, sl
 8007304:	4659      	mov	r1, fp
 8007306:	f7f9 f97f 	bl	8000608 <__aeabi_dmul>
 800730a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800730c:	9d01      	ldr	r5, [sp, #4]
 800730e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007310:	4682      	mov	sl, r0
 8007312:	468b      	mov	fp, r1
 8007314:	4649      	mov	r1, r9
 8007316:	4640      	mov	r0, r8
 8007318:	f7f9 fc26 	bl	8000b68 <__aeabi_d2iz>
 800731c:	4606      	mov	r6, r0
 800731e:	f7f9 f909 	bl	8000534 <__aeabi_i2d>
 8007322:	3630      	adds	r6, #48	; 0x30
 8007324:	4602      	mov	r2, r0
 8007326:	460b      	mov	r3, r1
 8007328:	4640      	mov	r0, r8
 800732a:	4649      	mov	r1, r9
 800732c:	f7f8 ffb4 	bl	8000298 <__aeabi_dsub>
 8007330:	f805 6b01 	strb.w	r6, [r5], #1
 8007334:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007336:	429d      	cmp	r5, r3
 8007338:	4680      	mov	r8, r0
 800733a:	4689      	mov	r9, r1
 800733c:	f04f 0200 	mov.w	r2, #0
 8007340:	d124      	bne.n	800738c <_dtoa_r+0x60c>
 8007342:	4b1b      	ldr	r3, [pc, #108]	; (80073b0 <_dtoa_r+0x630>)
 8007344:	4650      	mov	r0, sl
 8007346:	4659      	mov	r1, fp
 8007348:	f7f8 ffa8 	bl	800029c <__adddf3>
 800734c:	4602      	mov	r2, r0
 800734e:	460b      	mov	r3, r1
 8007350:	4640      	mov	r0, r8
 8007352:	4649      	mov	r1, r9
 8007354:	f7f9 fbe8 	bl	8000b28 <__aeabi_dcmpgt>
 8007358:	2800      	cmp	r0, #0
 800735a:	d173      	bne.n	8007444 <_dtoa_r+0x6c4>
 800735c:	4652      	mov	r2, sl
 800735e:	465b      	mov	r3, fp
 8007360:	4913      	ldr	r1, [pc, #76]	; (80073b0 <_dtoa_r+0x630>)
 8007362:	2000      	movs	r0, #0
 8007364:	f7f8 ff98 	bl	8000298 <__aeabi_dsub>
 8007368:	4602      	mov	r2, r0
 800736a:	460b      	mov	r3, r1
 800736c:	4640      	mov	r0, r8
 800736e:	4649      	mov	r1, r9
 8007370:	f7f9 fbbc 	bl	8000aec <__aeabi_dcmplt>
 8007374:	2800      	cmp	r0, #0
 8007376:	f43f af35 	beq.w	80071e4 <_dtoa_r+0x464>
 800737a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800737c:	1e6b      	subs	r3, r5, #1
 800737e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007380:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007384:	2b30      	cmp	r3, #48	; 0x30
 8007386:	d0f8      	beq.n	800737a <_dtoa_r+0x5fa>
 8007388:	9700      	str	r7, [sp, #0]
 800738a:	e049      	b.n	8007420 <_dtoa_r+0x6a0>
 800738c:	4b05      	ldr	r3, [pc, #20]	; (80073a4 <_dtoa_r+0x624>)
 800738e:	f7f9 f93b 	bl	8000608 <__aeabi_dmul>
 8007392:	4680      	mov	r8, r0
 8007394:	4689      	mov	r9, r1
 8007396:	e7bd      	b.n	8007314 <_dtoa_r+0x594>
 8007398:	08009390 	.word	0x08009390
 800739c:	08009368 	.word	0x08009368
 80073a0:	3ff00000 	.word	0x3ff00000
 80073a4:	40240000 	.word	0x40240000
 80073a8:	401c0000 	.word	0x401c0000
 80073ac:	40140000 	.word	0x40140000
 80073b0:	3fe00000 	.word	0x3fe00000
 80073b4:	9d01      	ldr	r5, [sp, #4]
 80073b6:	4656      	mov	r6, sl
 80073b8:	465f      	mov	r7, fp
 80073ba:	4642      	mov	r2, r8
 80073bc:	464b      	mov	r3, r9
 80073be:	4630      	mov	r0, r6
 80073c0:	4639      	mov	r1, r7
 80073c2:	f7f9 fa4b 	bl	800085c <__aeabi_ddiv>
 80073c6:	f7f9 fbcf 	bl	8000b68 <__aeabi_d2iz>
 80073ca:	4682      	mov	sl, r0
 80073cc:	f7f9 f8b2 	bl	8000534 <__aeabi_i2d>
 80073d0:	4642      	mov	r2, r8
 80073d2:	464b      	mov	r3, r9
 80073d4:	f7f9 f918 	bl	8000608 <__aeabi_dmul>
 80073d8:	4602      	mov	r2, r0
 80073da:	460b      	mov	r3, r1
 80073dc:	4630      	mov	r0, r6
 80073de:	4639      	mov	r1, r7
 80073e0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80073e4:	f7f8 ff58 	bl	8000298 <__aeabi_dsub>
 80073e8:	f805 6b01 	strb.w	r6, [r5], #1
 80073ec:	9e01      	ldr	r6, [sp, #4]
 80073ee:	9f03      	ldr	r7, [sp, #12]
 80073f0:	1bae      	subs	r6, r5, r6
 80073f2:	42b7      	cmp	r7, r6
 80073f4:	4602      	mov	r2, r0
 80073f6:	460b      	mov	r3, r1
 80073f8:	d135      	bne.n	8007466 <_dtoa_r+0x6e6>
 80073fa:	f7f8 ff4f 	bl	800029c <__adddf3>
 80073fe:	4642      	mov	r2, r8
 8007400:	464b      	mov	r3, r9
 8007402:	4606      	mov	r6, r0
 8007404:	460f      	mov	r7, r1
 8007406:	f7f9 fb8f 	bl	8000b28 <__aeabi_dcmpgt>
 800740a:	b9d0      	cbnz	r0, 8007442 <_dtoa_r+0x6c2>
 800740c:	4642      	mov	r2, r8
 800740e:	464b      	mov	r3, r9
 8007410:	4630      	mov	r0, r6
 8007412:	4639      	mov	r1, r7
 8007414:	f7f9 fb60 	bl	8000ad8 <__aeabi_dcmpeq>
 8007418:	b110      	cbz	r0, 8007420 <_dtoa_r+0x6a0>
 800741a:	f01a 0f01 	tst.w	sl, #1
 800741e:	d110      	bne.n	8007442 <_dtoa_r+0x6c2>
 8007420:	4620      	mov	r0, r4
 8007422:	ee18 1a10 	vmov	r1, s16
 8007426:	f000 faf3 	bl	8007a10 <_Bfree>
 800742a:	2300      	movs	r3, #0
 800742c:	9800      	ldr	r0, [sp, #0]
 800742e:	702b      	strb	r3, [r5, #0]
 8007430:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007432:	3001      	adds	r0, #1
 8007434:	6018      	str	r0, [r3, #0]
 8007436:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007438:	2b00      	cmp	r3, #0
 800743a:	f43f acf1 	beq.w	8006e20 <_dtoa_r+0xa0>
 800743e:	601d      	str	r5, [r3, #0]
 8007440:	e4ee      	b.n	8006e20 <_dtoa_r+0xa0>
 8007442:	9f00      	ldr	r7, [sp, #0]
 8007444:	462b      	mov	r3, r5
 8007446:	461d      	mov	r5, r3
 8007448:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800744c:	2a39      	cmp	r2, #57	; 0x39
 800744e:	d106      	bne.n	800745e <_dtoa_r+0x6de>
 8007450:	9a01      	ldr	r2, [sp, #4]
 8007452:	429a      	cmp	r2, r3
 8007454:	d1f7      	bne.n	8007446 <_dtoa_r+0x6c6>
 8007456:	9901      	ldr	r1, [sp, #4]
 8007458:	2230      	movs	r2, #48	; 0x30
 800745a:	3701      	adds	r7, #1
 800745c:	700a      	strb	r2, [r1, #0]
 800745e:	781a      	ldrb	r2, [r3, #0]
 8007460:	3201      	adds	r2, #1
 8007462:	701a      	strb	r2, [r3, #0]
 8007464:	e790      	b.n	8007388 <_dtoa_r+0x608>
 8007466:	4ba6      	ldr	r3, [pc, #664]	; (8007700 <_dtoa_r+0x980>)
 8007468:	2200      	movs	r2, #0
 800746a:	f7f9 f8cd 	bl	8000608 <__aeabi_dmul>
 800746e:	2200      	movs	r2, #0
 8007470:	2300      	movs	r3, #0
 8007472:	4606      	mov	r6, r0
 8007474:	460f      	mov	r7, r1
 8007476:	f7f9 fb2f 	bl	8000ad8 <__aeabi_dcmpeq>
 800747a:	2800      	cmp	r0, #0
 800747c:	d09d      	beq.n	80073ba <_dtoa_r+0x63a>
 800747e:	e7cf      	b.n	8007420 <_dtoa_r+0x6a0>
 8007480:	9a08      	ldr	r2, [sp, #32]
 8007482:	2a00      	cmp	r2, #0
 8007484:	f000 80d7 	beq.w	8007636 <_dtoa_r+0x8b6>
 8007488:	9a06      	ldr	r2, [sp, #24]
 800748a:	2a01      	cmp	r2, #1
 800748c:	f300 80ba 	bgt.w	8007604 <_dtoa_r+0x884>
 8007490:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007492:	2a00      	cmp	r2, #0
 8007494:	f000 80b2 	beq.w	80075fc <_dtoa_r+0x87c>
 8007498:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800749c:	9e07      	ldr	r6, [sp, #28]
 800749e:	9d04      	ldr	r5, [sp, #16]
 80074a0:	9a04      	ldr	r2, [sp, #16]
 80074a2:	441a      	add	r2, r3
 80074a4:	9204      	str	r2, [sp, #16]
 80074a6:	9a05      	ldr	r2, [sp, #20]
 80074a8:	2101      	movs	r1, #1
 80074aa:	441a      	add	r2, r3
 80074ac:	4620      	mov	r0, r4
 80074ae:	9205      	str	r2, [sp, #20]
 80074b0:	f000 fb66 	bl	8007b80 <__i2b>
 80074b4:	4607      	mov	r7, r0
 80074b6:	2d00      	cmp	r5, #0
 80074b8:	dd0c      	ble.n	80074d4 <_dtoa_r+0x754>
 80074ba:	9b05      	ldr	r3, [sp, #20]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	dd09      	ble.n	80074d4 <_dtoa_r+0x754>
 80074c0:	42ab      	cmp	r3, r5
 80074c2:	9a04      	ldr	r2, [sp, #16]
 80074c4:	bfa8      	it	ge
 80074c6:	462b      	movge	r3, r5
 80074c8:	1ad2      	subs	r2, r2, r3
 80074ca:	9204      	str	r2, [sp, #16]
 80074cc:	9a05      	ldr	r2, [sp, #20]
 80074ce:	1aed      	subs	r5, r5, r3
 80074d0:	1ad3      	subs	r3, r2, r3
 80074d2:	9305      	str	r3, [sp, #20]
 80074d4:	9b07      	ldr	r3, [sp, #28]
 80074d6:	b31b      	cbz	r3, 8007520 <_dtoa_r+0x7a0>
 80074d8:	9b08      	ldr	r3, [sp, #32]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	f000 80af 	beq.w	800763e <_dtoa_r+0x8be>
 80074e0:	2e00      	cmp	r6, #0
 80074e2:	dd13      	ble.n	800750c <_dtoa_r+0x78c>
 80074e4:	4639      	mov	r1, r7
 80074e6:	4632      	mov	r2, r6
 80074e8:	4620      	mov	r0, r4
 80074ea:	f000 fc09 	bl	8007d00 <__pow5mult>
 80074ee:	ee18 2a10 	vmov	r2, s16
 80074f2:	4601      	mov	r1, r0
 80074f4:	4607      	mov	r7, r0
 80074f6:	4620      	mov	r0, r4
 80074f8:	f000 fb58 	bl	8007bac <__multiply>
 80074fc:	ee18 1a10 	vmov	r1, s16
 8007500:	4680      	mov	r8, r0
 8007502:	4620      	mov	r0, r4
 8007504:	f000 fa84 	bl	8007a10 <_Bfree>
 8007508:	ee08 8a10 	vmov	s16, r8
 800750c:	9b07      	ldr	r3, [sp, #28]
 800750e:	1b9a      	subs	r2, r3, r6
 8007510:	d006      	beq.n	8007520 <_dtoa_r+0x7a0>
 8007512:	ee18 1a10 	vmov	r1, s16
 8007516:	4620      	mov	r0, r4
 8007518:	f000 fbf2 	bl	8007d00 <__pow5mult>
 800751c:	ee08 0a10 	vmov	s16, r0
 8007520:	2101      	movs	r1, #1
 8007522:	4620      	mov	r0, r4
 8007524:	f000 fb2c 	bl	8007b80 <__i2b>
 8007528:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800752a:	2b00      	cmp	r3, #0
 800752c:	4606      	mov	r6, r0
 800752e:	f340 8088 	ble.w	8007642 <_dtoa_r+0x8c2>
 8007532:	461a      	mov	r2, r3
 8007534:	4601      	mov	r1, r0
 8007536:	4620      	mov	r0, r4
 8007538:	f000 fbe2 	bl	8007d00 <__pow5mult>
 800753c:	9b06      	ldr	r3, [sp, #24]
 800753e:	2b01      	cmp	r3, #1
 8007540:	4606      	mov	r6, r0
 8007542:	f340 8081 	ble.w	8007648 <_dtoa_r+0x8c8>
 8007546:	f04f 0800 	mov.w	r8, #0
 800754a:	6933      	ldr	r3, [r6, #16]
 800754c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007550:	6918      	ldr	r0, [r3, #16]
 8007552:	f000 fac5 	bl	8007ae0 <__hi0bits>
 8007556:	f1c0 0020 	rsb	r0, r0, #32
 800755a:	9b05      	ldr	r3, [sp, #20]
 800755c:	4418      	add	r0, r3
 800755e:	f010 001f 	ands.w	r0, r0, #31
 8007562:	f000 8092 	beq.w	800768a <_dtoa_r+0x90a>
 8007566:	f1c0 0320 	rsb	r3, r0, #32
 800756a:	2b04      	cmp	r3, #4
 800756c:	f340 808a 	ble.w	8007684 <_dtoa_r+0x904>
 8007570:	f1c0 001c 	rsb	r0, r0, #28
 8007574:	9b04      	ldr	r3, [sp, #16]
 8007576:	4403      	add	r3, r0
 8007578:	9304      	str	r3, [sp, #16]
 800757a:	9b05      	ldr	r3, [sp, #20]
 800757c:	4403      	add	r3, r0
 800757e:	4405      	add	r5, r0
 8007580:	9305      	str	r3, [sp, #20]
 8007582:	9b04      	ldr	r3, [sp, #16]
 8007584:	2b00      	cmp	r3, #0
 8007586:	dd07      	ble.n	8007598 <_dtoa_r+0x818>
 8007588:	ee18 1a10 	vmov	r1, s16
 800758c:	461a      	mov	r2, r3
 800758e:	4620      	mov	r0, r4
 8007590:	f000 fc10 	bl	8007db4 <__lshift>
 8007594:	ee08 0a10 	vmov	s16, r0
 8007598:	9b05      	ldr	r3, [sp, #20]
 800759a:	2b00      	cmp	r3, #0
 800759c:	dd05      	ble.n	80075aa <_dtoa_r+0x82a>
 800759e:	4631      	mov	r1, r6
 80075a0:	461a      	mov	r2, r3
 80075a2:	4620      	mov	r0, r4
 80075a4:	f000 fc06 	bl	8007db4 <__lshift>
 80075a8:	4606      	mov	r6, r0
 80075aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d06e      	beq.n	800768e <_dtoa_r+0x90e>
 80075b0:	ee18 0a10 	vmov	r0, s16
 80075b4:	4631      	mov	r1, r6
 80075b6:	f000 fc6d 	bl	8007e94 <__mcmp>
 80075ba:	2800      	cmp	r0, #0
 80075bc:	da67      	bge.n	800768e <_dtoa_r+0x90e>
 80075be:	9b00      	ldr	r3, [sp, #0]
 80075c0:	3b01      	subs	r3, #1
 80075c2:	ee18 1a10 	vmov	r1, s16
 80075c6:	9300      	str	r3, [sp, #0]
 80075c8:	220a      	movs	r2, #10
 80075ca:	2300      	movs	r3, #0
 80075cc:	4620      	mov	r0, r4
 80075ce:	f000 fa41 	bl	8007a54 <__multadd>
 80075d2:	9b08      	ldr	r3, [sp, #32]
 80075d4:	ee08 0a10 	vmov	s16, r0
 80075d8:	2b00      	cmp	r3, #0
 80075da:	f000 81b1 	beq.w	8007940 <_dtoa_r+0xbc0>
 80075de:	2300      	movs	r3, #0
 80075e0:	4639      	mov	r1, r7
 80075e2:	220a      	movs	r2, #10
 80075e4:	4620      	mov	r0, r4
 80075e6:	f000 fa35 	bl	8007a54 <__multadd>
 80075ea:	9b02      	ldr	r3, [sp, #8]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	4607      	mov	r7, r0
 80075f0:	f300 808e 	bgt.w	8007710 <_dtoa_r+0x990>
 80075f4:	9b06      	ldr	r3, [sp, #24]
 80075f6:	2b02      	cmp	r3, #2
 80075f8:	dc51      	bgt.n	800769e <_dtoa_r+0x91e>
 80075fa:	e089      	b.n	8007710 <_dtoa_r+0x990>
 80075fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80075fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007602:	e74b      	b.n	800749c <_dtoa_r+0x71c>
 8007604:	9b03      	ldr	r3, [sp, #12]
 8007606:	1e5e      	subs	r6, r3, #1
 8007608:	9b07      	ldr	r3, [sp, #28]
 800760a:	42b3      	cmp	r3, r6
 800760c:	bfbf      	itttt	lt
 800760e:	9b07      	ldrlt	r3, [sp, #28]
 8007610:	9607      	strlt	r6, [sp, #28]
 8007612:	1af2      	sublt	r2, r6, r3
 8007614:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007616:	bfb6      	itet	lt
 8007618:	189b      	addlt	r3, r3, r2
 800761a:	1b9e      	subge	r6, r3, r6
 800761c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800761e:	9b03      	ldr	r3, [sp, #12]
 8007620:	bfb8      	it	lt
 8007622:	2600      	movlt	r6, #0
 8007624:	2b00      	cmp	r3, #0
 8007626:	bfb7      	itett	lt
 8007628:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800762c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007630:	1a9d      	sublt	r5, r3, r2
 8007632:	2300      	movlt	r3, #0
 8007634:	e734      	b.n	80074a0 <_dtoa_r+0x720>
 8007636:	9e07      	ldr	r6, [sp, #28]
 8007638:	9d04      	ldr	r5, [sp, #16]
 800763a:	9f08      	ldr	r7, [sp, #32]
 800763c:	e73b      	b.n	80074b6 <_dtoa_r+0x736>
 800763e:	9a07      	ldr	r2, [sp, #28]
 8007640:	e767      	b.n	8007512 <_dtoa_r+0x792>
 8007642:	9b06      	ldr	r3, [sp, #24]
 8007644:	2b01      	cmp	r3, #1
 8007646:	dc18      	bgt.n	800767a <_dtoa_r+0x8fa>
 8007648:	f1ba 0f00 	cmp.w	sl, #0
 800764c:	d115      	bne.n	800767a <_dtoa_r+0x8fa>
 800764e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007652:	b993      	cbnz	r3, 800767a <_dtoa_r+0x8fa>
 8007654:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007658:	0d1b      	lsrs	r3, r3, #20
 800765a:	051b      	lsls	r3, r3, #20
 800765c:	b183      	cbz	r3, 8007680 <_dtoa_r+0x900>
 800765e:	9b04      	ldr	r3, [sp, #16]
 8007660:	3301      	adds	r3, #1
 8007662:	9304      	str	r3, [sp, #16]
 8007664:	9b05      	ldr	r3, [sp, #20]
 8007666:	3301      	adds	r3, #1
 8007668:	9305      	str	r3, [sp, #20]
 800766a:	f04f 0801 	mov.w	r8, #1
 800766e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007670:	2b00      	cmp	r3, #0
 8007672:	f47f af6a 	bne.w	800754a <_dtoa_r+0x7ca>
 8007676:	2001      	movs	r0, #1
 8007678:	e76f      	b.n	800755a <_dtoa_r+0x7da>
 800767a:	f04f 0800 	mov.w	r8, #0
 800767e:	e7f6      	b.n	800766e <_dtoa_r+0x8ee>
 8007680:	4698      	mov	r8, r3
 8007682:	e7f4      	b.n	800766e <_dtoa_r+0x8ee>
 8007684:	f43f af7d 	beq.w	8007582 <_dtoa_r+0x802>
 8007688:	4618      	mov	r0, r3
 800768a:	301c      	adds	r0, #28
 800768c:	e772      	b.n	8007574 <_dtoa_r+0x7f4>
 800768e:	9b03      	ldr	r3, [sp, #12]
 8007690:	2b00      	cmp	r3, #0
 8007692:	dc37      	bgt.n	8007704 <_dtoa_r+0x984>
 8007694:	9b06      	ldr	r3, [sp, #24]
 8007696:	2b02      	cmp	r3, #2
 8007698:	dd34      	ble.n	8007704 <_dtoa_r+0x984>
 800769a:	9b03      	ldr	r3, [sp, #12]
 800769c:	9302      	str	r3, [sp, #8]
 800769e:	9b02      	ldr	r3, [sp, #8]
 80076a0:	b96b      	cbnz	r3, 80076be <_dtoa_r+0x93e>
 80076a2:	4631      	mov	r1, r6
 80076a4:	2205      	movs	r2, #5
 80076a6:	4620      	mov	r0, r4
 80076a8:	f000 f9d4 	bl	8007a54 <__multadd>
 80076ac:	4601      	mov	r1, r0
 80076ae:	4606      	mov	r6, r0
 80076b0:	ee18 0a10 	vmov	r0, s16
 80076b4:	f000 fbee 	bl	8007e94 <__mcmp>
 80076b8:	2800      	cmp	r0, #0
 80076ba:	f73f adbb 	bgt.w	8007234 <_dtoa_r+0x4b4>
 80076be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076c0:	9d01      	ldr	r5, [sp, #4]
 80076c2:	43db      	mvns	r3, r3
 80076c4:	9300      	str	r3, [sp, #0]
 80076c6:	f04f 0800 	mov.w	r8, #0
 80076ca:	4631      	mov	r1, r6
 80076cc:	4620      	mov	r0, r4
 80076ce:	f000 f99f 	bl	8007a10 <_Bfree>
 80076d2:	2f00      	cmp	r7, #0
 80076d4:	f43f aea4 	beq.w	8007420 <_dtoa_r+0x6a0>
 80076d8:	f1b8 0f00 	cmp.w	r8, #0
 80076dc:	d005      	beq.n	80076ea <_dtoa_r+0x96a>
 80076de:	45b8      	cmp	r8, r7
 80076e0:	d003      	beq.n	80076ea <_dtoa_r+0x96a>
 80076e2:	4641      	mov	r1, r8
 80076e4:	4620      	mov	r0, r4
 80076e6:	f000 f993 	bl	8007a10 <_Bfree>
 80076ea:	4639      	mov	r1, r7
 80076ec:	4620      	mov	r0, r4
 80076ee:	f000 f98f 	bl	8007a10 <_Bfree>
 80076f2:	e695      	b.n	8007420 <_dtoa_r+0x6a0>
 80076f4:	2600      	movs	r6, #0
 80076f6:	4637      	mov	r7, r6
 80076f8:	e7e1      	b.n	80076be <_dtoa_r+0x93e>
 80076fa:	9700      	str	r7, [sp, #0]
 80076fc:	4637      	mov	r7, r6
 80076fe:	e599      	b.n	8007234 <_dtoa_r+0x4b4>
 8007700:	40240000 	.word	0x40240000
 8007704:	9b08      	ldr	r3, [sp, #32]
 8007706:	2b00      	cmp	r3, #0
 8007708:	f000 80ca 	beq.w	80078a0 <_dtoa_r+0xb20>
 800770c:	9b03      	ldr	r3, [sp, #12]
 800770e:	9302      	str	r3, [sp, #8]
 8007710:	2d00      	cmp	r5, #0
 8007712:	dd05      	ble.n	8007720 <_dtoa_r+0x9a0>
 8007714:	4639      	mov	r1, r7
 8007716:	462a      	mov	r2, r5
 8007718:	4620      	mov	r0, r4
 800771a:	f000 fb4b 	bl	8007db4 <__lshift>
 800771e:	4607      	mov	r7, r0
 8007720:	f1b8 0f00 	cmp.w	r8, #0
 8007724:	d05b      	beq.n	80077de <_dtoa_r+0xa5e>
 8007726:	6879      	ldr	r1, [r7, #4]
 8007728:	4620      	mov	r0, r4
 800772a:	f000 f931 	bl	8007990 <_Balloc>
 800772e:	4605      	mov	r5, r0
 8007730:	b928      	cbnz	r0, 800773e <_dtoa_r+0x9be>
 8007732:	4b87      	ldr	r3, [pc, #540]	; (8007950 <_dtoa_r+0xbd0>)
 8007734:	4602      	mov	r2, r0
 8007736:	f240 21ea 	movw	r1, #746	; 0x2ea
 800773a:	f7ff bb3b 	b.w	8006db4 <_dtoa_r+0x34>
 800773e:	693a      	ldr	r2, [r7, #16]
 8007740:	3202      	adds	r2, #2
 8007742:	0092      	lsls	r2, r2, #2
 8007744:	f107 010c 	add.w	r1, r7, #12
 8007748:	300c      	adds	r0, #12
 800774a:	f000 f913 	bl	8007974 <memcpy>
 800774e:	2201      	movs	r2, #1
 8007750:	4629      	mov	r1, r5
 8007752:	4620      	mov	r0, r4
 8007754:	f000 fb2e 	bl	8007db4 <__lshift>
 8007758:	9b01      	ldr	r3, [sp, #4]
 800775a:	f103 0901 	add.w	r9, r3, #1
 800775e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007762:	4413      	add	r3, r2
 8007764:	9305      	str	r3, [sp, #20]
 8007766:	f00a 0301 	and.w	r3, sl, #1
 800776a:	46b8      	mov	r8, r7
 800776c:	9304      	str	r3, [sp, #16]
 800776e:	4607      	mov	r7, r0
 8007770:	4631      	mov	r1, r6
 8007772:	ee18 0a10 	vmov	r0, s16
 8007776:	f7ff fa75 	bl	8006c64 <quorem>
 800777a:	4641      	mov	r1, r8
 800777c:	9002      	str	r0, [sp, #8]
 800777e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007782:	ee18 0a10 	vmov	r0, s16
 8007786:	f000 fb85 	bl	8007e94 <__mcmp>
 800778a:	463a      	mov	r2, r7
 800778c:	9003      	str	r0, [sp, #12]
 800778e:	4631      	mov	r1, r6
 8007790:	4620      	mov	r0, r4
 8007792:	f000 fb9b 	bl	8007ecc <__mdiff>
 8007796:	68c2      	ldr	r2, [r0, #12]
 8007798:	f109 3bff 	add.w	fp, r9, #4294967295
 800779c:	4605      	mov	r5, r0
 800779e:	bb02      	cbnz	r2, 80077e2 <_dtoa_r+0xa62>
 80077a0:	4601      	mov	r1, r0
 80077a2:	ee18 0a10 	vmov	r0, s16
 80077a6:	f000 fb75 	bl	8007e94 <__mcmp>
 80077aa:	4602      	mov	r2, r0
 80077ac:	4629      	mov	r1, r5
 80077ae:	4620      	mov	r0, r4
 80077b0:	9207      	str	r2, [sp, #28]
 80077b2:	f000 f92d 	bl	8007a10 <_Bfree>
 80077b6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80077ba:	ea43 0102 	orr.w	r1, r3, r2
 80077be:	9b04      	ldr	r3, [sp, #16]
 80077c0:	430b      	orrs	r3, r1
 80077c2:	464d      	mov	r5, r9
 80077c4:	d10f      	bne.n	80077e6 <_dtoa_r+0xa66>
 80077c6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80077ca:	d02a      	beq.n	8007822 <_dtoa_r+0xaa2>
 80077cc:	9b03      	ldr	r3, [sp, #12]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	dd02      	ble.n	80077d8 <_dtoa_r+0xa58>
 80077d2:	9b02      	ldr	r3, [sp, #8]
 80077d4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80077d8:	f88b a000 	strb.w	sl, [fp]
 80077dc:	e775      	b.n	80076ca <_dtoa_r+0x94a>
 80077de:	4638      	mov	r0, r7
 80077e0:	e7ba      	b.n	8007758 <_dtoa_r+0x9d8>
 80077e2:	2201      	movs	r2, #1
 80077e4:	e7e2      	b.n	80077ac <_dtoa_r+0xa2c>
 80077e6:	9b03      	ldr	r3, [sp, #12]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	db04      	blt.n	80077f6 <_dtoa_r+0xa76>
 80077ec:	9906      	ldr	r1, [sp, #24]
 80077ee:	430b      	orrs	r3, r1
 80077f0:	9904      	ldr	r1, [sp, #16]
 80077f2:	430b      	orrs	r3, r1
 80077f4:	d122      	bne.n	800783c <_dtoa_r+0xabc>
 80077f6:	2a00      	cmp	r2, #0
 80077f8:	ddee      	ble.n	80077d8 <_dtoa_r+0xa58>
 80077fa:	ee18 1a10 	vmov	r1, s16
 80077fe:	2201      	movs	r2, #1
 8007800:	4620      	mov	r0, r4
 8007802:	f000 fad7 	bl	8007db4 <__lshift>
 8007806:	4631      	mov	r1, r6
 8007808:	ee08 0a10 	vmov	s16, r0
 800780c:	f000 fb42 	bl	8007e94 <__mcmp>
 8007810:	2800      	cmp	r0, #0
 8007812:	dc03      	bgt.n	800781c <_dtoa_r+0xa9c>
 8007814:	d1e0      	bne.n	80077d8 <_dtoa_r+0xa58>
 8007816:	f01a 0f01 	tst.w	sl, #1
 800781a:	d0dd      	beq.n	80077d8 <_dtoa_r+0xa58>
 800781c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007820:	d1d7      	bne.n	80077d2 <_dtoa_r+0xa52>
 8007822:	2339      	movs	r3, #57	; 0x39
 8007824:	f88b 3000 	strb.w	r3, [fp]
 8007828:	462b      	mov	r3, r5
 800782a:	461d      	mov	r5, r3
 800782c:	3b01      	subs	r3, #1
 800782e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007832:	2a39      	cmp	r2, #57	; 0x39
 8007834:	d071      	beq.n	800791a <_dtoa_r+0xb9a>
 8007836:	3201      	adds	r2, #1
 8007838:	701a      	strb	r2, [r3, #0]
 800783a:	e746      	b.n	80076ca <_dtoa_r+0x94a>
 800783c:	2a00      	cmp	r2, #0
 800783e:	dd07      	ble.n	8007850 <_dtoa_r+0xad0>
 8007840:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007844:	d0ed      	beq.n	8007822 <_dtoa_r+0xaa2>
 8007846:	f10a 0301 	add.w	r3, sl, #1
 800784a:	f88b 3000 	strb.w	r3, [fp]
 800784e:	e73c      	b.n	80076ca <_dtoa_r+0x94a>
 8007850:	9b05      	ldr	r3, [sp, #20]
 8007852:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007856:	4599      	cmp	r9, r3
 8007858:	d047      	beq.n	80078ea <_dtoa_r+0xb6a>
 800785a:	ee18 1a10 	vmov	r1, s16
 800785e:	2300      	movs	r3, #0
 8007860:	220a      	movs	r2, #10
 8007862:	4620      	mov	r0, r4
 8007864:	f000 f8f6 	bl	8007a54 <__multadd>
 8007868:	45b8      	cmp	r8, r7
 800786a:	ee08 0a10 	vmov	s16, r0
 800786e:	f04f 0300 	mov.w	r3, #0
 8007872:	f04f 020a 	mov.w	r2, #10
 8007876:	4641      	mov	r1, r8
 8007878:	4620      	mov	r0, r4
 800787a:	d106      	bne.n	800788a <_dtoa_r+0xb0a>
 800787c:	f000 f8ea 	bl	8007a54 <__multadd>
 8007880:	4680      	mov	r8, r0
 8007882:	4607      	mov	r7, r0
 8007884:	f109 0901 	add.w	r9, r9, #1
 8007888:	e772      	b.n	8007770 <_dtoa_r+0x9f0>
 800788a:	f000 f8e3 	bl	8007a54 <__multadd>
 800788e:	4639      	mov	r1, r7
 8007890:	4680      	mov	r8, r0
 8007892:	2300      	movs	r3, #0
 8007894:	220a      	movs	r2, #10
 8007896:	4620      	mov	r0, r4
 8007898:	f000 f8dc 	bl	8007a54 <__multadd>
 800789c:	4607      	mov	r7, r0
 800789e:	e7f1      	b.n	8007884 <_dtoa_r+0xb04>
 80078a0:	9b03      	ldr	r3, [sp, #12]
 80078a2:	9302      	str	r3, [sp, #8]
 80078a4:	9d01      	ldr	r5, [sp, #4]
 80078a6:	ee18 0a10 	vmov	r0, s16
 80078aa:	4631      	mov	r1, r6
 80078ac:	f7ff f9da 	bl	8006c64 <quorem>
 80078b0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80078b4:	9b01      	ldr	r3, [sp, #4]
 80078b6:	f805 ab01 	strb.w	sl, [r5], #1
 80078ba:	1aea      	subs	r2, r5, r3
 80078bc:	9b02      	ldr	r3, [sp, #8]
 80078be:	4293      	cmp	r3, r2
 80078c0:	dd09      	ble.n	80078d6 <_dtoa_r+0xb56>
 80078c2:	ee18 1a10 	vmov	r1, s16
 80078c6:	2300      	movs	r3, #0
 80078c8:	220a      	movs	r2, #10
 80078ca:	4620      	mov	r0, r4
 80078cc:	f000 f8c2 	bl	8007a54 <__multadd>
 80078d0:	ee08 0a10 	vmov	s16, r0
 80078d4:	e7e7      	b.n	80078a6 <_dtoa_r+0xb26>
 80078d6:	9b02      	ldr	r3, [sp, #8]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	bfc8      	it	gt
 80078dc:	461d      	movgt	r5, r3
 80078de:	9b01      	ldr	r3, [sp, #4]
 80078e0:	bfd8      	it	le
 80078e2:	2501      	movle	r5, #1
 80078e4:	441d      	add	r5, r3
 80078e6:	f04f 0800 	mov.w	r8, #0
 80078ea:	ee18 1a10 	vmov	r1, s16
 80078ee:	2201      	movs	r2, #1
 80078f0:	4620      	mov	r0, r4
 80078f2:	f000 fa5f 	bl	8007db4 <__lshift>
 80078f6:	4631      	mov	r1, r6
 80078f8:	ee08 0a10 	vmov	s16, r0
 80078fc:	f000 faca 	bl	8007e94 <__mcmp>
 8007900:	2800      	cmp	r0, #0
 8007902:	dc91      	bgt.n	8007828 <_dtoa_r+0xaa8>
 8007904:	d102      	bne.n	800790c <_dtoa_r+0xb8c>
 8007906:	f01a 0f01 	tst.w	sl, #1
 800790a:	d18d      	bne.n	8007828 <_dtoa_r+0xaa8>
 800790c:	462b      	mov	r3, r5
 800790e:	461d      	mov	r5, r3
 8007910:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007914:	2a30      	cmp	r2, #48	; 0x30
 8007916:	d0fa      	beq.n	800790e <_dtoa_r+0xb8e>
 8007918:	e6d7      	b.n	80076ca <_dtoa_r+0x94a>
 800791a:	9a01      	ldr	r2, [sp, #4]
 800791c:	429a      	cmp	r2, r3
 800791e:	d184      	bne.n	800782a <_dtoa_r+0xaaa>
 8007920:	9b00      	ldr	r3, [sp, #0]
 8007922:	3301      	adds	r3, #1
 8007924:	9300      	str	r3, [sp, #0]
 8007926:	2331      	movs	r3, #49	; 0x31
 8007928:	7013      	strb	r3, [r2, #0]
 800792a:	e6ce      	b.n	80076ca <_dtoa_r+0x94a>
 800792c:	4b09      	ldr	r3, [pc, #36]	; (8007954 <_dtoa_r+0xbd4>)
 800792e:	f7ff ba95 	b.w	8006e5c <_dtoa_r+0xdc>
 8007932:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007934:	2b00      	cmp	r3, #0
 8007936:	f47f aa6e 	bne.w	8006e16 <_dtoa_r+0x96>
 800793a:	4b07      	ldr	r3, [pc, #28]	; (8007958 <_dtoa_r+0xbd8>)
 800793c:	f7ff ba8e 	b.w	8006e5c <_dtoa_r+0xdc>
 8007940:	9b02      	ldr	r3, [sp, #8]
 8007942:	2b00      	cmp	r3, #0
 8007944:	dcae      	bgt.n	80078a4 <_dtoa_r+0xb24>
 8007946:	9b06      	ldr	r3, [sp, #24]
 8007948:	2b02      	cmp	r3, #2
 800794a:	f73f aea8 	bgt.w	800769e <_dtoa_r+0x91e>
 800794e:	e7a9      	b.n	80078a4 <_dtoa_r+0xb24>
 8007950:	080092f7 	.word	0x080092f7
 8007954:	08009254 	.word	0x08009254
 8007958:	08009278 	.word	0x08009278

0800795c <_localeconv_r>:
 800795c:	4800      	ldr	r0, [pc, #0]	; (8007960 <_localeconv_r+0x4>)
 800795e:	4770      	bx	lr
 8007960:	20000160 	.word	0x20000160

08007964 <malloc>:
 8007964:	4b02      	ldr	r3, [pc, #8]	; (8007970 <malloc+0xc>)
 8007966:	4601      	mov	r1, r0
 8007968:	6818      	ldr	r0, [r3, #0]
 800796a:	f000 bc17 	b.w	800819c <_malloc_r>
 800796e:	bf00      	nop
 8007970:	2000000c 	.word	0x2000000c

08007974 <memcpy>:
 8007974:	440a      	add	r2, r1
 8007976:	4291      	cmp	r1, r2
 8007978:	f100 33ff 	add.w	r3, r0, #4294967295
 800797c:	d100      	bne.n	8007980 <memcpy+0xc>
 800797e:	4770      	bx	lr
 8007980:	b510      	push	{r4, lr}
 8007982:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007986:	f803 4f01 	strb.w	r4, [r3, #1]!
 800798a:	4291      	cmp	r1, r2
 800798c:	d1f9      	bne.n	8007982 <memcpy+0xe>
 800798e:	bd10      	pop	{r4, pc}

08007990 <_Balloc>:
 8007990:	b570      	push	{r4, r5, r6, lr}
 8007992:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007994:	4604      	mov	r4, r0
 8007996:	460d      	mov	r5, r1
 8007998:	b976      	cbnz	r6, 80079b8 <_Balloc+0x28>
 800799a:	2010      	movs	r0, #16
 800799c:	f7ff ffe2 	bl	8007964 <malloc>
 80079a0:	4602      	mov	r2, r0
 80079a2:	6260      	str	r0, [r4, #36]	; 0x24
 80079a4:	b920      	cbnz	r0, 80079b0 <_Balloc+0x20>
 80079a6:	4b18      	ldr	r3, [pc, #96]	; (8007a08 <_Balloc+0x78>)
 80079a8:	4818      	ldr	r0, [pc, #96]	; (8007a0c <_Balloc+0x7c>)
 80079aa:	2166      	movs	r1, #102	; 0x66
 80079ac:	f000 fdd6 	bl	800855c <__assert_func>
 80079b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80079b4:	6006      	str	r6, [r0, #0]
 80079b6:	60c6      	str	r6, [r0, #12]
 80079b8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80079ba:	68f3      	ldr	r3, [r6, #12]
 80079bc:	b183      	cbz	r3, 80079e0 <_Balloc+0x50>
 80079be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80079c0:	68db      	ldr	r3, [r3, #12]
 80079c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80079c6:	b9b8      	cbnz	r0, 80079f8 <_Balloc+0x68>
 80079c8:	2101      	movs	r1, #1
 80079ca:	fa01 f605 	lsl.w	r6, r1, r5
 80079ce:	1d72      	adds	r2, r6, #5
 80079d0:	0092      	lsls	r2, r2, #2
 80079d2:	4620      	mov	r0, r4
 80079d4:	f000 fb60 	bl	8008098 <_calloc_r>
 80079d8:	b160      	cbz	r0, 80079f4 <_Balloc+0x64>
 80079da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80079de:	e00e      	b.n	80079fe <_Balloc+0x6e>
 80079e0:	2221      	movs	r2, #33	; 0x21
 80079e2:	2104      	movs	r1, #4
 80079e4:	4620      	mov	r0, r4
 80079e6:	f000 fb57 	bl	8008098 <_calloc_r>
 80079ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80079ec:	60f0      	str	r0, [r6, #12]
 80079ee:	68db      	ldr	r3, [r3, #12]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d1e4      	bne.n	80079be <_Balloc+0x2e>
 80079f4:	2000      	movs	r0, #0
 80079f6:	bd70      	pop	{r4, r5, r6, pc}
 80079f8:	6802      	ldr	r2, [r0, #0]
 80079fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80079fe:	2300      	movs	r3, #0
 8007a00:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007a04:	e7f7      	b.n	80079f6 <_Balloc+0x66>
 8007a06:	bf00      	nop
 8007a08:	08009285 	.word	0x08009285
 8007a0c:	08009308 	.word	0x08009308

08007a10 <_Bfree>:
 8007a10:	b570      	push	{r4, r5, r6, lr}
 8007a12:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007a14:	4605      	mov	r5, r0
 8007a16:	460c      	mov	r4, r1
 8007a18:	b976      	cbnz	r6, 8007a38 <_Bfree+0x28>
 8007a1a:	2010      	movs	r0, #16
 8007a1c:	f7ff ffa2 	bl	8007964 <malloc>
 8007a20:	4602      	mov	r2, r0
 8007a22:	6268      	str	r0, [r5, #36]	; 0x24
 8007a24:	b920      	cbnz	r0, 8007a30 <_Bfree+0x20>
 8007a26:	4b09      	ldr	r3, [pc, #36]	; (8007a4c <_Bfree+0x3c>)
 8007a28:	4809      	ldr	r0, [pc, #36]	; (8007a50 <_Bfree+0x40>)
 8007a2a:	218a      	movs	r1, #138	; 0x8a
 8007a2c:	f000 fd96 	bl	800855c <__assert_func>
 8007a30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a34:	6006      	str	r6, [r0, #0]
 8007a36:	60c6      	str	r6, [r0, #12]
 8007a38:	b13c      	cbz	r4, 8007a4a <_Bfree+0x3a>
 8007a3a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007a3c:	6862      	ldr	r2, [r4, #4]
 8007a3e:	68db      	ldr	r3, [r3, #12]
 8007a40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007a44:	6021      	str	r1, [r4, #0]
 8007a46:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007a4a:	bd70      	pop	{r4, r5, r6, pc}
 8007a4c:	08009285 	.word	0x08009285
 8007a50:	08009308 	.word	0x08009308

08007a54 <__multadd>:
 8007a54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a58:	690d      	ldr	r5, [r1, #16]
 8007a5a:	4607      	mov	r7, r0
 8007a5c:	460c      	mov	r4, r1
 8007a5e:	461e      	mov	r6, r3
 8007a60:	f101 0c14 	add.w	ip, r1, #20
 8007a64:	2000      	movs	r0, #0
 8007a66:	f8dc 3000 	ldr.w	r3, [ip]
 8007a6a:	b299      	uxth	r1, r3
 8007a6c:	fb02 6101 	mla	r1, r2, r1, r6
 8007a70:	0c1e      	lsrs	r6, r3, #16
 8007a72:	0c0b      	lsrs	r3, r1, #16
 8007a74:	fb02 3306 	mla	r3, r2, r6, r3
 8007a78:	b289      	uxth	r1, r1
 8007a7a:	3001      	adds	r0, #1
 8007a7c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007a80:	4285      	cmp	r5, r0
 8007a82:	f84c 1b04 	str.w	r1, [ip], #4
 8007a86:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007a8a:	dcec      	bgt.n	8007a66 <__multadd+0x12>
 8007a8c:	b30e      	cbz	r6, 8007ad2 <__multadd+0x7e>
 8007a8e:	68a3      	ldr	r3, [r4, #8]
 8007a90:	42ab      	cmp	r3, r5
 8007a92:	dc19      	bgt.n	8007ac8 <__multadd+0x74>
 8007a94:	6861      	ldr	r1, [r4, #4]
 8007a96:	4638      	mov	r0, r7
 8007a98:	3101      	adds	r1, #1
 8007a9a:	f7ff ff79 	bl	8007990 <_Balloc>
 8007a9e:	4680      	mov	r8, r0
 8007aa0:	b928      	cbnz	r0, 8007aae <__multadd+0x5a>
 8007aa2:	4602      	mov	r2, r0
 8007aa4:	4b0c      	ldr	r3, [pc, #48]	; (8007ad8 <__multadd+0x84>)
 8007aa6:	480d      	ldr	r0, [pc, #52]	; (8007adc <__multadd+0x88>)
 8007aa8:	21b5      	movs	r1, #181	; 0xb5
 8007aaa:	f000 fd57 	bl	800855c <__assert_func>
 8007aae:	6922      	ldr	r2, [r4, #16]
 8007ab0:	3202      	adds	r2, #2
 8007ab2:	f104 010c 	add.w	r1, r4, #12
 8007ab6:	0092      	lsls	r2, r2, #2
 8007ab8:	300c      	adds	r0, #12
 8007aba:	f7ff ff5b 	bl	8007974 <memcpy>
 8007abe:	4621      	mov	r1, r4
 8007ac0:	4638      	mov	r0, r7
 8007ac2:	f7ff ffa5 	bl	8007a10 <_Bfree>
 8007ac6:	4644      	mov	r4, r8
 8007ac8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007acc:	3501      	adds	r5, #1
 8007ace:	615e      	str	r6, [r3, #20]
 8007ad0:	6125      	str	r5, [r4, #16]
 8007ad2:	4620      	mov	r0, r4
 8007ad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ad8:	080092f7 	.word	0x080092f7
 8007adc:	08009308 	.word	0x08009308

08007ae0 <__hi0bits>:
 8007ae0:	0c03      	lsrs	r3, r0, #16
 8007ae2:	041b      	lsls	r3, r3, #16
 8007ae4:	b9d3      	cbnz	r3, 8007b1c <__hi0bits+0x3c>
 8007ae6:	0400      	lsls	r0, r0, #16
 8007ae8:	2310      	movs	r3, #16
 8007aea:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007aee:	bf04      	itt	eq
 8007af0:	0200      	lsleq	r0, r0, #8
 8007af2:	3308      	addeq	r3, #8
 8007af4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007af8:	bf04      	itt	eq
 8007afa:	0100      	lsleq	r0, r0, #4
 8007afc:	3304      	addeq	r3, #4
 8007afe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007b02:	bf04      	itt	eq
 8007b04:	0080      	lsleq	r0, r0, #2
 8007b06:	3302      	addeq	r3, #2
 8007b08:	2800      	cmp	r0, #0
 8007b0a:	db05      	blt.n	8007b18 <__hi0bits+0x38>
 8007b0c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007b10:	f103 0301 	add.w	r3, r3, #1
 8007b14:	bf08      	it	eq
 8007b16:	2320      	moveq	r3, #32
 8007b18:	4618      	mov	r0, r3
 8007b1a:	4770      	bx	lr
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	e7e4      	b.n	8007aea <__hi0bits+0xa>

08007b20 <__lo0bits>:
 8007b20:	6803      	ldr	r3, [r0, #0]
 8007b22:	f013 0207 	ands.w	r2, r3, #7
 8007b26:	4601      	mov	r1, r0
 8007b28:	d00b      	beq.n	8007b42 <__lo0bits+0x22>
 8007b2a:	07da      	lsls	r2, r3, #31
 8007b2c:	d423      	bmi.n	8007b76 <__lo0bits+0x56>
 8007b2e:	0798      	lsls	r0, r3, #30
 8007b30:	bf49      	itett	mi
 8007b32:	085b      	lsrmi	r3, r3, #1
 8007b34:	089b      	lsrpl	r3, r3, #2
 8007b36:	2001      	movmi	r0, #1
 8007b38:	600b      	strmi	r3, [r1, #0]
 8007b3a:	bf5c      	itt	pl
 8007b3c:	600b      	strpl	r3, [r1, #0]
 8007b3e:	2002      	movpl	r0, #2
 8007b40:	4770      	bx	lr
 8007b42:	b298      	uxth	r0, r3
 8007b44:	b9a8      	cbnz	r0, 8007b72 <__lo0bits+0x52>
 8007b46:	0c1b      	lsrs	r3, r3, #16
 8007b48:	2010      	movs	r0, #16
 8007b4a:	b2da      	uxtb	r2, r3
 8007b4c:	b90a      	cbnz	r2, 8007b52 <__lo0bits+0x32>
 8007b4e:	3008      	adds	r0, #8
 8007b50:	0a1b      	lsrs	r3, r3, #8
 8007b52:	071a      	lsls	r2, r3, #28
 8007b54:	bf04      	itt	eq
 8007b56:	091b      	lsreq	r3, r3, #4
 8007b58:	3004      	addeq	r0, #4
 8007b5a:	079a      	lsls	r2, r3, #30
 8007b5c:	bf04      	itt	eq
 8007b5e:	089b      	lsreq	r3, r3, #2
 8007b60:	3002      	addeq	r0, #2
 8007b62:	07da      	lsls	r2, r3, #31
 8007b64:	d403      	bmi.n	8007b6e <__lo0bits+0x4e>
 8007b66:	085b      	lsrs	r3, r3, #1
 8007b68:	f100 0001 	add.w	r0, r0, #1
 8007b6c:	d005      	beq.n	8007b7a <__lo0bits+0x5a>
 8007b6e:	600b      	str	r3, [r1, #0]
 8007b70:	4770      	bx	lr
 8007b72:	4610      	mov	r0, r2
 8007b74:	e7e9      	b.n	8007b4a <__lo0bits+0x2a>
 8007b76:	2000      	movs	r0, #0
 8007b78:	4770      	bx	lr
 8007b7a:	2020      	movs	r0, #32
 8007b7c:	4770      	bx	lr
	...

08007b80 <__i2b>:
 8007b80:	b510      	push	{r4, lr}
 8007b82:	460c      	mov	r4, r1
 8007b84:	2101      	movs	r1, #1
 8007b86:	f7ff ff03 	bl	8007990 <_Balloc>
 8007b8a:	4602      	mov	r2, r0
 8007b8c:	b928      	cbnz	r0, 8007b9a <__i2b+0x1a>
 8007b8e:	4b05      	ldr	r3, [pc, #20]	; (8007ba4 <__i2b+0x24>)
 8007b90:	4805      	ldr	r0, [pc, #20]	; (8007ba8 <__i2b+0x28>)
 8007b92:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007b96:	f000 fce1 	bl	800855c <__assert_func>
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	6144      	str	r4, [r0, #20]
 8007b9e:	6103      	str	r3, [r0, #16]
 8007ba0:	bd10      	pop	{r4, pc}
 8007ba2:	bf00      	nop
 8007ba4:	080092f7 	.word	0x080092f7
 8007ba8:	08009308 	.word	0x08009308

08007bac <__multiply>:
 8007bac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bb0:	4691      	mov	r9, r2
 8007bb2:	690a      	ldr	r2, [r1, #16]
 8007bb4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007bb8:	429a      	cmp	r2, r3
 8007bba:	bfb8      	it	lt
 8007bbc:	460b      	movlt	r3, r1
 8007bbe:	460c      	mov	r4, r1
 8007bc0:	bfbc      	itt	lt
 8007bc2:	464c      	movlt	r4, r9
 8007bc4:	4699      	movlt	r9, r3
 8007bc6:	6927      	ldr	r7, [r4, #16]
 8007bc8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007bcc:	68a3      	ldr	r3, [r4, #8]
 8007bce:	6861      	ldr	r1, [r4, #4]
 8007bd0:	eb07 060a 	add.w	r6, r7, sl
 8007bd4:	42b3      	cmp	r3, r6
 8007bd6:	b085      	sub	sp, #20
 8007bd8:	bfb8      	it	lt
 8007bda:	3101      	addlt	r1, #1
 8007bdc:	f7ff fed8 	bl	8007990 <_Balloc>
 8007be0:	b930      	cbnz	r0, 8007bf0 <__multiply+0x44>
 8007be2:	4602      	mov	r2, r0
 8007be4:	4b44      	ldr	r3, [pc, #272]	; (8007cf8 <__multiply+0x14c>)
 8007be6:	4845      	ldr	r0, [pc, #276]	; (8007cfc <__multiply+0x150>)
 8007be8:	f240 115d 	movw	r1, #349	; 0x15d
 8007bec:	f000 fcb6 	bl	800855c <__assert_func>
 8007bf0:	f100 0514 	add.w	r5, r0, #20
 8007bf4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007bf8:	462b      	mov	r3, r5
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	4543      	cmp	r3, r8
 8007bfe:	d321      	bcc.n	8007c44 <__multiply+0x98>
 8007c00:	f104 0314 	add.w	r3, r4, #20
 8007c04:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007c08:	f109 0314 	add.w	r3, r9, #20
 8007c0c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007c10:	9202      	str	r2, [sp, #8]
 8007c12:	1b3a      	subs	r2, r7, r4
 8007c14:	3a15      	subs	r2, #21
 8007c16:	f022 0203 	bic.w	r2, r2, #3
 8007c1a:	3204      	adds	r2, #4
 8007c1c:	f104 0115 	add.w	r1, r4, #21
 8007c20:	428f      	cmp	r7, r1
 8007c22:	bf38      	it	cc
 8007c24:	2204      	movcc	r2, #4
 8007c26:	9201      	str	r2, [sp, #4]
 8007c28:	9a02      	ldr	r2, [sp, #8]
 8007c2a:	9303      	str	r3, [sp, #12]
 8007c2c:	429a      	cmp	r2, r3
 8007c2e:	d80c      	bhi.n	8007c4a <__multiply+0x9e>
 8007c30:	2e00      	cmp	r6, #0
 8007c32:	dd03      	ble.n	8007c3c <__multiply+0x90>
 8007c34:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d05a      	beq.n	8007cf2 <__multiply+0x146>
 8007c3c:	6106      	str	r6, [r0, #16]
 8007c3e:	b005      	add	sp, #20
 8007c40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c44:	f843 2b04 	str.w	r2, [r3], #4
 8007c48:	e7d8      	b.n	8007bfc <__multiply+0x50>
 8007c4a:	f8b3 a000 	ldrh.w	sl, [r3]
 8007c4e:	f1ba 0f00 	cmp.w	sl, #0
 8007c52:	d024      	beq.n	8007c9e <__multiply+0xf2>
 8007c54:	f104 0e14 	add.w	lr, r4, #20
 8007c58:	46a9      	mov	r9, r5
 8007c5a:	f04f 0c00 	mov.w	ip, #0
 8007c5e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007c62:	f8d9 1000 	ldr.w	r1, [r9]
 8007c66:	fa1f fb82 	uxth.w	fp, r2
 8007c6a:	b289      	uxth	r1, r1
 8007c6c:	fb0a 110b 	mla	r1, sl, fp, r1
 8007c70:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007c74:	f8d9 2000 	ldr.w	r2, [r9]
 8007c78:	4461      	add	r1, ip
 8007c7a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007c7e:	fb0a c20b 	mla	r2, sl, fp, ip
 8007c82:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007c86:	b289      	uxth	r1, r1
 8007c88:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007c8c:	4577      	cmp	r7, lr
 8007c8e:	f849 1b04 	str.w	r1, [r9], #4
 8007c92:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007c96:	d8e2      	bhi.n	8007c5e <__multiply+0xb2>
 8007c98:	9a01      	ldr	r2, [sp, #4]
 8007c9a:	f845 c002 	str.w	ip, [r5, r2]
 8007c9e:	9a03      	ldr	r2, [sp, #12]
 8007ca0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007ca4:	3304      	adds	r3, #4
 8007ca6:	f1b9 0f00 	cmp.w	r9, #0
 8007caa:	d020      	beq.n	8007cee <__multiply+0x142>
 8007cac:	6829      	ldr	r1, [r5, #0]
 8007cae:	f104 0c14 	add.w	ip, r4, #20
 8007cb2:	46ae      	mov	lr, r5
 8007cb4:	f04f 0a00 	mov.w	sl, #0
 8007cb8:	f8bc b000 	ldrh.w	fp, [ip]
 8007cbc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007cc0:	fb09 220b 	mla	r2, r9, fp, r2
 8007cc4:	4492      	add	sl, r2
 8007cc6:	b289      	uxth	r1, r1
 8007cc8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007ccc:	f84e 1b04 	str.w	r1, [lr], #4
 8007cd0:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007cd4:	f8be 1000 	ldrh.w	r1, [lr]
 8007cd8:	0c12      	lsrs	r2, r2, #16
 8007cda:	fb09 1102 	mla	r1, r9, r2, r1
 8007cde:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007ce2:	4567      	cmp	r7, ip
 8007ce4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007ce8:	d8e6      	bhi.n	8007cb8 <__multiply+0x10c>
 8007cea:	9a01      	ldr	r2, [sp, #4]
 8007cec:	50a9      	str	r1, [r5, r2]
 8007cee:	3504      	adds	r5, #4
 8007cf0:	e79a      	b.n	8007c28 <__multiply+0x7c>
 8007cf2:	3e01      	subs	r6, #1
 8007cf4:	e79c      	b.n	8007c30 <__multiply+0x84>
 8007cf6:	bf00      	nop
 8007cf8:	080092f7 	.word	0x080092f7
 8007cfc:	08009308 	.word	0x08009308

08007d00 <__pow5mult>:
 8007d00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d04:	4615      	mov	r5, r2
 8007d06:	f012 0203 	ands.w	r2, r2, #3
 8007d0a:	4606      	mov	r6, r0
 8007d0c:	460f      	mov	r7, r1
 8007d0e:	d007      	beq.n	8007d20 <__pow5mult+0x20>
 8007d10:	4c25      	ldr	r4, [pc, #148]	; (8007da8 <__pow5mult+0xa8>)
 8007d12:	3a01      	subs	r2, #1
 8007d14:	2300      	movs	r3, #0
 8007d16:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007d1a:	f7ff fe9b 	bl	8007a54 <__multadd>
 8007d1e:	4607      	mov	r7, r0
 8007d20:	10ad      	asrs	r5, r5, #2
 8007d22:	d03d      	beq.n	8007da0 <__pow5mult+0xa0>
 8007d24:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007d26:	b97c      	cbnz	r4, 8007d48 <__pow5mult+0x48>
 8007d28:	2010      	movs	r0, #16
 8007d2a:	f7ff fe1b 	bl	8007964 <malloc>
 8007d2e:	4602      	mov	r2, r0
 8007d30:	6270      	str	r0, [r6, #36]	; 0x24
 8007d32:	b928      	cbnz	r0, 8007d40 <__pow5mult+0x40>
 8007d34:	4b1d      	ldr	r3, [pc, #116]	; (8007dac <__pow5mult+0xac>)
 8007d36:	481e      	ldr	r0, [pc, #120]	; (8007db0 <__pow5mult+0xb0>)
 8007d38:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007d3c:	f000 fc0e 	bl	800855c <__assert_func>
 8007d40:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007d44:	6004      	str	r4, [r0, #0]
 8007d46:	60c4      	str	r4, [r0, #12]
 8007d48:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007d4c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007d50:	b94c      	cbnz	r4, 8007d66 <__pow5mult+0x66>
 8007d52:	f240 2171 	movw	r1, #625	; 0x271
 8007d56:	4630      	mov	r0, r6
 8007d58:	f7ff ff12 	bl	8007b80 <__i2b>
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007d62:	4604      	mov	r4, r0
 8007d64:	6003      	str	r3, [r0, #0]
 8007d66:	f04f 0900 	mov.w	r9, #0
 8007d6a:	07eb      	lsls	r3, r5, #31
 8007d6c:	d50a      	bpl.n	8007d84 <__pow5mult+0x84>
 8007d6e:	4639      	mov	r1, r7
 8007d70:	4622      	mov	r2, r4
 8007d72:	4630      	mov	r0, r6
 8007d74:	f7ff ff1a 	bl	8007bac <__multiply>
 8007d78:	4639      	mov	r1, r7
 8007d7a:	4680      	mov	r8, r0
 8007d7c:	4630      	mov	r0, r6
 8007d7e:	f7ff fe47 	bl	8007a10 <_Bfree>
 8007d82:	4647      	mov	r7, r8
 8007d84:	106d      	asrs	r5, r5, #1
 8007d86:	d00b      	beq.n	8007da0 <__pow5mult+0xa0>
 8007d88:	6820      	ldr	r0, [r4, #0]
 8007d8a:	b938      	cbnz	r0, 8007d9c <__pow5mult+0x9c>
 8007d8c:	4622      	mov	r2, r4
 8007d8e:	4621      	mov	r1, r4
 8007d90:	4630      	mov	r0, r6
 8007d92:	f7ff ff0b 	bl	8007bac <__multiply>
 8007d96:	6020      	str	r0, [r4, #0]
 8007d98:	f8c0 9000 	str.w	r9, [r0]
 8007d9c:	4604      	mov	r4, r0
 8007d9e:	e7e4      	b.n	8007d6a <__pow5mult+0x6a>
 8007da0:	4638      	mov	r0, r7
 8007da2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007da6:	bf00      	nop
 8007da8:	08009458 	.word	0x08009458
 8007dac:	08009285 	.word	0x08009285
 8007db0:	08009308 	.word	0x08009308

08007db4 <__lshift>:
 8007db4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007db8:	460c      	mov	r4, r1
 8007dba:	6849      	ldr	r1, [r1, #4]
 8007dbc:	6923      	ldr	r3, [r4, #16]
 8007dbe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007dc2:	68a3      	ldr	r3, [r4, #8]
 8007dc4:	4607      	mov	r7, r0
 8007dc6:	4691      	mov	r9, r2
 8007dc8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007dcc:	f108 0601 	add.w	r6, r8, #1
 8007dd0:	42b3      	cmp	r3, r6
 8007dd2:	db0b      	blt.n	8007dec <__lshift+0x38>
 8007dd4:	4638      	mov	r0, r7
 8007dd6:	f7ff fddb 	bl	8007990 <_Balloc>
 8007dda:	4605      	mov	r5, r0
 8007ddc:	b948      	cbnz	r0, 8007df2 <__lshift+0x3e>
 8007dde:	4602      	mov	r2, r0
 8007de0:	4b2a      	ldr	r3, [pc, #168]	; (8007e8c <__lshift+0xd8>)
 8007de2:	482b      	ldr	r0, [pc, #172]	; (8007e90 <__lshift+0xdc>)
 8007de4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007de8:	f000 fbb8 	bl	800855c <__assert_func>
 8007dec:	3101      	adds	r1, #1
 8007dee:	005b      	lsls	r3, r3, #1
 8007df0:	e7ee      	b.n	8007dd0 <__lshift+0x1c>
 8007df2:	2300      	movs	r3, #0
 8007df4:	f100 0114 	add.w	r1, r0, #20
 8007df8:	f100 0210 	add.w	r2, r0, #16
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	4553      	cmp	r3, sl
 8007e00:	db37      	blt.n	8007e72 <__lshift+0xbe>
 8007e02:	6920      	ldr	r0, [r4, #16]
 8007e04:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007e08:	f104 0314 	add.w	r3, r4, #20
 8007e0c:	f019 091f 	ands.w	r9, r9, #31
 8007e10:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007e14:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007e18:	d02f      	beq.n	8007e7a <__lshift+0xc6>
 8007e1a:	f1c9 0e20 	rsb	lr, r9, #32
 8007e1e:	468a      	mov	sl, r1
 8007e20:	f04f 0c00 	mov.w	ip, #0
 8007e24:	681a      	ldr	r2, [r3, #0]
 8007e26:	fa02 f209 	lsl.w	r2, r2, r9
 8007e2a:	ea42 020c 	orr.w	r2, r2, ip
 8007e2e:	f84a 2b04 	str.w	r2, [sl], #4
 8007e32:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e36:	4298      	cmp	r0, r3
 8007e38:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007e3c:	d8f2      	bhi.n	8007e24 <__lshift+0x70>
 8007e3e:	1b03      	subs	r3, r0, r4
 8007e40:	3b15      	subs	r3, #21
 8007e42:	f023 0303 	bic.w	r3, r3, #3
 8007e46:	3304      	adds	r3, #4
 8007e48:	f104 0215 	add.w	r2, r4, #21
 8007e4c:	4290      	cmp	r0, r2
 8007e4e:	bf38      	it	cc
 8007e50:	2304      	movcc	r3, #4
 8007e52:	f841 c003 	str.w	ip, [r1, r3]
 8007e56:	f1bc 0f00 	cmp.w	ip, #0
 8007e5a:	d001      	beq.n	8007e60 <__lshift+0xac>
 8007e5c:	f108 0602 	add.w	r6, r8, #2
 8007e60:	3e01      	subs	r6, #1
 8007e62:	4638      	mov	r0, r7
 8007e64:	612e      	str	r6, [r5, #16]
 8007e66:	4621      	mov	r1, r4
 8007e68:	f7ff fdd2 	bl	8007a10 <_Bfree>
 8007e6c:	4628      	mov	r0, r5
 8007e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e72:	f842 0f04 	str.w	r0, [r2, #4]!
 8007e76:	3301      	adds	r3, #1
 8007e78:	e7c1      	b.n	8007dfe <__lshift+0x4a>
 8007e7a:	3904      	subs	r1, #4
 8007e7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e80:	f841 2f04 	str.w	r2, [r1, #4]!
 8007e84:	4298      	cmp	r0, r3
 8007e86:	d8f9      	bhi.n	8007e7c <__lshift+0xc8>
 8007e88:	e7ea      	b.n	8007e60 <__lshift+0xac>
 8007e8a:	bf00      	nop
 8007e8c:	080092f7 	.word	0x080092f7
 8007e90:	08009308 	.word	0x08009308

08007e94 <__mcmp>:
 8007e94:	b530      	push	{r4, r5, lr}
 8007e96:	6902      	ldr	r2, [r0, #16]
 8007e98:	690c      	ldr	r4, [r1, #16]
 8007e9a:	1b12      	subs	r2, r2, r4
 8007e9c:	d10e      	bne.n	8007ebc <__mcmp+0x28>
 8007e9e:	f100 0314 	add.w	r3, r0, #20
 8007ea2:	3114      	adds	r1, #20
 8007ea4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007ea8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007eac:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007eb0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007eb4:	42a5      	cmp	r5, r4
 8007eb6:	d003      	beq.n	8007ec0 <__mcmp+0x2c>
 8007eb8:	d305      	bcc.n	8007ec6 <__mcmp+0x32>
 8007eba:	2201      	movs	r2, #1
 8007ebc:	4610      	mov	r0, r2
 8007ebe:	bd30      	pop	{r4, r5, pc}
 8007ec0:	4283      	cmp	r3, r0
 8007ec2:	d3f3      	bcc.n	8007eac <__mcmp+0x18>
 8007ec4:	e7fa      	b.n	8007ebc <__mcmp+0x28>
 8007ec6:	f04f 32ff 	mov.w	r2, #4294967295
 8007eca:	e7f7      	b.n	8007ebc <__mcmp+0x28>

08007ecc <__mdiff>:
 8007ecc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ed0:	460c      	mov	r4, r1
 8007ed2:	4606      	mov	r6, r0
 8007ed4:	4611      	mov	r1, r2
 8007ed6:	4620      	mov	r0, r4
 8007ed8:	4690      	mov	r8, r2
 8007eda:	f7ff ffdb 	bl	8007e94 <__mcmp>
 8007ede:	1e05      	subs	r5, r0, #0
 8007ee0:	d110      	bne.n	8007f04 <__mdiff+0x38>
 8007ee2:	4629      	mov	r1, r5
 8007ee4:	4630      	mov	r0, r6
 8007ee6:	f7ff fd53 	bl	8007990 <_Balloc>
 8007eea:	b930      	cbnz	r0, 8007efa <__mdiff+0x2e>
 8007eec:	4b3a      	ldr	r3, [pc, #232]	; (8007fd8 <__mdiff+0x10c>)
 8007eee:	4602      	mov	r2, r0
 8007ef0:	f240 2132 	movw	r1, #562	; 0x232
 8007ef4:	4839      	ldr	r0, [pc, #228]	; (8007fdc <__mdiff+0x110>)
 8007ef6:	f000 fb31 	bl	800855c <__assert_func>
 8007efa:	2301      	movs	r3, #1
 8007efc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007f00:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f04:	bfa4      	itt	ge
 8007f06:	4643      	movge	r3, r8
 8007f08:	46a0      	movge	r8, r4
 8007f0a:	4630      	mov	r0, r6
 8007f0c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007f10:	bfa6      	itte	ge
 8007f12:	461c      	movge	r4, r3
 8007f14:	2500      	movge	r5, #0
 8007f16:	2501      	movlt	r5, #1
 8007f18:	f7ff fd3a 	bl	8007990 <_Balloc>
 8007f1c:	b920      	cbnz	r0, 8007f28 <__mdiff+0x5c>
 8007f1e:	4b2e      	ldr	r3, [pc, #184]	; (8007fd8 <__mdiff+0x10c>)
 8007f20:	4602      	mov	r2, r0
 8007f22:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007f26:	e7e5      	b.n	8007ef4 <__mdiff+0x28>
 8007f28:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007f2c:	6926      	ldr	r6, [r4, #16]
 8007f2e:	60c5      	str	r5, [r0, #12]
 8007f30:	f104 0914 	add.w	r9, r4, #20
 8007f34:	f108 0514 	add.w	r5, r8, #20
 8007f38:	f100 0e14 	add.w	lr, r0, #20
 8007f3c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007f40:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007f44:	f108 0210 	add.w	r2, r8, #16
 8007f48:	46f2      	mov	sl, lr
 8007f4a:	2100      	movs	r1, #0
 8007f4c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007f50:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007f54:	fa1f f883 	uxth.w	r8, r3
 8007f58:	fa11 f18b 	uxtah	r1, r1, fp
 8007f5c:	0c1b      	lsrs	r3, r3, #16
 8007f5e:	eba1 0808 	sub.w	r8, r1, r8
 8007f62:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007f66:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007f6a:	fa1f f888 	uxth.w	r8, r8
 8007f6e:	1419      	asrs	r1, r3, #16
 8007f70:	454e      	cmp	r6, r9
 8007f72:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007f76:	f84a 3b04 	str.w	r3, [sl], #4
 8007f7a:	d8e7      	bhi.n	8007f4c <__mdiff+0x80>
 8007f7c:	1b33      	subs	r3, r6, r4
 8007f7e:	3b15      	subs	r3, #21
 8007f80:	f023 0303 	bic.w	r3, r3, #3
 8007f84:	3304      	adds	r3, #4
 8007f86:	3415      	adds	r4, #21
 8007f88:	42a6      	cmp	r6, r4
 8007f8a:	bf38      	it	cc
 8007f8c:	2304      	movcc	r3, #4
 8007f8e:	441d      	add	r5, r3
 8007f90:	4473      	add	r3, lr
 8007f92:	469e      	mov	lr, r3
 8007f94:	462e      	mov	r6, r5
 8007f96:	4566      	cmp	r6, ip
 8007f98:	d30e      	bcc.n	8007fb8 <__mdiff+0xec>
 8007f9a:	f10c 0203 	add.w	r2, ip, #3
 8007f9e:	1b52      	subs	r2, r2, r5
 8007fa0:	f022 0203 	bic.w	r2, r2, #3
 8007fa4:	3d03      	subs	r5, #3
 8007fa6:	45ac      	cmp	ip, r5
 8007fa8:	bf38      	it	cc
 8007faa:	2200      	movcc	r2, #0
 8007fac:	441a      	add	r2, r3
 8007fae:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007fb2:	b17b      	cbz	r3, 8007fd4 <__mdiff+0x108>
 8007fb4:	6107      	str	r7, [r0, #16]
 8007fb6:	e7a3      	b.n	8007f00 <__mdiff+0x34>
 8007fb8:	f856 8b04 	ldr.w	r8, [r6], #4
 8007fbc:	fa11 f288 	uxtah	r2, r1, r8
 8007fc0:	1414      	asrs	r4, r2, #16
 8007fc2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007fc6:	b292      	uxth	r2, r2
 8007fc8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007fcc:	f84e 2b04 	str.w	r2, [lr], #4
 8007fd0:	1421      	asrs	r1, r4, #16
 8007fd2:	e7e0      	b.n	8007f96 <__mdiff+0xca>
 8007fd4:	3f01      	subs	r7, #1
 8007fd6:	e7ea      	b.n	8007fae <__mdiff+0xe2>
 8007fd8:	080092f7 	.word	0x080092f7
 8007fdc:	08009308 	.word	0x08009308

08007fe0 <__d2b>:
 8007fe0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007fe4:	4689      	mov	r9, r1
 8007fe6:	2101      	movs	r1, #1
 8007fe8:	ec57 6b10 	vmov	r6, r7, d0
 8007fec:	4690      	mov	r8, r2
 8007fee:	f7ff fccf 	bl	8007990 <_Balloc>
 8007ff2:	4604      	mov	r4, r0
 8007ff4:	b930      	cbnz	r0, 8008004 <__d2b+0x24>
 8007ff6:	4602      	mov	r2, r0
 8007ff8:	4b25      	ldr	r3, [pc, #148]	; (8008090 <__d2b+0xb0>)
 8007ffa:	4826      	ldr	r0, [pc, #152]	; (8008094 <__d2b+0xb4>)
 8007ffc:	f240 310a 	movw	r1, #778	; 0x30a
 8008000:	f000 faac 	bl	800855c <__assert_func>
 8008004:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008008:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800800c:	bb35      	cbnz	r5, 800805c <__d2b+0x7c>
 800800e:	2e00      	cmp	r6, #0
 8008010:	9301      	str	r3, [sp, #4]
 8008012:	d028      	beq.n	8008066 <__d2b+0x86>
 8008014:	4668      	mov	r0, sp
 8008016:	9600      	str	r6, [sp, #0]
 8008018:	f7ff fd82 	bl	8007b20 <__lo0bits>
 800801c:	9900      	ldr	r1, [sp, #0]
 800801e:	b300      	cbz	r0, 8008062 <__d2b+0x82>
 8008020:	9a01      	ldr	r2, [sp, #4]
 8008022:	f1c0 0320 	rsb	r3, r0, #32
 8008026:	fa02 f303 	lsl.w	r3, r2, r3
 800802a:	430b      	orrs	r3, r1
 800802c:	40c2      	lsrs	r2, r0
 800802e:	6163      	str	r3, [r4, #20]
 8008030:	9201      	str	r2, [sp, #4]
 8008032:	9b01      	ldr	r3, [sp, #4]
 8008034:	61a3      	str	r3, [r4, #24]
 8008036:	2b00      	cmp	r3, #0
 8008038:	bf14      	ite	ne
 800803a:	2202      	movne	r2, #2
 800803c:	2201      	moveq	r2, #1
 800803e:	6122      	str	r2, [r4, #16]
 8008040:	b1d5      	cbz	r5, 8008078 <__d2b+0x98>
 8008042:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008046:	4405      	add	r5, r0
 8008048:	f8c9 5000 	str.w	r5, [r9]
 800804c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008050:	f8c8 0000 	str.w	r0, [r8]
 8008054:	4620      	mov	r0, r4
 8008056:	b003      	add	sp, #12
 8008058:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800805c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008060:	e7d5      	b.n	800800e <__d2b+0x2e>
 8008062:	6161      	str	r1, [r4, #20]
 8008064:	e7e5      	b.n	8008032 <__d2b+0x52>
 8008066:	a801      	add	r0, sp, #4
 8008068:	f7ff fd5a 	bl	8007b20 <__lo0bits>
 800806c:	9b01      	ldr	r3, [sp, #4]
 800806e:	6163      	str	r3, [r4, #20]
 8008070:	2201      	movs	r2, #1
 8008072:	6122      	str	r2, [r4, #16]
 8008074:	3020      	adds	r0, #32
 8008076:	e7e3      	b.n	8008040 <__d2b+0x60>
 8008078:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800807c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008080:	f8c9 0000 	str.w	r0, [r9]
 8008084:	6918      	ldr	r0, [r3, #16]
 8008086:	f7ff fd2b 	bl	8007ae0 <__hi0bits>
 800808a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800808e:	e7df      	b.n	8008050 <__d2b+0x70>
 8008090:	080092f7 	.word	0x080092f7
 8008094:	08009308 	.word	0x08009308

08008098 <_calloc_r>:
 8008098:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800809a:	fba1 2402 	umull	r2, r4, r1, r2
 800809e:	b94c      	cbnz	r4, 80080b4 <_calloc_r+0x1c>
 80080a0:	4611      	mov	r1, r2
 80080a2:	9201      	str	r2, [sp, #4]
 80080a4:	f000 f87a 	bl	800819c <_malloc_r>
 80080a8:	9a01      	ldr	r2, [sp, #4]
 80080aa:	4605      	mov	r5, r0
 80080ac:	b930      	cbnz	r0, 80080bc <_calloc_r+0x24>
 80080ae:	4628      	mov	r0, r5
 80080b0:	b003      	add	sp, #12
 80080b2:	bd30      	pop	{r4, r5, pc}
 80080b4:	220c      	movs	r2, #12
 80080b6:	6002      	str	r2, [r0, #0]
 80080b8:	2500      	movs	r5, #0
 80080ba:	e7f8      	b.n	80080ae <_calloc_r+0x16>
 80080bc:	4621      	mov	r1, r4
 80080be:	f7fe f93f 	bl	8006340 <memset>
 80080c2:	e7f4      	b.n	80080ae <_calloc_r+0x16>

080080c4 <_free_r>:
 80080c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80080c6:	2900      	cmp	r1, #0
 80080c8:	d044      	beq.n	8008154 <_free_r+0x90>
 80080ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080ce:	9001      	str	r0, [sp, #4]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	f1a1 0404 	sub.w	r4, r1, #4
 80080d6:	bfb8      	it	lt
 80080d8:	18e4      	addlt	r4, r4, r3
 80080da:	f000 fa9b 	bl	8008614 <__malloc_lock>
 80080de:	4a1e      	ldr	r2, [pc, #120]	; (8008158 <_free_r+0x94>)
 80080e0:	9801      	ldr	r0, [sp, #4]
 80080e2:	6813      	ldr	r3, [r2, #0]
 80080e4:	b933      	cbnz	r3, 80080f4 <_free_r+0x30>
 80080e6:	6063      	str	r3, [r4, #4]
 80080e8:	6014      	str	r4, [r2, #0]
 80080ea:	b003      	add	sp, #12
 80080ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80080f0:	f000 ba96 	b.w	8008620 <__malloc_unlock>
 80080f4:	42a3      	cmp	r3, r4
 80080f6:	d908      	bls.n	800810a <_free_r+0x46>
 80080f8:	6825      	ldr	r5, [r4, #0]
 80080fa:	1961      	adds	r1, r4, r5
 80080fc:	428b      	cmp	r3, r1
 80080fe:	bf01      	itttt	eq
 8008100:	6819      	ldreq	r1, [r3, #0]
 8008102:	685b      	ldreq	r3, [r3, #4]
 8008104:	1949      	addeq	r1, r1, r5
 8008106:	6021      	streq	r1, [r4, #0]
 8008108:	e7ed      	b.n	80080e6 <_free_r+0x22>
 800810a:	461a      	mov	r2, r3
 800810c:	685b      	ldr	r3, [r3, #4]
 800810e:	b10b      	cbz	r3, 8008114 <_free_r+0x50>
 8008110:	42a3      	cmp	r3, r4
 8008112:	d9fa      	bls.n	800810a <_free_r+0x46>
 8008114:	6811      	ldr	r1, [r2, #0]
 8008116:	1855      	adds	r5, r2, r1
 8008118:	42a5      	cmp	r5, r4
 800811a:	d10b      	bne.n	8008134 <_free_r+0x70>
 800811c:	6824      	ldr	r4, [r4, #0]
 800811e:	4421      	add	r1, r4
 8008120:	1854      	adds	r4, r2, r1
 8008122:	42a3      	cmp	r3, r4
 8008124:	6011      	str	r1, [r2, #0]
 8008126:	d1e0      	bne.n	80080ea <_free_r+0x26>
 8008128:	681c      	ldr	r4, [r3, #0]
 800812a:	685b      	ldr	r3, [r3, #4]
 800812c:	6053      	str	r3, [r2, #4]
 800812e:	4421      	add	r1, r4
 8008130:	6011      	str	r1, [r2, #0]
 8008132:	e7da      	b.n	80080ea <_free_r+0x26>
 8008134:	d902      	bls.n	800813c <_free_r+0x78>
 8008136:	230c      	movs	r3, #12
 8008138:	6003      	str	r3, [r0, #0]
 800813a:	e7d6      	b.n	80080ea <_free_r+0x26>
 800813c:	6825      	ldr	r5, [r4, #0]
 800813e:	1961      	adds	r1, r4, r5
 8008140:	428b      	cmp	r3, r1
 8008142:	bf04      	itt	eq
 8008144:	6819      	ldreq	r1, [r3, #0]
 8008146:	685b      	ldreq	r3, [r3, #4]
 8008148:	6063      	str	r3, [r4, #4]
 800814a:	bf04      	itt	eq
 800814c:	1949      	addeq	r1, r1, r5
 800814e:	6021      	streq	r1, [r4, #0]
 8008150:	6054      	str	r4, [r2, #4]
 8008152:	e7ca      	b.n	80080ea <_free_r+0x26>
 8008154:	b003      	add	sp, #12
 8008156:	bd30      	pop	{r4, r5, pc}
 8008158:	20000600 	.word	0x20000600

0800815c <sbrk_aligned>:
 800815c:	b570      	push	{r4, r5, r6, lr}
 800815e:	4e0e      	ldr	r6, [pc, #56]	; (8008198 <sbrk_aligned+0x3c>)
 8008160:	460c      	mov	r4, r1
 8008162:	6831      	ldr	r1, [r6, #0]
 8008164:	4605      	mov	r5, r0
 8008166:	b911      	cbnz	r1, 800816e <sbrk_aligned+0x12>
 8008168:	f000 f9e8 	bl	800853c <_sbrk_r>
 800816c:	6030      	str	r0, [r6, #0]
 800816e:	4621      	mov	r1, r4
 8008170:	4628      	mov	r0, r5
 8008172:	f000 f9e3 	bl	800853c <_sbrk_r>
 8008176:	1c43      	adds	r3, r0, #1
 8008178:	d00a      	beq.n	8008190 <sbrk_aligned+0x34>
 800817a:	1cc4      	adds	r4, r0, #3
 800817c:	f024 0403 	bic.w	r4, r4, #3
 8008180:	42a0      	cmp	r0, r4
 8008182:	d007      	beq.n	8008194 <sbrk_aligned+0x38>
 8008184:	1a21      	subs	r1, r4, r0
 8008186:	4628      	mov	r0, r5
 8008188:	f000 f9d8 	bl	800853c <_sbrk_r>
 800818c:	3001      	adds	r0, #1
 800818e:	d101      	bne.n	8008194 <sbrk_aligned+0x38>
 8008190:	f04f 34ff 	mov.w	r4, #4294967295
 8008194:	4620      	mov	r0, r4
 8008196:	bd70      	pop	{r4, r5, r6, pc}
 8008198:	20000604 	.word	0x20000604

0800819c <_malloc_r>:
 800819c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081a0:	1ccd      	adds	r5, r1, #3
 80081a2:	f025 0503 	bic.w	r5, r5, #3
 80081a6:	3508      	adds	r5, #8
 80081a8:	2d0c      	cmp	r5, #12
 80081aa:	bf38      	it	cc
 80081ac:	250c      	movcc	r5, #12
 80081ae:	2d00      	cmp	r5, #0
 80081b0:	4607      	mov	r7, r0
 80081b2:	db01      	blt.n	80081b8 <_malloc_r+0x1c>
 80081b4:	42a9      	cmp	r1, r5
 80081b6:	d905      	bls.n	80081c4 <_malloc_r+0x28>
 80081b8:	230c      	movs	r3, #12
 80081ba:	603b      	str	r3, [r7, #0]
 80081bc:	2600      	movs	r6, #0
 80081be:	4630      	mov	r0, r6
 80081c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081c4:	4e2e      	ldr	r6, [pc, #184]	; (8008280 <_malloc_r+0xe4>)
 80081c6:	f000 fa25 	bl	8008614 <__malloc_lock>
 80081ca:	6833      	ldr	r3, [r6, #0]
 80081cc:	461c      	mov	r4, r3
 80081ce:	bb34      	cbnz	r4, 800821e <_malloc_r+0x82>
 80081d0:	4629      	mov	r1, r5
 80081d2:	4638      	mov	r0, r7
 80081d4:	f7ff ffc2 	bl	800815c <sbrk_aligned>
 80081d8:	1c43      	adds	r3, r0, #1
 80081da:	4604      	mov	r4, r0
 80081dc:	d14d      	bne.n	800827a <_malloc_r+0xde>
 80081de:	6834      	ldr	r4, [r6, #0]
 80081e0:	4626      	mov	r6, r4
 80081e2:	2e00      	cmp	r6, #0
 80081e4:	d140      	bne.n	8008268 <_malloc_r+0xcc>
 80081e6:	6823      	ldr	r3, [r4, #0]
 80081e8:	4631      	mov	r1, r6
 80081ea:	4638      	mov	r0, r7
 80081ec:	eb04 0803 	add.w	r8, r4, r3
 80081f0:	f000 f9a4 	bl	800853c <_sbrk_r>
 80081f4:	4580      	cmp	r8, r0
 80081f6:	d13a      	bne.n	800826e <_malloc_r+0xd2>
 80081f8:	6821      	ldr	r1, [r4, #0]
 80081fa:	3503      	adds	r5, #3
 80081fc:	1a6d      	subs	r5, r5, r1
 80081fe:	f025 0503 	bic.w	r5, r5, #3
 8008202:	3508      	adds	r5, #8
 8008204:	2d0c      	cmp	r5, #12
 8008206:	bf38      	it	cc
 8008208:	250c      	movcc	r5, #12
 800820a:	4629      	mov	r1, r5
 800820c:	4638      	mov	r0, r7
 800820e:	f7ff ffa5 	bl	800815c <sbrk_aligned>
 8008212:	3001      	adds	r0, #1
 8008214:	d02b      	beq.n	800826e <_malloc_r+0xd2>
 8008216:	6823      	ldr	r3, [r4, #0]
 8008218:	442b      	add	r3, r5
 800821a:	6023      	str	r3, [r4, #0]
 800821c:	e00e      	b.n	800823c <_malloc_r+0xa0>
 800821e:	6822      	ldr	r2, [r4, #0]
 8008220:	1b52      	subs	r2, r2, r5
 8008222:	d41e      	bmi.n	8008262 <_malloc_r+0xc6>
 8008224:	2a0b      	cmp	r2, #11
 8008226:	d916      	bls.n	8008256 <_malloc_r+0xba>
 8008228:	1961      	adds	r1, r4, r5
 800822a:	42a3      	cmp	r3, r4
 800822c:	6025      	str	r5, [r4, #0]
 800822e:	bf18      	it	ne
 8008230:	6059      	strne	r1, [r3, #4]
 8008232:	6863      	ldr	r3, [r4, #4]
 8008234:	bf08      	it	eq
 8008236:	6031      	streq	r1, [r6, #0]
 8008238:	5162      	str	r2, [r4, r5]
 800823a:	604b      	str	r3, [r1, #4]
 800823c:	4638      	mov	r0, r7
 800823e:	f104 060b 	add.w	r6, r4, #11
 8008242:	f000 f9ed 	bl	8008620 <__malloc_unlock>
 8008246:	f026 0607 	bic.w	r6, r6, #7
 800824a:	1d23      	adds	r3, r4, #4
 800824c:	1af2      	subs	r2, r6, r3
 800824e:	d0b6      	beq.n	80081be <_malloc_r+0x22>
 8008250:	1b9b      	subs	r3, r3, r6
 8008252:	50a3      	str	r3, [r4, r2]
 8008254:	e7b3      	b.n	80081be <_malloc_r+0x22>
 8008256:	6862      	ldr	r2, [r4, #4]
 8008258:	42a3      	cmp	r3, r4
 800825a:	bf0c      	ite	eq
 800825c:	6032      	streq	r2, [r6, #0]
 800825e:	605a      	strne	r2, [r3, #4]
 8008260:	e7ec      	b.n	800823c <_malloc_r+0xa0>
 8008262:	4623      	mov	r3, r4
 8008264:	6864      	ldr	r4, [r4, #4]
 8008266:	e7b2      	b.n	80081ce <_malloc_r+0x32>
 8008268:	4634      	mov	r4, r6
 800826a:	6876      	ldr	r6, [r6, #4]
 800826c:	e7b9      	b.n	80081e2 <_malloc_r+0x46>
 800826e:	230c      	movs	r3, #12
 8008270:	603b      	str	r3, [r7, #0]
 8008272:	4638      	mov	r0, r7
 8008274:	f000 f9d4 	bl	8008620 <__malloc_unlock>
 8008278:	e7a1      	b.n	80081be <_malloc_r+0x22>
 800827a:	6025      	str	r5, [r4, #0]
 800827c:	e7de      	b.n	800823c <_malloc_r+0xa0>
 800827e:	bf00      	nop
 8008280:	20000600 	.word	0x20000600

08008284 <__ssputs_r>:
 8008284:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008288:	688e      	ldr	r6, [r1, #8]
 800828a:	429e      	cmp	r6, r3
 800828c:	4682      	mov	sl, r0
 800828e:	460c      	mov	r4, r1
 8008290:	4690      	mov	r8, r2
 8008292:	461f      	mov	r7, r3
 8008294:	d838      	bhi.n	8008308 <__ssputs_r+0x84>
 8008296:	898a      	ldrh	r2, [r1, #12]
 8008298:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800829c:	d032      	beq.n	8008304 <__ssputs_r+0x80>
 800829e:	6825      	ldr	r5, [r4, #0]
 80082a0:	6909      	ldr	r1, [r1, #16]
 80082a2:	eba5 0901 	sub.w	r9, r5, r1
 80082a6:	6965      	ldr	r5, [r4, #20]
 80082a8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80082ac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80082b0:	3301      	adds	r3, #1
 80082b2:	444b      	add	r3, r9
 80082b4:	106d      	asrs	r5, r5, #1
 80082b6:	429d      	cmp	r5, r3
 80082b8:	bf38      	it	cc
 80082ba:	461d      	movcc	r5, r3
 80082bc:	0553      	lsls	r3, r2, #21
 80082be:	d531      	bpl.n	8008324 <__ssputs_r+0xa0>
 80082c0:	4629      	mov	r1, r5
 80082c2:	f7ff ff6b 	bl	800819c <_malloc_r>
 80082c6:	4606      	mov	r6, r0
 80082c8:	b950      	cbnz	r0, 80082e0 <__ssputs_r+0x5c>
 80082ca:	230c      	movs	r3, #12
 80082cc:	f8ca 3000 	str.w	r3, [sl]
 80082d0:	89a3      	ldrh	r3, [r4, #12]
 80082d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082d6:	81a3      	strh	r3, [r4, #12]
 80082d8:	f04f 30ff 	mov.w	r0, #4294967295
 80082dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082e0:	6921      	ldr	r1, [r4, #16]
 80082e2:	464a      	mov	r2, r9
 80082e4:	f7ff fb46 	bl	8007974 <memcpy>
 80082e8:	89a3      	ldrh	r3, [r4, #12]
 80082ea:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80082ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082f2:	81a3      	strh	r3, [r4, #12]
 80082f4:	6126      	str	r6, [r4, #16]
 80082f6:	6165      	str	r5, [r4, #20]
 80082f8:	444e      	add	r6, r9
 80082fa:	eba5 0509 	sub.w	r5, r5, r9
 80082fe:	6026      	str	r6, [r4, #0]
 8008300:	60a5      	str	r5, [r4, #8]
 8008302:	463e      	mov	r6, r7
 8008304:	42be      	cmp	r6, r7
 8008306:	d900      	bls.n	800830a <__ssputs_r+0x86>
 8008308:	463e      	mov	r6, r7
 800830a:	6820      	ldr	r0, [r4, #0]
 800830c:	4632      	mov	r2, r6
 800830e:	4641      	mov	r1, r8
 8008310:	f000 f966 	bl	80085e0 <memmove>
 8008314:	68a3      	ldr	r3, [r4, #8]
 8008316:	1b9b      	subs	r3, r3, r6
 8008318:	60a3      	str	r3, [r4, #8]
 800831a:	6823      	ldr	r3, [r4, #0]
 800831c:	4433      	add	r3, r6
 800831e:	6023      	str	r3, [r4, #0]
 8008320:	2000      	movs	r0, #0
 8008322:	e7db      	b.n	80082dc <__ssputs_r+0x58>
 8008324:	462a      	mov	r2, r5
 8008326:	f000 f981 	bl	800862c <_realloc_r>
 800832a:	4606      	mov	r6, r0
 800832c:	2800      	cmp	r0, #0
 800832e:	d1e1      	bne.n	80082f4 <__ssputs_r+0x70>
 8008330:	6921      	ldr	r1, [r4, #16]
 8008332:	4650      	mov	r0, sl
 8008334:	f7ff fec6 	bl	80080c4 <_free_r>
 8008338:	e7c7      	b.n	80082ca <__ssputs_r+0x46>
	...

0800833c <_svfiprintf_r>:
 800833c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008340:	4698      	mov	r8, r3
 8008342:	898b      	ldrh	r3, [r1, #12]
 8008344:	061b      	lsls	r3, r3, #24
 8008346:	b09d      	sub	sp, #116	; 0x74
 8008348:	4607      	mov	r7, r0
 800834a:	460d      	mov	r5, r1
 800834c:	4614      	mov	r4, r2
 800834e:	d50e      	bpl.n	800836e <_svfiprintf_r+0x32>
 8008350:	690b      	ldr	r3, [r1, #16]
 8008352:	b963      	cbnz	r3, 800836e <_svfiprintf_r+0x32>
 8008354:	2140      	movs	r1, #64	; 0x40
 8008356:	f7ff ff21 	bl	800819c <_malloc_r>
 800835a:	6028      	str	r0, [r5, #0]
 800835c:	6128      	str	r0, [r5, #16]
 800835e:	b920      	cbnz	r0, 800836a <_svfiprintf_r+0x2e>
 8008360:	230c      	movs	r3, #12
 8008362:	603b      	str	r3, [r7, #0]
 8008364:	f04f 30ff 	mov.w	r0, #4294967295
 8008368:	e0d1      	b.n	800850e <_svfiprintf_r+0x1d2>
 800836a:	2340      	movs	r3, #64	; 0x40
 800836c:	616b      	str	r3, [r5, #20]
 800836e:	2300      	movs	r3, #0
 8008370:	9309      	str	r3, [sp, #36]	; 0x24
 8008372:	2320      	movs	r3, #32
 8008374:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008378:	f8cd 800c 	str.w	r8, [sp, #12]
 800837c:	2330      	movs	r3, #48	; 0x30
 800837e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008528 <_svfiprintf_r+0x1ec>
 8008382:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008386:	f04f 0901 	mov.w	r9, #1
 800838a:	4623      	mov	r3, r4
 800838c:	469a      	mov	sl, r3
 800838e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008392:	b10a      	cbz	r2, 8008398 <_svfiprintf_r+0x5c>
 8008394:	2a25      	cmp	r2, #37	; 0x25
 8008396:	d1f9      	bne.n	800838c <_svfiprintf_r+0x50>
 8008398:	ebba 0b04 	subs.w	fp, sl, r4
 800839c:	d00b      	beq.n	80083b6 <_svfiprintf_r+0x7a>
 800839e:	465b      	mov	r3, fp
 80083a0:	4622      	mov	r2, r4
 80083a2:	4629      	mov	r1, r5
 80083a4:	4638      	mov	r0, r7
 80083a6:	f7ff ff6d 	bl	8008284 <__ssputs_r>
 80083aa:	3001      	adds	r0, #1
 80083ac:	f000 80aa 	beq.w	8008504 <_svfiprintf_r+0x1c8>
 80083b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083b2:	445a      	add	r2, fp
 80083b4:	9209      	str	r2, [sp, #36]	; 0x24
 80083b6:	f89a 3000 	ldrb.w	r3, [sl]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	f000 80a2 	beq.w	8008504 <_svfiprintf_r+0x1c8>
 80083c0:	2300      	movs	r3, #0
 80083c2:	f04f 32ff 	mov.w	r2, #4294967295
 80083c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80083ca:	f10a 0a01 	add.w	sl, sl, #1
 80083ce:	9304      	str	r3, [sp, #16]
 80083d0:	9307      	str	r3, [sp, #28]
 80083d2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80083d6:	931a      	str	r3, [sp, #104]	; 0x68
 80083d8:	4654      	mov	r4, sl
 80083da:	2205      	movs	r2, #5
 80083dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083e0:	4851      	ldr	r0, [pc, #324]	; (8008528 <_svfiprintf_r+0x1ec>)
 80083e2:	f7f7 ff05 	bl	80001f0 <memchr>
 80083e6:	9a04      	ldr	r2, [sp, #16]
 80083e8:	b9d8      	cbnz	r0, 8008422 <_svfiprintf_r+0xe6>
 80083ea:	06d0      	lsls	r0, r2, #27
 80083ec:	bf44      	itt	mi
 80083ee:	2320      	movmi	r3, #32
 80083f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083f4:	0711      	lsls	r1, r2, #28
 80083f6:	bf44      	itt	mi
 80083f8:	232b      	movmi	r3, #43	; 0x2b
 80083fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083fe:	f89a 3000 	ldrb.w	r3, [sl]
 8008402:	2b2a      	cmp	r3, #42	; 0x2a
 8008404:	d015      	beq.n	8008432 <_svfiprintf_r+0xf6>
 8008406:	9a07      	ldr	r2, [sp, #28]
 8008408:	4654      	mov	r4, sl
 800840a:	2000      	movs	r0, #0
 800840c:	f04f 0c0a 	mov.w	ip, #10
 8008410:	4621      	mov	r1, r4
 8008412:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008416:	3b30      	subs	r3, #48	; 0x30
 8008418:	2b09      	cmp	r3, #9
 800841a:	d94e      	bls.n	80084ba <_svfiprintf_r+0x17e>
 800841c:	b1b0      	cbz	r0, 800844c <_svfiprintf_r+0x110>
 800841e:	9207      	str	r2, [sp, #28]
 8008420:	e014      	b.n	800844c <_svfiprintf_r+0x110>
 8008422:	eba0 0308 	sub.w	r3, r0, r8
 8008426:	fa09 f303 	lsl.w	r3, r9, r3
 800842a:	4313      	orrs	r3, r2
 800842c:	9304      	str	r3, [sp, #16]
 800842e:	46a2      	mov	sl, r4
 8008430:	e7d2      	b.n	80083d8 <_svfiprintf_r+0x9c>
 8008432:	9b03      	ldr	r3, [sp, #12]
 8008434:	1d19      	adds	r1, r3, #4
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	9103      	str	r1, [sp, #12]
 800843a:	2b00      	cmp	r3, #0
 800843c:	bfbb      	ittet	lt
 800843e:	425b      	neglt	r3, r3
 8008440:	f042 0202 	orrlt.w	r2, r2, #2
 8008444:	9307      	strge	r3, [sp, #28]
 8008446:	9307      	strlt	r3, [sp, #28]
 8008448:	bfb8      	it	lt
 800844a:	9204      	strlt	r2, [sp, #16]
 800844c:	7823      	ldrb	r3, [r4, #0]
 800844e:	2b2e      	cmp	r3, #46	; 0x2e
 8008450:	d10c      	bne.n	800846c <_svfiprintf_r+0x130>
 8008452:	7863      	ldrb	r3, [r4, #1]
 8008454:	2b2a      	cmp	r3, #42	; 0x2a
 8008456:	d135      	bne.n	80084c4 <_svfiprintf_r+0x188>
 8008458:	9b03      	ldr	r3, [sp, #12]
 800845a:	1d1a      	adds	r2, r3, #4
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	9203      	str	r2, [sp, #12]
 8008460:	2b00      	cmp	r3, #0
 8008462:	bfb8      	it	lt
 8008464:	f04f 33ff 	movlt.w	r3, #4294967295
 8008468:	3402      	adds	r4, #2
 800846a:	9305      	str	r3, [sp, #20]
 800846c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008538 <_svfiprintf_r+0x1fc>
 8008470:	7821      	ldrb	r1, [r4, #0]
 8008472:	2203      	movs	r2, #3
 8008474:	4650      	mov	r0, sl
 8008476:	f7f7 febb 	bl	80001f0 <memchr>
 800847a:	b140      	cbz	r0, 800848e <_svfiprintf_r+0x152>
 800847c:	2340      	movs	r3, #64	; 0x40
 800847e:	eba0 000a 	sub.w	r0, r0, sl
 8008482:	fa03 f000 	lsl.w	r0, r3, r0
 8008486:	9b04      	ldr	r3, [sp, #16]
 8008488:	4303      	orrs	r3, r0
 800848a:	3401      	adds	r4, #1
 800848c:	9304      	str	r3, [sp, #16]
 800848e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008492:	4826      	ldr	r0, [pc, #152]	; (800852c <_svfiprintf_r+0x1f0>)
 8008494:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008498:	2206      	movs	r2, #6
 800849a:	f7f7 fea9 	bl	80001f0 <memchr>
 800849e:	2800      	cmp	r0, #0
 80084a0:	d038      	beq.n	8008514 <_svfiprintf_r+0x1d8>
 80084a2:	4b23      	ldr	r3, [pc, #140]	; (8008530 <_svfiprintf_r+0x1f4>)
 80084a4:	bb1b      	cbnz	r3, 80084ee <_svfiprintf_r+0x1b2>
 80084a6:	9b03      	ldr	r3, [sp, #12]
 80084a8:	3307      	adds	r3, #7
 80084aa:	f023 0307 	bic.w	r3, r3, #7
 80084ae:	3308      	adds	r3, #8
 80084b0:	9303      	str	r3, [sp, #12]
 80084b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084b4:	4433      	add	r3, r6
 80084b6:	9309      	str	r3, [sp, #36]	; 0x24
 80084b8:	e767      	b.n	800838a <_svfiprintf_r+0x4e>
 80084ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80084be:	460c      	mov	r4, r1
 80084c0:	2001      	movs	r0, #1
 80084c2:	e7a5      	b.n	8008410 <_svfiprintf_r+0xd4>
 80084c4:	2300      	movs	r3, #0
 80084c6:	3401      	adds	r4, #1
 80084c8:	9305      	str	r3, [sp, #20]
 80084ca:	4619      	mov	r1, r3
 80084cc:	f04f 0c0a 	mov.w	ip, #10
 80084d0:	4620      	mov	r0, r4
 80084d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084d6:	3a30      	subs	r2, #48	; 0x30
 80084d8:	2a09      	cmp	r2, #9
 80084da:	d903      	bls.n	80084e4 <_svfiprintf_r+0x1a8>
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d0c5      	beq.n	800846c <_svfiprintf_r+0x130>
 80084e0:	9105      	str	r1, [sp, #20]
 80084e2:	e7c3      	b.n	800846c <_svfiprintf_r+0x130>
 80084e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80084e8:	4604      	mov	r4, r0
 80084ea:	2301      	movs	r3, #1
 80084ec:	e7f0      	b.n	80084d0 <_svfiprintf_r+0x194>
 80084ee:	ab03      	add	r3, sp, #12
 80084f0:	9300      	str	r3, [sp, #0]
 80084f2:	462a      	mov	r2, r5
 80084f4:	4b0f      	ldr	r3, [pc, #60]	; (8008534 <_svfiprintf_r+0x1f8>)
 80084f6:	a904      	add	r1, sp, #16
 80084f8:	4638      	mov	r0, r7
 80084fa:	f7fd ffc9 	bl	8006490 <_printf_float>
 80084fe:	1c42      	adds	r2, r0, #1
 8008500:	4606      	mov	r6, r0
 8008502:	d1d6      	bne.n	80084b2 <_svfiprintf_r+0x176>
 8008504:	89ab      	ldrh	r3, [r5, #12]
 8008506:	065b      	lsls	r3, r3, #25
 8008508:	f53f af2c 	bmi.w	8008364 <_svfiprintf_r+0x28>
 800850c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800850e:	b01d      	add	sp, #116	; 0x74
 8008510:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008514:	ab03      	add	r3, sp, #12
 8008516:	9300      	str	r3, [sp, #0]
 8008518:	462a      	mov	r2, r5
 800851a:	4b06      	ldr	r3, [pc, #24]	; (8008534 <_svfiprintf_r+0x1f8>)
 800851c:	a904      	add	r1, sp, #16
 800851e:	4638      	mov	r0, r7
 8008520:	f7fe fa5a 	bl	80069d8 <_printf_i>
 8008524:	e7eb      	b.n	80084fe <_svfiprintf_r+0x1c2>
 8008526:	bf00      	nop
 8008528:	08009464 	.word	0x08009464
 800852c:	0800946e 	.word	0x0800946e
 8008530:	08006491 	.word	0x08006491
 8008534:	08008285 	.word	0x08008285
 8008538:	0800946a 	.word	0x0800946a

0800853c <_sbrk_r>:
 800853c:	b538      	push	{r3, r4, r5, lr}
 800853e:	4d06      	ldr	r5, [pc, #24]	; (8008558 <_sbrk_r+0x1c>)
 8008540:	2300      	movs	r3, #0
 8008542:	4604      	mov	r4, r0
 8008544:	4608      	mov	r0, r1
 8008546:	602b      	str	r3, [r5, #0]
 8008548:	f7f9 fdd2 	bl	80020f0 <_sbrk>
 800854c:	1c43      	adds	r3, r0, #1
 800854e:	d102      	bne.n	8008556 <_sbrk_r+0x1a>
 8008550:	682b      	ldr	r3, [r5, #0]
 8008552:	b103      	cbz	r3, 8008556 <_sbrk_r+0x1a>
 8008554:	6023      	str	r3, [r4, #0]
 8008556:	bd38      	pop	{r3, r4, r5, pc}
 8008558:	20000608 	.word	0x20000608

0800855c <__assert_func>:
 800855c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800855e:	4614      	mov	r4, r2
 8008560:	461a      	mov	r2, r3
 8008562:	4b09      	ldr	r3, [pc, #36]	; (8008588 <__assert_func+0x2c>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	4605      	mov	r5, r0
 8008568:	68d8      	ldr	r0, [r3, #12]
 800856a:	b14c      	cbz	r4, 8008580 <__assert_func+0x24>
 800856c:	4b07      	ldr	r3, [pc, #28]	; (800858c <__assert_func+0x30>)
 800856e:	9100      	str	r1, [sp, #0]
 8008570:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008574:	4906      	ldr	r1, [pc, #24]	; (8008590 <__assert_func+0x34>)
 8008576:	462b      	mov	r3, r5
 8008578:	f000 f80e 	bl	8008598 <fiprintf>
 800857c:	f000 faac 	bl	8008ad8 <abort>
 8008580:	4b04      	ldr	r3, [pc, #16]	; (8008594 <__assert_func+0x38>)
 8008582:	461c      	mov	r4, r3
 8008584:	e7f3      	b.n	800856e <__assert_func+0x12>
 8008586:	bf00      	nop
 8008588:	2000000c 	.word	0x2000000c
 800858c:	08009475 	.word	0x08009475
 8008590:	08009482 	.word	0x08009482
 8008594:	080094b0 	.word	0x080094b0

08008598 <fiprintf>:
 8008598:	b40e      	push	{r1, r2, r3}
 800859a:	b503      	push	{r0, r1, lr}
 800859c:	4601      	mov	r1, r0
 800859e:	ab03      	add	r3, sp, #12
 80085a0:	4805      	ldr	r0, [pc, #20]	; (80085b8 <fiprintf+0x20>)
 80085a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80085a6:	6800      	ldr	r0, [r0, #0]
 80085a8:	9301      	str	r3, [sp, #4]
 80085aa:	f000 f897 	bl	80086dc <_vfiprintf_r>
 80085ae:	b002      	add	sp, #8
 80085b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80085b4:	b003      	add	sp, #12
 80085b6:	4770      	bx	lr
 80085b8:	2000000c 	.word	0x2000000c

080085bc <__ascii_mbtowc>:
 80085bc:	b082      	sub	sp, #8
 80085be:	b901      	cbnz	r1, 80085c2 <__ascii_mbtowc+0x6>
 80085c0:	a901      	add	r1, sp, #4
 80085c2:	b142      	cbz	r2, 80085d6 <__ascii_mbtowc+0x1a>
 80085c4:	b14b      	cbz	r3, 80085da <__ascii_mbtowc+0x1e>
 80085c6:	7813      	ldrb	r3, [r2, #0]
 80085c8:	600b      	str	r3, [r1, #0]
 80085ca:	7812      	ldrb	r2, [r2, #0]
 80085cc:	1e10      	subs	r0, r2, #0
 80085ce:	bf18      	it	ne
 80085d0:	2001      	movne	r0, #1
 80085d2:	b002      	add	sp, #8
 80085d4:	4770      	bx	lr
 80085d6:	4610      	mov	r0, r2
 80085d8:	e7fb      	b.n	80085d2 <__ascii_mbtowc+0x16>
 80085da:	f06f 0001 	mvn.w	r0, #1
 80085de:	e7f8      	b.n	80085d2 <__ascii_mbtowc+0x16>

080085e0 <memmove>:
 80085e0:	4288      	cmp	r0, r1
 80085e2:	b510      	push	{r4, lr}
 80085e4:	eb01 0402 	add.w	r4, r1, r2
 80085e8:	d902      	bls.n	80085f0 <memmove+0x10>
 80085ea:	4284      	cmp	r4, r0
 80085ec:	4623      	mov	r3, r4
 80085ee:	d807      	bhi.n	8008600 <memmove+0x20>
 80085f0:	1e43      	subs	r3, r0, #1
 80085f2:	42a1      	cmp	r1, r4
 80085f4:	d008      	beq.n	8008608 <memmove+0x28>
 80085f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80085fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80085fe:	e7f8      	b.n	80085f2 <memmove+0x12>
 8008600:	4402      	add	r2, r0
 8008602:	4601      	mov	r1, r0
 8008604:	428a      	cmp	r2, r1
 8008606:	d100      	bne.n	800860a <memmove+0x2a>
 8008608:	bd10      	pop	{r4, pc}
 800860a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800860e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008612:	e7f7      	b.n	8008604 <memmove+0x24>

08008614 <__malloc_lock>:
 8008614:	4801      	ldr	r0, [pc, #4]	; (800861c <__malloc_lock+0x8>)
 8008616:	f000 bc1f 	b.w	8008e58 <__retarget_lock_acquire_recursive>
 800861a:	bf00      	nop
 800861c:	2000060c 	.word	0x2000060c

08008620 <__malloc_unlock>:
 8008620:	4801      	ldr	r0, [pc, #4]	; (8008628 <__malloc_unlock+0x8>)
 8008622:	f000 bc1a 	b.w	8008e5a <__retarget_lock_release_recursive>
 8008626:	bf00      	nop
 8008628:	2000060c 	.word	0x2000060c

0800862c <_realloc_r>:
 800862c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008630:	4680      	mov	r8, r0
 8008632:	4614      	mov	r4, r2
 8008634:	460e      	mov	r6, r1
 8008636:	b921      	cbnz	r1, 8008642 <_realloc_r+0x16>
 8008638:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800863c:	4611      	mov	r1, r2
 800863e:	f7ff bdad 	b.w	800819c <_malloc_r>
 8008642:	b92a      	cbnz	r2, 8008650 <_realloc_r+0x24>
 8008644:	f7ff fd3e 	bl	80080c4 <_free_r>
 8008648:	4625      	mov	r5, r4
 800864a:	4628      	mov	r0, r5
 800864c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008650:	f000 fc6a 	bl	8008f28 <_malloc_usable_size_r>
 8008654:	4284      	cmp	r4, r0
 8008656:	4607      	mov	r7, r0
 8008658:	d802      	bhi.n	8008660 <_realloc_r+0x34>
 800865a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800865e:	d812      	bhi.n	8008686 <_realloc_r+0x5a>
 8008660:	4621      	mov	r1, r4
 8008662:	4640      	mov	r0, r8
 8008664:	f7ff fd9a 	bl	800819c <_malloc_r>
 8008668:	4605      	mov	r5, r0
 800866a:	2800      	cmp	r0, #0
 800866c:	d0ed      	beq.n	800864a <_realloc_r+0x1e>
 800866e:	42bc      	cmp	r4, r7
 8008670:	4622      	mov	r2, r4
 8008672:	4631      	mov	r1, r6
 8008674:	bf28      	it	cs
 8008676:	463a      	movcs	r2, r7
 8008678:	f7ff f97c 	bl	8007974 <memcpy>
 800867c:	4631      	mov	r1, r6
 800867e:	4640      	mov	r0, r8
 8008680:	f7ff fd20 	bl	80080c4 <_free_r>
 8008684:	e7e1      	b.n	800864a <_realloc_r+0x1e>
 8008686:	4635      	mov	r5, r6
 8008688:	e7df      	b.n	800864a <_realloc_r+0x1e>

0800868a <__sfputc_r>:
 800868a:	6893      	ldr	r3, [r2, #8]
 800868c:	3b01      	subs	r3, #1
 800868e:	2b00      	cmp	r3, #0
 8008690:	b410      	push	{r4}
 8008692:	6093      	str	r3, [r2, #8]
 8008694:	da08      	bge.n	80086a8 <__sfputc_r+0x1e>
 8008696:	6994      	ldr	r4, [r2, #24]
 8008698:	42a3      	cmp	r3, r4
 800869a:	db01      	blt.n	80086a0 <__sfputc_r+0x16>
 800869c:	290a      	cmp	r1, #10
 800869e:	d103      	bne.n	80086a8 <__sfputc_r+0x1e>
 80086a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086a4:	f000 b94a 	b.w	800893c <__swbuf_r>
 80086a8:	6813      	ldr	r3, [r2, #0]
 80086aa:	1c58      	adds	r0, r3, #1
 80086ac:	6010      	str	r0, [r2, #0]
 80086ae:	7019      	strb	r1, [r3, #0]
 80086b0:	4608      	mov	r0, r1
 80086b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086b6:	4770      	bx	lr

080086b8 <__sfputs_r>:
 80086b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086ba:	4606      	mov	r6, r0
 80086bc:	460f      	mov	r7, r1
 80086be:	4614      	mov	r4, r2
 80086c0:	18d5      	adds	r5, r2, r3
 80086c2:	42ac      	cmp	r4, r5
 80086c4:	d101      	bne.n	80086ca <__sfputs_r+0x12>
 80086c6:	2000      	movs	r0, #0
 80086c8:	e007      	b.n	80086da <__sfputs_r+0x22>
 80086ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086ce:	463a      	mov	r2, r7
 80086d0:	4630      	mov	r0, r6
 80086d2:	f7ff ffda 	bl	800868a <__sfputc_r>
 80086d6:	1c43      	adds	r3, r0, #1
 80086d8:	d1f3      	bne.n	80086c2 <__sfputs_r+0xa>
 80086da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080086dc <_vfiprintf_r>:
 80086dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086e0:	460d      	mov	r5, r1
 80086e2:	b09d      	sub	sp, #116	; 0x74
 80086e4:	4614      	mov	r4, r2
 80086e6:	4698      	mov	r8, r3
 80086e8:	4606      	mov	r6, r0
 80086ea:	b118      	cbz	r0, 80086f4 <_vfiprintf_r+0x18>
 80086ec:	6983      	ldr	r3, [r0, #24]
 80086ee:	b90b      	cbnz	r3, 80086f4 <_vfiprintf_r+0x18>
 80086f0:	f000 fb14 	bl	8008d1c <__sinit>
 80086f4:	4b89      	ldr	r3, [pc, #548]	; (800891c <_vfiprintf_r+0x240>)
 80086f6:	429d      	cmp	r5, r3
 80086f8:	d11b      	bne.n	8008732 <_vfiprintf_r+0x56>
 80086fa:	6875      	ldr	r5, [r6, #4]
 80086fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80086fe:	07d9      	lsls	r1, r3, #31
 8008700:	d405      	bmi.n	800870e <_vfiprintf_r+0x32>
 8008702:	89ab      	ldrh	r3, [r5, #12]
 8008704:	059a      	lsls	r2, r3, #22
 8008706:	d402      	bmi.n	800870e <_vfiprintf_r+0x32>
 8008708:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800870a:	f000 fba5 	bl	8008e58 <__retarget_lock_acquire_recursive>
 800870e:	89ab      	ldrh	r3, [r5, #12]
 8008710:	071b      	lsls	r3, r3, #28
 8008712:	d501      	bpl.n	8008718 <_vfiprintf_r+0x3c>
 8008714:	692b      	ldr	r3, [r5, #16]
 8008716:	b9eb      	cbnz	r3, 8008754 <_vfiprintf_r+0x78>
 8008718:	4629      	mov	r1, r5
 800871a:	4630      	mov	r0, r6
 800871c:	f000 f96e 	bl	80089fc <__swsetup_r>
 8008720:	b1c0      	cbz	r0, 8008754 <_vfiprintf_r+0x78>
 8008722:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008724:	07dc      	lsls	r4, r3, #31
 8008726:	d50e      	bpl.n	8008746 <_vfiprintf_r+0x6a>
 8008728:	f04f 30ff 	mov.w	r0, #4294967295
 800872c:	b01d      	add	sp, #116	; 0x74
 800872e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008732:	4b7b      	ldr	r3, [pc, #492]	; (8008920 <_vfiprintf_r+0x244>)
 8008734:	429d      	cmp	r5, r3
 8008736:	d101      	bne.n	800873c <_vfiprintf_r+0x60>
 8008738:	68b5      	ldr	r5, [r6, #8]
 800873a:	e7df      	b.n	80086fc <_vfiprintf_r+0x20>
 800873c:	4b79      	ldr	r3, [pc, #484]	; (8008924 <_vfiprintf_r+0x248>)
 800873e:	429d      	cmp	r5, r3
 8008740:	bf08      	it	eq
 8008742:	68f5      	ldreq	r5, [r6, #12]
 8008744:	e7da      	b.n	80086fc <_vfiprintf_r+0x20>
 8008746:	89ab      	ldrh	r3, [r5, #12]
 8008748:	0598      	lsls	r0, r3, #22
 800874a:	d4ed      	bmi.n	8008728 <_vfiprintf_r+0x4c>
 800874c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800874e:	f000 fb84 	bl	8008e5a <__retarget_lock_release_recursive>
 8008752:	e7e9      	b.n	8008728 <_vfiprintf_r+0x4c>
 8008754:	2300      	movs	r3, #0
 8008756:	9309      	str	r3, [sp, #36]	; 0x24
 8008758:	2320      	movs	r3, #32
 800875a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800875e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008762:	2330      	movs	r3, #48	; 0x30
 8008764:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008928 <_vfiprintf_r+0x24c>
 8008768:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800876c:	f04f 0901 	mov.w	r9, #1
 8008770:	4623      	mov	r3, r4
 8008772:	469a      	mov	sl, r3
 8008774:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008778:	b10a      	cbz	r2, 800877e <_vfiprintf_r+0xa2>
 800877a:	2a25      	cmp	r2, #37	; 0x25
 800877c:	d1f9      	bne.n	8008772 <_vfiprintf_r+0x96>
 800877e:	ebba 0b04 	subs.w	fp, sl, r4
 8008782:	d00b      	beq.n	800879c <_vfiprintf_r+0xc0>
 8008784:	465b      	mov	r3, fp
 8008786:	4622      	mov	r2, r4
 8008788:	4629      	mov	r1, r5
 800878a:	4630      	mov	r0, r6
 800878c:	f7ff ff94 	bl	80086b8 <__sfputs_r>
 8008790:	3001      	adds	r0, #1
 8008792:	f000 80aa 	beq.w	80088ea <_vfiprintf_r+0x20e>
 8008796:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008798:	445a      	add	r2, fp
 800879a:	9209      	str	r2, [sp, #36]	; 0x24
 800879c:	f89a 3000 	ldrb.w	r3, [sl]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	f000 80a2 	beq.w	80088ea <_vfiprintf_r+0x20e>
 80087a6:	2300      	movs	r3, #0
 80087a8:	f04f 32ff 	mov.w	r2, #4294967295
 80087ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80087b0:	f10a 0a01 	add.w	sl, sl, #1
 80087b4:	9304      	str	r3, [sp, #16]
 80087b6:	9307      	str	r3, [sp, #28]
 80087b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80087bc:	931a      	str	r3, [sp, #104]	; 0x68
 80087be:	4654      	mov	r4, sl
 80087c0:	2205      	movs	r2, #5
 80087c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087c6:	4858      	ldr	r0, [pc, #352]	; (8008928 <_vfiprintf_r+0x24c>)
 80087c8:	f7f7 fd12 	bl	80001f0 <memchr>
 80087cc:	9a04      	ldr	r2, [sp, #16]
 80087ce:	b9d8      	cbnz	r0, 8008808 <_vfiprintf_r+0x12c>
 80087d0:	06d1      	lsls	r1, r2, #27
 80087d2:	bf44      	itt	mi
 80087d4:	2320      	movmi	r3, #32
 80087d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80087da:	0713      	lsls	r3, r2, #28
 80087dc:	bf44      	itt	mi
 80087de:	232b      	movmi	r3, #43	; 0x2b
 80087e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80087e4:	f89a 3000 	ldrb.w	r3, [sl]
 80087e8:	2b2a      	cmp	r3, #42	; 0x2a
 80087ea:	d015      	beq.n	8008818 <_vfiprintf_r+0x13c>
 80087ec:	9a07      	ldr	r2, [sp, #28]
 80087ee:	4654      	mov	r4, sl
 80087f0:	2000      	movs	r0, #0
 80087f2:	f04f 0c0a 	mov.w	ip, #10
 80087f6:	4621      	mov	r1, r4
 80087f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80087fc:	3b30      	subs	r3, #48	; 0x30
 80087fe:	2b09      	cmp	r3, #9
 8008800:	d94e      	bls.n	80088a0 <_vfiprintf_r+0x1c4>
 8008802:	b1b0      	cbz	r0, 8008832 <_vfiprintf_r+0x156>
 8008804:	9207      	str	r2, [sp, #28]
 8008806:	e014      	b.n	8008832 <_vfiprintf_r+0x156>
 8008808:	eba0 0308 	sub.w	r3, r0, r8
 800880c:	fa09 f303 	lsl.w	r3, r9, r3
 8008810:	4313      	orrs	r3, r2
 8008812:	9304      	str	r3, [sp, #16]
 8008814:	46a2      	mov	sl, r4
 8008816:	e7d2      	b.n	80087be <_vfiprintf_r+0xe2>
 8008818:	9b03      	ldr	r3, [sp, #12]
 800881a:	1d19      	adds	r1, r3, #4
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	9103      	str	r1, [sp, #12]
 8008820:	2b00      	cmp	r3, #0
 8008822:	bfbb      	ittet	lt
 8008824:	425b      	neglt	r3, r3
 8008826:	f042 0202 	orrlt.w	r2, r2, #2
 800882a:	9307      	strge	r3, [sp, #28]
 800882c:	9307      	strlt	r3, [sp, #28]
 800882e:	bfb8      	it	lt
 8008830:	9204      	strlt	r2, [sp, #16]
 8008832:	7823      	ldrb	r3, [r4, #0]
 8008834:	2b2e      	cmp	r3, #46	; 0x2e
 8008836:	d10c      	bne.n	8008852 <_vfiprintf_r+0x176>
 8008838:	7863      	ldrb	r3, [r4, #1]
 800883a:	2b2a      	cmp	r3, #42	; 0x2a
 800883c:	d135      	bne.n	80088aa <_vfiprintf_r+0x1ce>
 800883e:	9b03      	ldr	r3, [sp, #12]
 8008840:	1d1a      	adds	r2, r3, #4
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	9203      	str	r2, [sp, #12]
 8008846:	2b00      	cmp	r3, #0
 8008848:	bfb8      	it	lt
 800884a:	f04f 33ff 	movlt.w	r3, #4294967295
 800884e:	3402      	adds	r4, #2
 8008850:	9305      	str	r3, [sp, #20]
 8008852:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008938 <_vfiprintf_r+0x25c>
 8008856:	7821      	ldrb	r1, [r4, #0]
 8008858:	2203      	movs	r2, #3
 800885a:	4650      	mov	r0, sl
 800885c:	f7f7 fcc8 	bl	80001f0 <memchr>
 8008860:	b140      	cbz	r0, 8008874 <_vfiprintf_r+0x198>
 8008862:	2340      	movs	r3, #64	; 0x40
 8008864:	eba0 000a 	sub.w	r0, r0, sl
 8008868:	fa03 f000 	lsl.w	r0, r3, r0
 800886c:	9b04      	ldr	r3, [sp, #16]
 800886e:	4303      	orrs	r3, r0
 8008870:	3401      	adds	r4, #1
 8008872:	9304      	str	r3, [sp, #16]
 8008874:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008878:	482c      	ldr	r0, [pc, #176]	; (800892c <_vfiprintf_r+0x250>)
 800887a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800887e:	2206      	movs	r2, #6
 8008880:	f7f7 fcb6 	bl	80001f0 <memchr>
 8008884:	2800      	cmp	r0, #0
 8008886:	d03f      	beq.n	8008908 <_vfiprintf_r+0x22c>
 8008888:	4b29      	ldr	r3, [pc, #164]	; (8008930 <_vfiprintf_r+0x254>)
 800888a:	bb1b      	cbnz	r3, 80088d4 <_vfiprintf_r+0x1f8>
 800888c:	9b03      	ldr	r3, [sp, #12]
 800888e:	3307      	adds	r3, #7
 8008890:	f023 0307 	bic.w	r3, r3, #7
 8008894:	3308      	adds	r3, #8
 8008896:	9303      	str	r3, [sp, #12]
 8008898:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800889a:	443b      	add	r3, r7
 800889c:	9309      	str	r3, [sp, #36]	; 0x24
 800889e:	e767      	b.n	8008770 <_vfiprintf_r+0x94>
 80088a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80088a4:	460c      	mov	r4, r1
 80088a6:	2001      	movs	r0, #1
 80088a8:	e7a5      	b.n	80087f6 <_vfiprintf_r+0x11a>
 80088aa:	2300      	movs	r3, #0
 80088ac:	3401      	adds	r4, #1
 80088ae:	9305      	str	r3, [sp, #20]
 80088b0:	4619      	mov	r1, r3
 80088b2:	f04f 0c0a 	mov.w	ip, #10
 80088b6:	4620      	mov	r0, r4
 80088b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80088bc:	3a30      	subs	r2, #48	; 0x30
 80088be:	2a09      	cmp	r2, #9
 80088c0:	d903      	bls.n	80088ca <_vfiprintf_r+0x1ee>
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d0c5      	beq.n	8008852 <_vfiprintf_r+0x176>
 80088c6:	9105      	str	r1, [sp, #20]
 80088c8:	e7c3      	b.n	8008852 <_vfiprintf_r+0x176>
 80088ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80088ce:	4604      	mov	r4, r0
 80088d0:	2301      	movs	r3, #1
 80088d2:	e7f0      	b.n	80088b6 <_vfiprintf_r+0x1da>
 80088d4:	ab03      	add	r3, sp, #12
 80088d6:	9300      	str	r3, [sp, #0]
 80088d8:	462a      	mov	r2, r5
 80088da:	4b16      	ldr	r3, [pc, #88]	; (8008934 <_vfiprintf_r+0x258>)
 80088dc:	a904      	add	r1, sp, #16
 80088de:	4630      	mov	r0, r6
 80088e0:	f7fd fdd6 	bl	8006490 <_printf_float>
 80088e4:	4607      	mov	r7, r0
 80088e6:	1c78      	adds	r0, r7, #1
 80088e8:	d1d6      	bne.n	8008898 <_vfiprintf_r+0x1bc>
 80088ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80088ec:	07d9      	lsls	r1, r3, #31
 80088ee:	d405      	bmi.n	80088fc <_vfiprintf_r+0x220>
 80088f0:	89ab      	ldrh	r3, [r5, #12]
 80088f2:	059a      	lsls	r2, r3, #22
 80088f4:	d402      	bmi.n	80088fc <_vfiprintf_r+0x220>
 80088f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80088f8:	f000 faaf 	bl	8008e5a <__retarget_lock_release_recursive>
 80088fc:	89ab      	ldrh	r3, [r5, #12]
 80088fe:	065b      	lsls	r3, r3, #25
 8008900:	f53f af12 	bmi.w	8008728 <_vfiprintf_r+0x4c>
 8008904:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008906:	e711      	b.n	800872c <_vfiprintf_r+0x50>
 8008908:	ab03      	add	r3, sp, #12
 800890a:	9300      	str	r3, [sp, #0]
 800890c:	462a      	mov	r2, r5
 800890e:	4b09      	ldr	r3, [pc, #36]	; (8008934 <_vfiprintf_r+0x258>)
 8008910:	a904      	add	r1, sp, #16
 8008912:	4630      	mov	r0, r6
 8008914:	f7fe f860 	bl	80069d8 <_printf_i>
 8008918:	e7e4      	b.n	80088e4 <_vfiprintf_r+0x208>
 800891a:	bf00      	nop
 800891c:	080095dc 	.word	0x080095dc
 8008920:	080095fc 	.word	0x080095fc
 8008924:	080095bc 	.word	0x080095bc
 8008928:	08009464 	.word	0x08009464
 800892c:	0800946e 	.word	0x0800946e
 8008930:	08006491 	.word	0x08006491
 8008934:	080086b9 	.word	0x080086b9
 8008938:	0800946a 	.word	0x0800946a

0800893c <__swbuf_r>:
 800893c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800893e:	460e      	mov	r6, r1
 8008940:	4614      	mov	r4, r2
 8008942:	4605      	mov	r5, r0
 8008944:	b118      	cbz	r0, 800894e <__swbuf_r+0x12>
 8008946:	6983      	ldr	r3, [r0, #24]
 8008948:	b90b      	cbnz	r3, 800894e <__swbuf_r+0x12>
 800894a:	f000 f9e7 	bl	8008d1c <__sinit>
 800894e:	4b21      	ldr	r3, [pc, #132]	; (80089d4 <__swbuf_r+0x98>)
 8008950:	429c      	cmp	r4, r3
 8008952:	d12b      	bne.n	80089ac <__swbuf_r+0x70>
 8008954:	686c      	ldr	r4, [r5, #4]
 8008956:	69a3      	ldr	r3, [r4, #24]
 8008958:	60a3      	str	r3, [r4, #8]
 800895a:	89a3      	ldrh	r3, [r4, #12]
 800895c:	071a      	lsls	r2, r3, #28
 800895e:	d52f      	bpl.n	80089c0 <__swbuf_r+0x84>
 8008960:	6923      	ldr	r3, [r4, #16]
 8008962:	b36b      	cbz	r3, 80089c0 <__swbuf_r+0x84>
 8008964:	6923      	ldr	r3, [r4, #16]
 8008966:	6820      	ldr	r0, [r4, #0]
 8008968:	1ac0      	subs	r0, r0, r3
 800896a:	6963      	ldr	r3, [r4, #20]
 800896c:	b2f6      	uxtb	r6, r6
 800896e:	4283      	cmp	r3, r0
 8008970:	4637      	mov	r7, r6
 8008972:	dc04      	bgt.n	800897e <__swbuf_r+0x42>
 8008974:	4621      	mov	r1, r4
 8008976:	4628      	mov	r0, r5
 8008978:	f000 f93c 	bl	8008bf4 <_fflush_r>
 800897c:	bb30      	cbnz	r0, 80089cc <__swbuf_r+0x90>
 800897e:	68a3      	ldr	r3, [r4, #8]
 8008980:	3b01      	subs	r3, #1
 8008982:	60a3      	str	r3, [r4, #8]
 8008984:	6823      	ldr	r3, [r4, #0]
 8008986:	1c5a      	adds	r2, r3, #1
 8008988:	6022      	str	r2, [r4, #0]
 800898a:	701e      	strb	r6, [r3, #0]
 800898c:	6963      	ldr	r3, [r4, #20]
 800898e:	3001      	adds	r0, #1
 8008990:	4283      	cmp	r3, r0
 8008992:	d004      	beq.n	800899e <__swbuf_r+0x62>
 8008994:	89a3      	ldrh	r3, [r4, #12]
 8008996:	07db      	lsls	r3, r3, #31
 8008998:	d506      	bpl.n	80089a8 <__swbuf_r+0x6c>
 800899a:	2e0a      	cmp	r6, #10
 800899c:	d104      	bne.n	80089a8 <__swbuf_r+0x6c>
 800899e:	4621      	mov	r1, r4
 80089a0:	4628      	mov	r0, r5
 80089a2:	f000 f927 	bl	8008bf4 <_fflush_r>
 80089a6:	b988      	cbnz	r0, 80089cc <__swbuf_r+0x90>
 80089a8:	4638      	mov	r0, r7
 80089aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089ac:	4b0a      	ldr	r3, [pc, #40]	; (80089d8 <__swbuf_r+0x9c>)
 80089ae:	429c      	cmp	r4, r3
 80089b0:	d101      	bne.n	80089b6 <__swbuf_r+0x7a>
 80089b2:	68ac      	ldr	r4, [r5, #8]
 80089b4:	e7cf      	b.n	8008956 <__swbuf_r+0x1a>
 80089b6:	4b09      	ldr	r3, [pc, #36]	; (80089dc <__swbuf_r+0xa0>)
 80089b8:	429c      	cmp	r4, r3
 80089ba:	bf08      	it	eq
 80089bc:	68ec      	ldreq	r4, [r5, #12]
 80089be:	e7ca      	b.n	8008956 <__swbuf_r+0x1a>
 80089c0:	4621      	mov	r1, r4
 80089c2:	4628      	mov	r0, r5
 80089c4:	f000 f81a 	bl	80089fc <__swsetup_r>
 80089c8:	2800      	cmp	r0, #0
 80089ca:	d0cb      	beq.n	8008964 <__swbuf_r+0x28>
 80089cc:	f04f 37ff 	mov.w	r7, #4294967295
 80089d0:	e7ea      	b.n	80089a8 <__swbuf_r+0x6c>
 80089d2:	bf00      	nop
 80089d4:	080095dc 	.word	0x080095dc
 80089d8:	080095fc 	.word	0x080095fc
 80089dc:	080095bc 	.word	0x080095bc

080089e0 <__ascii_wctomb>:
 80089e0:	b149      	cbz	r1, 80089f6 <__ascii_wctomb+0x16>
 80089e2:	2aff      	cmp	r2, #255	; 0xff
 80089e4:	bf85      	ittet	hi
 80089e6:	238a      	movhi	r3, #138	; 0x8a
 80089e8:	6003      	strhi	r3, [r0, #0]
 80089ea:	700a      	strbls	r2, [r1, #0]
 80089ec:	f04f 30ff 	movhi.w	r0, #4294967295
 80089f0:	bf98      	it	ls
 80089f2:	2001      	movls	r0, #1
 80089f4:	4770      	bx	lr
 80089f6:	4608      	mov	r0, r1
 80089f8:	4770      	bx	lr
	...

080089fc <__swsetup_r>:
 80089fc:	4b32      	ldr	r3, [pc, #200]	; (8008ac8 <__swsetup_r+0xcc>)
 80089fe:	b570      	push	{r4, r5, r6, lr}
 8008a00:	681d      	ldr	r5, [r3, #0]
 8008a02:	4606      	mov	r6, r0
 8008a04:	460c      	mov	r4, r1
 8008a06:	b125      	cbz	r5, 8008a12 <__swsetup_r+0x16>
 8008a08:	69ab      	ldr	r3, [r5, #24]
 8008a0a:	b913      	cbnz	r3, 8008a12 <__swsetup_r+0x16>
 8008a0c:	4628      	mov	r0, r5
 8008a0e:	f000 f985 	bl	8008d1c <__sinit>
 8008a12:	4b2e      	ldr	r3, [pc, #184]	; (8008acc <__swsetup_r+0xd0>)
 8008a14:	429c      	cmp	r4, r3
 8008a16:	d10f      	bne.n	8008a38 <__swsetup_r+0x3c>
 8008a18:	686c      	ldr	r4, [r5, #4]
 8008a1a:	89a3      	ldrh	r3, [r4, #12]
 8008a1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008a20:	0719      	lsls	r1, r3, #28
 8008a22:	d42c      	bmi.n	8008a7e <__swsetup_r+0x82>
 8008a24:	06dd      	lsls	r5, r3, #27
 8008a26:	d411      	bmi.n	8008a4c <__swsetup_r+0x50>
 8008a28:	2309      	movs	r3, #9
 8008a2a:	6033      	str	r3, [r6, #0]
 8008a2c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008a30:	81a3      	strh	r3, [r4, #12]
 8008a32:	f04f 30ff 	mov.w	r0, #4294967295
 8008a36:	e03e      	b.n	8008ab6 <__swsetup_r+0xba>
 8008a38:	4b25      	ldr	r3, [pc, #148]	; (8008ad0 <__swsetup_r+0xd4>)
 8008a3a:	429c      	cmp	r4, r3
 8008a3c:	d101      	bne.n	8008a42 <__swsetup_r+0x46>
 8008a3e:	68ac      	ldr	r4, [r5, #8]
 8008a40:	e7eb      	b.n	8008a1a <__swsetup_r+0x1e>
 8008a42:	4b24      	ldr	r3, [pc, #144]	; (8008ad4 <__swsetup_r+0xd8>)
 8008a44:	429c      	cmp	r4, r3
 8008a46:	bf08      	it	eq
 8008a48:	68ec      	ldreq	r4, [r5, #12]
 8008a4a:	e7e6      	b.n	8008a1a <__swsetup_r+0x1e>
 8008a4c:	0758      	lsls	r0, r3, #29
 8008a4e:	d512      	bpl.n	8008a76 <__swsetup_r+0x7a>
 8008a50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008a52:	b141      	cbz	r1, 8008a66 <__swsetup_r+0x6a>
 8008a54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a58:	4299      	cmp	r1, r3
 8008a5a:	d002      	beq.n	8008a62 <__swsetup_r+0x66>
 8008a5c:	4630      	mov	r0, r6
 8008a5e:	f7ff fb31 	bl	80080c4 <_free_r>
 8008a62:	2300      	movs	r3, #0
 8008a64:	6363      	str	r3, [r4, #52]	; 0x34
 8008a66:	89a3      	ldrh	r3, [r4, #12]
 8008a68:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008a6c:	81a3      	strh	r3, [r4, #12]
 8008a6e:	2300      	movs	r3, #0
 8008a70:	6063      	str	r3, [r4, #4]
 8008a72:	6923      	ldr	r3, [r4, #16]
 8008a74:	6023      	str	r3, [r4, #0]
 8008a76:	89a3      	ldrh	r3, [r4, #12]
 8008a78:	f043 0308 	orr.w	r3, r3, #8
 8008a7c:	81a3      	strh	r3, [r4, #12]
 8008a7e:	6923      	ldr	r3, [r4, #16]
 8008a80:	b94b      	cbnz	r3, 8008a96 <__swsetup_r+0x9a>
 8008a82:	89a3      	ldrh	r3, [r4, #12]
 8008a84:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008a88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a8c:	d003      	beq.n	8008a96 <__swsetup_r+0x9a>
 8008a8e:	4621      	mov	r1, r4
 8008a90:	4630      	mov	r0, r6
 8008a92:	f000 fa09 	bl	8008ea8 <__smakebuf_r>
 8008a96:	89a0      	ldrh	r0, [r4, #12]
 8008a98:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008a9c:	f010 0301 	ands.w	r3, r0, #1
 8008aa0:	d00a      	beq.n	8008ab8 <__swsetup_r+0xbc>
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	60a3      	str	r3, [r4, #8]
 8008aa6:	6963      	ldr	r3, [r4, #20]
 8008aa8:	425b      	negs	r3, r3
 8008aaa:	61a3      	str	r3, [r4, #24]
 8008aac:	6923      	ldr	r3, [r4, #16]
 8008aae:	b943      	cbnz	r3, 8008ac2 <__swsetup_r+0xc6>
 8008ab0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008ab4:	d1ba      	bne.n	8008a2c <__swsetup_r+0x30>
 8008ab6:	bd70      	pop	{r4, r5, r6, pc}
 8008ab8:	0781      	lsls	r1, r0, #30
 8008aba:	bf58      	it	pl
 8008abc:	6963      	ldrpl	r3, [r4, #20]
 8008abe:	60a3      	str	r3, [r4, #8]
 8008ac0:	e7f4      	b.n	8008aac <__swsetup_r+0xb0>
 8008ac2:	2000      	movs	r0, #0
 8008ac4:	e7f7      	b.n	8008ab6 <__swsetup_r+0xba>
 8008ac6:	bf00      	nop
 8008ac8:	2000000c 	.word	0x2000000c
 8008acc:	080095dc 	.word	0x080095dc
 8008ad0:	080095fc 	.word	0x080095fc
 8008ad4:	080095bc 	.word	0x080095bc

08008ad8 <abort>:
 8008ad8:	b508      	push	{r3, lr}
 8008ada:	2006      	movs	r0, #6
 8008adc:	f000 fa54 	bl	8008f88 <raise>
 8008ae0:	2001      	movs	r0, #1
 8008ae2:	f7f9 fa8d 	bl	8002000 <_exit>
	...

08008ae8 <__sflush_r>:
 8008ae8:	898a      	ldrh	r2, [r1, #12]
 8008aea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008aee:	4605      	mov	r5, r0
 8008af0:	0710      	lsls	r0, r2, #28
 8008af2:	460c      	mov	r4, r1
 8008af4:	d458      	bmi.n	8008ba8 <__sflush_r+0xc0>
 8008af6:	684b      	ldr	r3, [r1, #4]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	dc05      	bgt.n	8008b08 <__sflush_r+0x20>
 8008afc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	dc02      	bgt.n	8008b08 <__sflush_r+0x20>
 8008b02:	2000      	movs	r0, #0
 8008b04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b08:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008b0a:	2e00      	cmp	r6, #0
 8008b0c:	d0f9      	beq.n	8008b02 <__sflush_r+0x1a>
 8008b0e:	2300      	movs	r3, #0
 8008b10:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008b14:	682f      	ldr	r7, [r5, #0]
 8008b16:	602b      	str	r3, [r5, #0]
 8008b18:	d032      	beq.n	8008b80 <__sflush_r+0x98>
 8008b1a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008b1c:	89a3      	ldrh	r3, [r4, #12]
 8008b1e:	075a      	lsls	r2, r3, #29
 8008b20:	d505      	bpl.n	8008b2e <__sflush_r+0x46>
 8008b22:	6863      	ldr	r3, [r4, #4]
 8008b24:	1ac0      	subs	r0, r0, r3
 8008b26:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008b28:	b10b      	cbz	r3, 8008b2e <__sflush_r+0x46>
 8008b2a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008b2c:	1ac0      	subs	r0, r0, r3
 8008b2e:	2300      	movs	r3, #0
 8008b30:	4602      	mov	r2, r0
 8008b32:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008b34:	6a21      	ldr	r1, [r4, #32]
 8008b36:	4628      	mov	r0, r5
 8008b38:	47b0      	blx	r6
 8008b3a:	1c43      	adds	r3, r0, #1
 8008b3c:	89a3      	ldrh	r3, [r4, #12]
 8008b3e:	d106      	bne.n	8008b4e <__sflush_r+0x66>
 8008b40:	6829      	ldr	r1, [r5, #0]
 8008b42:	291d      	cmp	r1, #29
 8008b44:	d82c      	bhi.n	8008ba0 <__sflush_r+0xb8>
 8008b46:	4a2a      	ldr	r2, [pc, #168]	; (8008bf0 <__sflush_r+0x108>)
 8008b48:	40ca      	lsrs	r2, r1
 8008b4a:	07d6      	lsls	r6, r2, #31
 8008b4c:	d528      	bpl.n	8008ba0 <__sflush_r+0xb8>
 8008b4e:	2200      	movs	r2, #0
 8008b50:	6062      	str	r2, [r4, #4]
 8008b52:	04d9      	lsls	r1, r3, #19
 8008b54:	6922      	ldr	r2, [r4, #16]
 8008b56:	6022      	str	r2, [r4, #0]
 8008b58:	d504      	bpl.n	8008b64 <__sflush_r+0x7c>
 8008b5a:	1c42      	adds	r2, r0, #1
 8008b5c:	d101      	bne.n	8008b62 <__sflush_r+0x7a>
 8008b5e:	682b      	ldr	r3, [r5, #0]
 8008b60:	b903      	cbnz	r3, 8008b64 <__sflush_r+0x7c>
 8008b62:	6560      	str	r0, [r4, #84]	; 0x54
 8008b64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008b66:	602f      	str	r7, [r5, #0]
 8008b68:	2900      	cmp	r1, #0
 8008b6a:	d0ca      	beq.n	8008b02 <__sflush_r+0x1a>
 8008b6c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008b70:	4299      	cmp	r1, r3
 8008b72:	d002      	beq.n	8008b7a <__sflush_r+0x92>
 8008b74:	4628      	mov	r0, r5
 8008b76:	f7ff faa5 	bl	80080c4 <_free_r>
 8008b7a:	2000      	movs	r0, #0
 8008b7c:	6360      	str	r0, [r4, #52]	; 0x34
 8008b7e:	e7c1      	b.n	8008b04 <__sflush_r+0x1c>
 8008b80:	6a21      	ldr	r1, [r4, #32]
 8008b82:	2301      	movs	r3, #1
 8008b84:	4628      	mov	r0, r5
 8008b86:	47b0      	blx	r6
 8008b88:	1c41      	adds	r1, r0, #1
 8008b8a:	d1c7      	bne.n	8008b1c <__sflush_r+0x34>
 8008b8c:	682b      	ldr	r3, [r5, #0]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d0c4      	beq.n	8008b1c <__sflush_r+0x34>
 8008b92:	2b1d      	cmp	r3, #29
 8008b94:	d001      	beq.n	8008b9a <__sflush_r+0xb2>
 8008b96:	2b16      	cmp	r3, #22
 8008b98:	d101      	bne.n	8008b9e <__sflush_r+0xb6>
 8008b9a:	602f      	str	r7, [r5, #0]
 8008b9c:	e7b1      	b.n	8008b02 <__sflush_r+0x1a>
 8008b9e:	89a3      	ldrh	r3, [r4, #12]
 8008ba0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ba4:	81a3      	strh	r3, [r4, #12]
 8008ba6:	e7ad      	b.n	8008b04 <__sflush_r+0x1c>
 8008ba8:	690f      	ldr	r7, [r1, #16]
 8008baa:	2f00      	cmp	r7, #0
 8008bac:	d0a9      	beq.n	8008b02 <__sflush_r+0x1a>
 8008bae:	0793      	lsls	r3, r2, #30
 8008bb0:	680e      	ldr	r6, [r1, #0]
 8008bb2:	bf08      	it	eq
 8008bb4:	694b      	ldreq	r3, [r1, #20]
 8008bb6:	600f      	str	r7, [r1, #0]
 8008bb8:	bf18      	it	ne
 8008bba:	2300      	movne	r3, #0
 8008bbc:	eba6 0807 	sub.w	r8, r6, r7
 8008bc0:	608b      	str	r3, [r1, #8]
 8008bc2:	f1b8 0f00 	cmp.w	r8, #0
 8008bc6:	dd9c      	ble.n	8008b02 <__sflush_r+0x1a>
 8008bc8:	6a21      	ldr	r1, [r4, #32]
 8008bca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008bcc:	4643      	mov	r3, r8
 8008bce:	463a      	mov	r2, r7
 8008bd0:	4628      	mov	r0, r5
 8008bd2:	47b0      	blx	r6
 8008bd4:	2800      	cmp	r0, #0
 8008bd6:	dc06      	bgt.n	8008be6 <__sflush_r+0xfe>
 8008bd8:	89a3      	ldrh	r3, [r4, #12]
 8008bda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008bde:	81a3      	strh	r3, [r4, #12]
 8008be0:	f04f 30ff 	mov.w	r0, #4294967295
 8008be4:	e78e      	b.n	8008b04 <__sflush_r+0x1c>
 8008be6:	4407      	add	r7, r0
 8008be8:	eba8 0800 	sub.w	r8, r8, r0
 8008bec:	e7e9      	b.n	8008bc2 <__sflush_r+0xda>
 8008bee:	bf00      	nop
 8008bf0:	20400001 	.word	0x20400001

08008bf4 <_fflush_r>:
 8008bf4:	b538      	push	{r3, r4, r5, lr}
 8008bf6:	690b      	ldr	r3, [r1, #16]
 8008bf8:	4605      	mov	r5, r0
 8008bfa:	460c      	mov	r4, r1
 8008bfc:	b913      	cbnz	r3, 8008c04 <_fflush_r+0x10>
 8008bfe:	2500      	movs	r5, #0
 8008c00:	4628      	mov	r0, r5
 8008c02:	bd38      	pop	{r3, r4, r5, pc}
 8008c04:	b118      	cbz	r0, 8008c0e <_fflush_r+0x1a>
 8008c06:	6983      	ldr	r3, [r0, #24]
 8008c08:	b90b      	cbnz	r3, 8008c0e <_fflush_r+0x1a>
 8008c0a:	f000 f887 	bl	8008d1c <__sinit>
 8008c0e:	4b14      	ldr	r3, [pc, #80]	; (8008c60 <_fflush_r+0x6c>)
 8008c10:	429c      	cmp	r4, r3
 8008c12:	d11b      	bne.n	8008c4c <_fflush_r+0x58>
 8008c14:	686c      	ldr	r4, [r5, #4]
 8008c16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d0ef      	beq.n	8008bfe <_fflush_r+0xa>
 8008c1e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008c20:	07d0      	lsls	r0, r2, #31
 8008c22:	d404      	bmi.n	8008c2e <_fflush_r+0x3a>
 8008c24:	0599      	lsls	r1, r3, #22
 8008c26:	d402      	bmi.n	8008c2e <_fflush_r+0x3a>
 8008c28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c2a:	f000 f915 	bl	8008e58 <__retarget_lock_acquire_recursive>
 8008c2e:	4628      	mov	r0, r5
 8008c30:	4621      	mov	r1, r4
 8008c32:	f7ff ff59 	bl	8008ae8 <__sflush_r>
 8008c36:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008c38:	07da      	lsls	r2, r3, #31
 8008c3a:	4605      	mov	r5, r0
 8008c3c:	d4e0      	bmi.n	8008c00 <_fflush_r+0xc>
 8008c3e:	89a3      	ldrh	r3, [r4, #12]
 8008c40:	059b      	lsls	r3, r3, #22
 8008c42:	d4dd      	bmi.n	8008c00 <_fflush_r+0xc>
 8008c44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c46:	f000 f908 	bl	8008e5a <__retarget_lock_release_recursive>
 8008c4a:	e7d9      	b.n	8008c00 <_fflush_r+0xc>
 8008c4c:	4b05      	ldr	r3, [pc, #20]	; (8008c64 <_fflush_r+0x70>)
 8008c4e:	429c      	cmp	r4, r3
 8008c50:	d101      	bne.n	8008c56 <_fflush_r+0x62>
 8008c52:	68ac      	ldr	r4, [r5, #8]
 8008c54:	e7df      	b.n	8008c16 <_fflush_r+0x22>
 8008c56:	4b04      	ldr	r3, [pc, #16]	; (8008c68 <_fflush_r+0x74>)
 8008c58:	429c      	cmp	r4, r3
 8008c5a:	bf08      	it	eq
 8008c5c:	68ec      	ldreq	r4, [r5, #12]
 8008c5e:	e7da      	b.n	8008c16 <_fflush_r+0x22>
 8008c60:	080095dc 	.word	0x080095dc
 8008c64:	080095fc 	.word	0x080095fc
 8008c68:	080095bc 	.word	0x080095bc

08008c6c <std>:
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	b510      	push	{r4, lr}
 8008c70:	4604      	mov	r4, r0
 8008c72:	e9c0 3300 	strd	r3, r3, [r0]
 8008c76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c7a:	6083      	str	r3, [r0, #8]
 8008c7c:	8181      	strh	r1, [r0, #12]
 8008c7e:	6643      	str	r3, [r0, #100]	; 0x64
 8008c80:	81c2      	strh	r2, [r0, #14]
 8008c82:	6183      	str	r3, [r0, #24]
 8008c84:	4619      	mov	r1, r3
 8008c86:	2208      	movs	r2, #8
 8008c88:	305c      	adds	r0, #92	; 0x5c
 8008c8a:	f7fd fb59 	bl	8006340 <memset>
 8008c8e:	4b05      	ldr	r3, [pc, #20]	; (8008ca4 <std+0x38>)
 8008c90:	6263      	str	r3, [r4, #36]	; 0x24
 8008c92:	4b05      	ldr	r3, [pc, #20]	; (8008ca8 <std+0x3c>)
 8008c94:	62a3      	str	r3, [r4, #40]	; 0x28
 8008c96:	4b05      	ldr	r3, [pc, #20]	; (8008cac <std+0x40>)
 8008c98:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008c9a:	4b05      	ldr	r3, [pc, #20]	; (8008cb0 <std+0x44>)
 8008c9c:	6224      	str	r4, [r4, #32]
 8008c9e:	6323      	str	r3, [r4, #48]	; 0x30
 8008ca0:	bd10      	pop	{r4, pc}
 8008ca2:	bf00      	nop
 8008ca4:	08008fc1 	.word	0x08008fc1
 8008ca8:	08008fe3 	.word	0x08008fe3
 8008cac:	0800901b 	.word	0x0800901b
 8008cb0:	0800903f 	.word	0x0800903f

08008cb4 <_cleanup_r>:
 8008cb4:	4901      	ldr	r1, [pc, #4]	; (8008cbc <_cleanup_r+0x8>)
 8008cb6:	f000 b8af 	b.w	8008e18 <_fwalk_reent>
 8008cba:	bf00      	nop
 8008cbc:	08008bf5 	.word	0x08008bf5

08008cc0 <__sfmoreglue>:
 8008cc0:	b570      	push	{r4, r5, r6, lr}
 8008cc2:	2268      	movs	r2, #104	; 0x68
 8008cc4:	1e4d      	subs	r5, r1, #1
 8008cc6:	4355      	muls	r5, r2
 8008cc8:	460e      	mov	r6, r1
 8008cca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008cce:	f7ff fa65 	bl	800819c <_malloc_r>
 8008cd2:	4604      	mov	r4, r0
 8008cd4:	b140      	cbz	r0, 8008ce8 <__sfmoreglue+0x28>
 8008cd6:	2100      	movs	r1, #0
 8008cd8:	e9c0 1600 	strd	r1, r6, [r0]
 8008cdc:	300c      	adds	r0, #12
 8008cde:	60a0      	str	r0, [r4, #8]
 8008ce0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008ce4:	f7fd fb2c 	bl	8006340 <memset>
 8008ce8:	4620      	mov	r0, r4
 8008cea:	bd70      	pop	{r4, r5, r6, pc}

08008cec <__sfp_lock_acquire>:
 8008cec:	4801      	ldr	r0, [pc, #4]	; (8008cf4 <__sfp_lock_acquire+0x8>)
 8008cee:	f000 b8b3 	b.w	8008e58 <__retarget_lock_acquire_recursive>
 8008cf2:	bf00      	nop
 8008cf4:	2000060d 	.word	0x2000060d

08008cf8 <__sfp_lock_release>:
 8008cf8:	4801      	ldr	r0, [pc, #4]	; (8008d00 <__sfp_lock_release+0x8>)
 8008cfa:	f000 b8ae 	b.w	8008e5a <__retarget_lock_release_recursive>
 8008cfe:	bf00      	nop
 8008d00:	2000060d 	.word	0x2000060d

08008d04 <__sinit_lock_acquire>:
 8008d04:	4801      	ldr	r0, [pc, #4]	; (8008d0c <__sinit_lock_acquire+0x8>)
 8008d06:	f000 b8a7 	b.w	8008e58 <__retarget_lock_acquire_recursive>
 8008d0a:	bf00      	nop
 8008d0c:	2000060e 	.word	0x2000060e

08008d10 <__sinit_lock_release>:
 8008d10:	4801      	ldr	r0, [pc, #4]	; (8008d18 <__sinit_lock_release+0x8>)
 8008d12:	f000 b8a2 	b.w	8008e5a <__retarget_lock_release_recursive>
 8008d16:	bf00      	nop
 8008d18:	2000060e 	.word	0x2000060e

08008d1c <__sinit>:
 8008d1c:	b510      	push	{r4, lr}
 8008d1e:	4604      	mov	r4, r0
 8008d20:	f7ff fff0 	bl	8008d04 <__sinit_lock_acquire>
 8008d24:	69a3      	ldr	r3, [r4, #24]
 8008d26:	b11b      	cbz	r3, 8008d30 <__sinit+0x14>
 8008d28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d2c:	f7ff bff0 	b.w	8008d10 <__sinit_lock_release>
 8008d30:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008d34:	6523      	str	r3, [r4, #80]	; 0x50
 8008d36:	4b13      	ldr	r3, [pc, #76]	; (8008d84 <__sinit+0x68>)
 8008d38:	4a13      	ldr	r2, [pc, #76]	; (8008d88 <__sinit+0x6c>)
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	62a2      	str	r2, [r4, #40]	; 0x28
 8008d3e:	42a3      	cmp	r3, r4
 8008d40:	bf04      	itt	eq
 8008d42:	2301      	moveq	r3, #1
 8008d44:	61a3      	streq	r3, [r4, #24]
 8008d46:	4620      	mov	r0, r4
 8008d48:	f000 f820 	bl	8008d8c <__sfp>
 8008d4c:	6060      	str	r0, [r4, #4]
 8008d4e:	4620      	mov	r0, r4
 8008d50:	f000 f81c 	bl	8008d8c <__sfp>
 8008d54:	60a0      	str	r0, [r4, #8]
 8008d56:	4620      	mov	r0, r4
 8008d58:	f000 f818 	bl	8008d8c <__sfp>
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	60e0      	str	r0, [r4, #12]
 8008d60:	2104      	movs	r1, #4
 8008d62:	6860      	ldr	r0, [r4, #4]
 8008d64:	f7ff ff82 	bl	8008c6c <std>
 8008d68:	68a0      	ldr	r0, [r4, #8]
 8008d6a:	2201      	movs	r2, #1
 8008d6c:	2109      	movs	r1, #9
 8008d6e:	f7ff ff7d 	bl	8008c6c <std>
 8008d72:	68e0      	ldr	r0, [r4, #12]
 8008d74:	2202      	movs	r2, #2
 8008d76:	2112      	movs	r1, #18
 8008d78:	f7ff ff78 	bl	8008c6c <std>
 8008d7c:	2301      	movs	r3, #1
 8008d7e:	61a3      	str	r3, [r4, #24]
 8008d80:	e7d2      	b.n	8008d28 <__sinit+0xc>
 8008d82:	bf00      	nop
 8008d84:	08009240 	.word	0x08009240
 8008d88:	08008cb5 	.word	0x08008cb5

08008d8c <__sfp>:
 8008d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d8e:	4607      	mov	r7, r0
 8008d90:	f7ff ffac 	bl	8008cec <__sfp_lock_acquire>
 8008d94:	4b1e      	ldr	r3, [pc, #120]	; (8008e10 <__sfp+0x84>)
 8008d96:	681e      	ldr	r6, [r3, #0]
 8008d98:	69b3      	ldr	r3, [r6, #24]
 8008d9a:	b913      	cbnz	r3, 8008da2 <__sfp+0x16>
 8008d9c:	4630      	mov	r0, r6
 8008d9e:	f7ff ffbd 	bl	8008d1c <__sinit>
 8008da2:	3648      	adds	r6, #72	; 0x48
 8008da4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008da8:	3b01      	subs	r3, #1
 8008daa:	d503      	bpl.n	8008db4 <__sfp+0x28>
 8008dac:	6833      	ldr	r3, [r6, #0]
 8008dae:	b30b      	cbz	r3, 8008df4 <__sfp+0x68>
 8008db0:	6836      	ldr	r6, [r6, #0]
 8008db2:	e7f7      	b.n	8008da4 <__sfp+0x18>
 8008db4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008db8:	b9d5      	cbnz	r5, 8008df0 <__sfp+0x64>
 8008dba:	4b16      	ldr	r3, [pc, #88]	; (8008e14 <__sfp+0x88>)
 8008dbc:	60e3      	str	r3, [r4, #12]
 8008dbe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008dc2:	6665      	str	r5, [r4, #100]	; 0x64
 8008dc4:	f000 f847 	bl	8008e56 <__retarget_lock_init_recursive>
 8008dc8:	f7ff ff96 	bl	8008cf8 <__sfp_lock_release>
 8008dcc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008dd0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008dd4:	6025      	str	r5, [r4, #0]
 8008dd6:	61a5      	str	r5, [r4, #24]
 8008dd8:	2208      	movs	r2, #8
 8008dda:	4629      	mov	r1, r5
 8008ddc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008de0:	f7fd faae 	bl	8006340 <memset>
 8008de4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008de8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008dec:	4620      	mov	r0, r4
 8008dee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008df0:	3468      	adds	r4, #104	; 0x68
 8008df2:	e7d9      	b.n	8008da8 <__sfp+0x1c>
 8008df4:	2104      	movs	r1, #4
 8008df6:	4638      	mov	r0, r7
 8008df8:	f7ff ff62 	bl	8008cc0 <__sfmoreglue>
 8008dfc:	4604      	mov	r4, r0
 8008dfe:	6030      	str	r0, [r6, #0]
 8008e00:	2800      	cmp	r0, #0
 8008e02:	d1d5      	bne.n	8008db0 <__sfp+0x24>
 8008e04:	f7ff ff78 	bl	8008cf8 <__sfp_lock_release>
 8008e08:	230c      	movs	r3, #12
 8008e0a:	603b      	str	r3, [r7, #0]
 8008e0c:	e7ee      	b.n	8008dec <__sfp+0x60>
 8008e0e:	bf00      	nop
 8008e10:	08009240 	.word	0x08009240
 8008e14:	ffff0001 	.word	0xffff0001

08008e18 <_fwalk_reent>:
 8008e18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e1c:	4606      	mov	r6, r0
 8008e1e:	4688      	mov	r8, r1
 8008e20:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008e24:	2700      	movs	r7, #0
 8008e26:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008e2a:	f1b9 0901 	subs.w	r9, r9, #1
 8008e2e:	d505      	bpl.n	8008e3c <_fwalk_reent+0x24>
 8008e30:	6824      	ldr	r4, [r4, #0]
 8008e32:	2c00      	cmp	r4, #0
 8008e34:	d1f7      	bne.n	8008e26 <_fwalk_reent+0xe>
 8008e36:	4638      	mov	r0, r7
 8008e38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e3c:	89ab      	ldrh	r3, [r5, #12]
 8008e3e:	2b01      	cmp	r3, #1
 8008e40:	d907      	bls.n	8008e52 <_fwalk_reent+0x3a>
 8008e42:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008e46:	3301      	adds	r3, #1
 8008e48:	d003      	beq.n	8008e52 <_fwalk_reent+0x3a>
 8008e4a:	4629      	mov	r1, r5
 8008e4c:	4630      	mov	r0, r6
 8008e4e:	47c0      	blx	r8
 8008e50:	4307      	orrs	r7, r0
 8008e52:	3568      	adds	r5, #104	; 0x68
 8008e54:	e7e9      	b.n	8008e2a <_fwalk_reent+0x12>

08008e56 <__retarget_lock_init_recursive>:
 8008e56:	4770      	bx	lr

08008e58 <__retarget_lock_acquire_recursive>:
 8008e58:	4770      	bx	lr

08008e5a <__retarget_lock_release_recursive>:
 8008e5a:	4770      	bx	lr

08008e5c <__swhatbuf_r>:
 8008e5c:	b570      	push	{r4, r5, r6, lr}
 8008e5e:	460e      	mov	r6, r1
 8008e60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e64:	2900      	cmp	r1, #0
 8008e66:	b096      	sub	sp, #88	; 0x58
 8008e68:	4614      	mov	r4, r2
 8008e6a:	461d      	mov	r5, r3
 8008e6c:	da08      	bge.n	8008e80 <__swhatbuf_r+0x24>
 8008e6e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008e72:	2200      	movs	r2, #0
 8008e74:	602a      	str	r2, [r5, #0]
 8008e76:	061a      	lsls	r2, r3, #24
 8008e78:	d410      	bmi.n	8008e9c <__swhatbuf_r+0x40>
 8008e7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e7e:	e00e      	b.n	8008e9e <__swhatbuf_r+0x42>
 8008e80:	466a      	mov	r2, sp
 8008e82:	f000 f903 	bl	800908c <_fstat_r>
 8008e86:	2800      	cmp	r0, #0
 8008e88:	dbf1      	blt.n	8008e6e <__swhatbuf_r+0x12>
 8008e8a:	9a01      	ldr	r2, [sp, #4]
 8008e8c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008e90:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008e94:	425a      	negs	r2, r3
 8008e96:	415a      	adcs	r2, r3
 8008e98:	602a      	str	r2, [r5, #0]
 8008e9a:	e7ee      	b.n	8008e7a <__swhatbuf_r+0x1e>
 8008e9c:	2340      	movs	r3, #64	; 0x40
 8008e9e:	2000      	movs	r0, #0
 8008ea0:	6023      	str	r3, [r4, #0]
 8008ea2:	b016      	add	sp, #88	; 0x58
 8008ea4:	bd70      	pop	{r4, r5, r6, pc}
	...

08008ea8 <__smakebuf_r>:
 8008ea8:	898b      	ldrh	r3, [r1, #12]
 8008eaa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008eac:	079d      	lsls	r5, r3, #30
 8008eae:	4606      	mov	r6, r0
 8008eb0:	460c      	mov	r4, r1
 8008eb2:	d507      	bpl.n	8008ec4 <__smakebuf_r+0x1c>
 8008eb4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008eb8:	6023      	str	r3, [r4, #0]
 8008eba:	6123      	str	r3, [r4, #16]
 8008ebc:	2301      	movs	r3, #1
 8008ebe:	6163      	str	r3, [r4, #20]
 8008ec0:	b002      	add	sp, #8
 8008ec2:	bd70      	pop	{r4, r5, r6, pc}
 8008ec4:	ab01      	add	r3, sp, #4
 8008ec6:	466a      	mov	r2, sp
 8008ec8:	f7ff ffc8 	bl	8008e5c <__swhatbuf_r>
 8008ecc:	9900      	ldr	r1, [sp, #0]
 8008ece:	4605      	mov	r5, r0
 8008ed0:	4630      	mov	r0, r6
 8008ed2:	f7ff f963 	bl	800819c <_malloc_r>
 8008ed6:	b948      	cbnz	r0, 8008eec <__smakebuf_r+0x44>
 8008ed8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008edc:	059a      	lsls	r2, r3, #22
 8008ede:	d4ef      	bmi.n	8008ec0 <__smakebuf_r+0x18>
 8008ee0:	f023 0303 	bic.w	r3, r3, #3
 8008ee4:	f043 0302 	orr.w	r3, r3, #2
 8008ee8:	81a3      	strh	r3, [r4, #12]
 8008eea:	e7e3      	b.n	8008eb4 <__smakebuf_r+0xc>
 8008eec:	4b0d      	ldr	r3, [pc, #52]	; (8008f24 <__smakebuf_r+0x7c>)
 8008eee:	62b3      	str	r3, [r6, #40]	; 0x28
 8008ef0:	89a3      	ldrh	r3, [r4, #12]
 8008ef2:	6020      	str	r0, [r4, #0]
 8008ef4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ef8:	81a3      	strh	r3, [r4, #12]
 8008efa:	9b00      	ldr	r3, [sp, #0]
 8008efc:	6163      	str	r3, [r4, #20]
 8008efe:	9b01      	ldr	r3, [sp, #4]
 8008f00:	6120      	str	r0, [r4, #16]
 8008f02:	b15b      	cbz	r3, 8008f1c <__smakebuf_r+0x74>
 8008f04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f08:	4630      	mov	r0, r6
 8008f0a:	f000 f8d1 	bl	80090b0 <_isatty_r>
 8008f0e:	b128      	cbz	r0, 8008f1c <__smakebuf_r+0x74>
 8008f10:	89a3      	ldrh	r3, [r4, #12]
 8008f12:	f023 0303 	bic.w	r3, r3, #3
 8008f16:	f043 0301 	orr.w	r3, r3, #1
 8008f1a:	81a3      	strh	r3, [r4, #12]
 8008f1c:	89a0      	ldrh	r0, [r4, #12]
 8008f1e:	4305      	orrs	r5, r0
 8008f20:	81a5      	strh	r5, [r4, #12]
 8008f22:	e7cd      	b.n	8008ec0 <__smakebuf_r+0x18>
 8008f24:	08008cb5 	.word	0x08008cb5

08008f28 <_malloc_usable_size_r>:
 8008f28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f2c:	1f18      	subs	r0, r3, #4
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	bfbc      	itt	lt
 8008f32:	580b      	ldrlt	r3, [r1, r0]
 8008f34:	18c0      	addlt	r0, r0, r3
 8008f36:	4770      	bx	lr

08008f38 <_raise_r>:
 8008f38:	291f      	cmp	r1, #31
 8008f3a:	b538      	push	{r3, r4, r5, lr}
 8008f3c:	4604      	mov	r4, r0
 8008f3e:	460d      	mov	r5, r1
 8008f40:	d904      	bls.n	8008f4c <_raise_r+0x14>
 8008f42:	2316      	movs	r3, #22
 8008f44:	6003      	str	r3, [r0, #0]
 8008f46:	f04f 30ff 	mov.w	r0, #4294967295
 8008f4a:	bd38      	pop	{r3, r4, r5, pc}
 8008f4c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008f4e:	b112      	cbz	r2, 8008f56 <_raise_r+0x1e>
 8008f50:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008f54:	b94b      	cbnz	r3, 8008f6a <_raise_r+0x32>
 8008f56:	4620      	mov	r0, r4
 8008f58:	f000 f830 	bl	8008fbc <_getpid_r>
 8008f5c:	462a      	mov	r2, r5
 8008f5e:	4601      	mov	r1, r0
 8008f60:	4620      	mov	r0, r4
 8008f62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f66:	f000 b817 	b.w	8008f98 <_kill_r>
 8008f6a:	2b01      	cmp	r3, #1
 8008f6c:	d00a      	beq.n	8008f84 <_raise_r+0x4c>
 8008f6e:	1c59      	adds	r1, r3, #1
 8008f70:	d103      	bne.n	8008f7a <_raise_r+0x42>
 8008f72:	2316      	movs	r3, #22
 8008f74:	6003      	str	r3, [r0, #0]
 8008f76:	2001      	movs	r0, #1
 8008f78:	e7e7      	b.n	8008f4a <_raise_r+0x12>
 8008f7a:	2400      	movs	r4, #0
 8008f7c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008f80:	4628      	mov	r0, r5
 8008f82:	4798      	blx	r3
 8008f84:	2000      	movs	r0, #0
 8008f86:	e7e0      	b.n	8008f4a <_raise_r+0x12>

08008f88 <raise>:
 8008f88:	4b02      	ldr	r3, [pc, #8]	; (8008f94 <raise+0xc>)
 8008f8a:	4601      	mov	r1, r0
 8008f8c:	6818      	ldr	r0, [r3, #0]
 8008f8e:	f7ff bfd3 	b.w	8008f38 <_raise_r>
 8008f92:	bf00      	nop
 8008f94:	2000000c 	.word	0x2000000c

08008f98 <_kill_r>:
 8008f98:	b538      	push	{r3, r4, r5, lr}
 8008f9a:	4d07      	ldr	r5, [pc, #28]	; (8008fb8 <_kill_r+0x20>)
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	4604      	mov	r4, r0
 8008fa0:	4608      	mov	r0, r1
 8008fa2:	4611      	mov	r1, r2
 8008fa4:	602b      	str	r3, [r5, #0]
 8008fa6:	f7f9 f81b 	bl	8001fe0 <_kill>
 8008faa:	1c43      	adds	r3, r0, #1
 8008fac:	d102      	bne.n	8008fb4 <_kill_r+0x1c>
 8008fae:	682b      	ldr	r3, [r5, #0]
 8008fb0:	b103      	cbz	r3, 8008fb4 <_kill_r+0x1c>
 8008fb2:	6023      	str	r3, [r4, #0]
 8008fb4:	bd38      	pop	{r3, r4, r5, pc}
 8008fb6:	bf00      	nop
 8008fb8:	20000608 	.word	0x20000608

08008fbc <_getpid_r>:
 8008fbc:	f7f9 b808 	b.w	8001fd0 <_getpid>

08008fc0 <__sread>:
 8008fc0:	b510      	push	{r4, lr}
 8008fc2:	460c      	mov	r4, r1
 8008fc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fc8:	f000 f894 	bl	80090f4 <_read_r>
 8008fcc:	2800      	cmp	r0, #0
 8008fce:	bfab      	itete	ge
 8008fd0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008fd2:	89a3      	ldrhlt	r3, [r4, #12]
 8008fd4:	181b      	addge	r3, r3, r0
 8008fd6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008fda:	bfac      	ite	ge
 8008fdc:	6563      	strge	r3, [r4, #84]	; 0x54
 8008fde:	81a3      	strhlt	r3, [r4, #12]
 8008fe0:	bd10      	pop	{r4, pc}

08008fe2 <__swrite>:
 8008fe2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fe6:	461f      	mov	r7, r3
 8008fe8:	898b      	ldrh	r3, [r1, #12]
 8008fea:	05db      	lsls	r3, r3, #23
 8008fec:	4605      	mov	r5, r0
 8008fee:	460c      	mov	r4, r1
 8008ff0:	4616      	mov	r6, r2
 8008ff2:	d505      	bpl.n	8009000 <__swrite+0x1e>
 8008ff4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ff8:	2302      	movs	r3, #2
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	f000 f868 	bl	80090d0 <_lseek_r>
 8009000:	89a3      	ldrh	r3, [r4, #12]
 8009002:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009006:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800900a:	81a3      	strh	r3, [r4, #12]
 800900c:	4632      	mov	r2, r6
 800900e:	463b      	mov	r3, r7
 8009010:	4628      	mov	r0, r5
 8009012:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009016:	f000 b817 	b.w	8009048 <_write_r>

0800901a <__sseek>:
 800901a:	b510      	push	{r4, lr}
 800901c:	460c      	mov	r4, r1
 800901e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009022:	f000 f855 	bl	80090d0 <_lseek_r>
 8009026:	1c43      	adds	r3, r0, #1
 8009028:	89a3      	ldrh	r3, [r4, #12]
 800902a:	bf15      	itete	ne
 800902c:	6560      	strne	r0, [r4, #84]	; 0x54
 800902e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009032:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009036:	81a3      	strheq	r3, [r4, #12]
 8009038:	bf18      	it	ne
 800903a:	81a3      	strhne	r3, [r4, #12]
 800903c:	bd10      	pop	{r4, pc}

0800903e <__sclose>:
 800903e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009042:	f000 b813 	b.w	800906c <_close_r>
	...

08009048 <_write_r>:
 8009048:	b538      	push	{r3, r4, r5, lr}
 800904a:	4d07      	ldr	r5, [pc, #28]	; (8009068 <_write_r+0x20>)
 800904c:	4604      	mov	r4, r0
 800904e:	4608      	mov	r0, r1
 8009050:	4611      	mov	r1, r2
 8009052:	2200      	movs	r2, #0
 8009054:	602a      	str	r2, [r5, #0]
 8009056:	461a      	mov	r2, r3
 8009058:	f7f8 fff9 	bl	800204e <_write>
 800905c:	1c43      	adds	r3, r0, #1
 800905e:	d102      	bne.n	8009066 <_write_r+0x1e>
 8009060:	682b      	ldr	r3, [r5, #0]
 8009062:	b103      	cbz	r3, 8009066 <_write_r+0x1e>
 8009064:	6023      	str	r3, [r4, #0]
 8009066:	bd38      	pop	{r3, r4, r5, pc}
 8009068:	20000608 	.word	0x20000608

0800906c <_close_r>:
 800906c:	b538      	push	{r3, r4, r5, lr}
 800906e:	4d06      	ldr	r5, [pc, #24]	; (8009088 <_close_r+0x1c>)
 8009070:	2300      	movs	r3, #0
 8009072:	4604      	mov	r4, r0
 8009074:	4608      	mov	r0, r1
 8009076:	602b      	str	r3, [r5, #0]
 8009078:	f7f9 f805 	bl	8002086 <_close>
 800907c:	1c43      	adds	r3, r0, #1
 800907e:	d102      	bne.n	8009086 <_close_r+0x1a>
 8009080:	682b      	ldr	r3, [r5, #0]
 8009082:	b103      	cbz	r3, 8009086 <_close_r+0x1a>
 8009084:	6023      	str	r3, [r4, #0]
 8009086:	bd38      	pop	{r3, r4, r5, pc}
 8009088:	20000608 	.word	0x20000608

0800908c <_fstat_r>:
 800908c:	b538      	push	{r3, r4, r5, lr}
 800908e:	4d07      	ldr	r5, [pc, #28]	; (80090ac <_fstat_r+0x20>)
 8009090:	2300      	movs	r3, #0
 8009092:	4604      	mov	r4, r0
 8009094:	4608      	mov	r0, r1
 8009096:	4611      	mov	r1, r2
 8009098:	602b      	str	r3, [r5, #0]
 800909a:	f7f9 f800 	bl	800209e <_fstat>
 800909e:	1c43      	adds	r3, r0, #1
 80090a0:	d102      	bne.n	80090a8 <_fstat_r+0x1c>
 80090a2:	682b      	ldr	r3, [r5, #0]
 80090a4:	b103      	cbz	r3, 80090a8 <_fstat_r+0x1c>
 80090a6:	6023      	str	r3, [r4, #0]
 80090a8:	bd38      	pop	{r3, r4, r5, pc}
 80090aa:	bf00      	nop
 80090ac:	20000608 	.word	0x20000608

080090b0 <_isatty_r>:
 80090b0:	b538      	push	{r3, r4, r5, lr}
 80090b2:	4d06      	ldr	r5, [pc, #24]	; (80090cc <_isatty_r+0x1c>)
 80090b4:	2300      	movs	r3, #0
 80090b6:	4604      	mov	r4, r0
 80090b8:	4608      	mov	r0, r1
 80090ba:	602b      	str	r3, [r5, #0]
 80090bc:	f7f8 ffff 	bl	80020be <_isatty>
 80090c0:	1c43      	adds	r3, r0, #1
 80090c2:	d102      	bne.n	80090ca <_isatty_r+0x1a>
 80090c4:	682b      	ldr	r3, [r5, #0]
 80090c6:	b103      	cbz	r3, 80090ca <_isatty_r+0x1a>
 80090c8:	6023      	str	r3, [r4, #0]
 80090ca:	bd38      	pop	{r3, r4, r5, pc}
 80090cc:	20000608 	.word	0x20000608

080090d0 <_lseek_r>:
 80090d0:	b538      	push	{r3, r4, r5, lr}
 80090d2:	4d07      	ldr	r5, [pc, #28]	; (80090f0 <_lseek_r+0x20>)
 80090d4:	4604      	mov	r4, r0
 80090d6:	4608      	mov	r0, r1
 80090d8:	4611      	mov	r1, r2
 80090da:	2200      	movs	r2, #0
 80090dc:	602a      	str	r2, [r5, #0]
 80090de:	461a      	mov	r2, r3
 80090e0:	f7f8 fff8 	bl	80020d4 <_lseek>
 80090e4:	1c43      	adds	r3, r0, #1
 80090e6:	d102      	bne.n	80090ee <_lseek_r+0x1e>
 80090e8:	682b      	ldr	r3, [r5, #0]
 80090ea:	b103      	cbz	r3, 80090ee <_lseek_r+0x1e>
 80090ec:	6023      	str	r3, [r4, #0]
 80090ee:	bd38      	pop	{r3, r4, r5, pc}
 80090f0:	20000608 	.word	0x20000608

080090f4 <_read_r>:
 80090f4:	b538      	push	{r3, r4, r5, lr}
 80090f6:	4d07      	ldr	r5, [pc, #28]	; (8009114 <_read_r+0x20>)
 80090f8:	4604      	mov	r4, r0
 80090fa:	4608      	mov	r0, r1
 80090fc:	4611      	mov	r1, r2
 80090fe:	2200      	movs	r2, #0
 8009100:	602a      	str	r2, [r5, #0]
 8009102:	461a      	mov	r2, r3
 8009104:	f7f8 ff86 	bl	8002014 <_read>
 8009108:	1c43      	adds	r3, r0, #1
 800910a:	d102      	bne.n	8009112 <_read_r+0x1e>
 800910c:	682b      	ldr	r3, [r5, #0]
 800910e:	b103      	cbz	r3, 8009112 <_read_r+0x1e>
 8009110:	6023      	str	r3, [r4, #0]
 8009112:	bd38      	pop	{r3, r4, r5, pc}
 8009114:	20000608 	.word	0x20000608

08009118 <_init>:
 8009118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800911a:	bf00      	nop
 800911c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800911e:	bc08      	pop	{r3}
 8009120:	469e      	mov	lr, r3
 8009122:	4770      	bx	lr

08009124 <_fini>:
 8009124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009126:	bf00      	nop
 8009128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800912a:	bc08      	pop	{r3}
 800912c:	469e      	mov	lr, r3
 800912e:	4770      	bx	lr
