-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRxDemodulator/rx_demod_ip_src_Channel_Estimation.vhd
-- Created: 2024-09-22 18:53:32
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: rx_demod_ip_src_Channel_Estimation
-- Source Path: HDLRxDemodulator/rx_demodulator_full/channel_estimation_and_equalization/Channel Estimation
-- Hierarchy Level: 2
-- Model version: 1.58
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.rx_demod_ip_src_rx_demodulator_full_pac.ALL;

ENTITY rx_demod_ip_src_Channel_Estimation IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_2_0                         :   IN    std_logic;
        enb                               :   IN    std_logic;
        enb_1_2_1                         :   IN    std_logic;
        data_in_re                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        data_in_im                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        valid_in                          :   IN    std_logic;
        reset                             :   IN    std_logic;
        channel_estimate_re               :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        channel_estimate_im               :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        valid_estimate                    :   OUT   std_logic
        );
END rx_demod_ip_src_Channel_Estimation;


ARCHITECTURE rtl OF rx_demod_ip_src_Channel_Estimation IS

  -- Component Declarations
  COMPONENT rx_demod_ip_src_rising_edge_detector_block
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb_1_2_0                       :   IN    std_logic;
          In_rsvd                         :   IN    std_logic;
          Out_rsvd                        :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT rx_demod_ip_src_OFDM_Channel_Estimator
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb_1_2_0                       :   IN    std_logic;
          enb                             :   IN    std_logic;
          enb_1_2_1                       :   IN    std_logic;
          In1_re                          :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          In1_im                          :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          In2                             :   IN    std_logic;
          In3_re                          :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En12
          In3_im                          :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En12
          In4                             :   IN    std_logic;
          numSCPS                         :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
          reset                           :   IN    std_logic;
          Out1_re                         :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          Out1_im                         :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          Out2                            :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : rx_demod_ip_src_rising_edge_detector_block
    USE ENTITY work.rx_demod_ip_src_rising_edge_detector_block(rtl);

  FOR ALL : rx_demod_ip_src_OFDM_Channel_Estimator
    USE ENTITY work.rx_demod_ip_src_OFDM_Channel_Estimator(rtl);

  -- Signals
  SIGNAL data_in_re_1                     : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL data_in_im_1                     : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL data_in_re_2                     : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL data_in_im_2                     : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL data_in_re_3                     : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL data_in_im_3                     : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL Delay2_out1_re                   : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL Delay2_out1_im                   : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL Delay2_out1_re_1                 : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL Delay2_out1_im_1                 : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL Delay2_out1_re_2                 : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL Delay2_out1_im_2                 : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL rd_2_reg                         : std_logic_vector(1 DOWNTO 0);  -- ufix1 [2]
  SIGNAL valid_in_1                       : std_logic;
  SIGNAL Delay1_out1                      : std_logic;
  SIGNAL Delay1_out1_1                    : std_logic;
  SIGNAL Delay1_out1_2                    : std_logic;
  SIGNAL rising_edge_detector_out1        : std_logic;
  SIGNAL rising_edge_detector_out1_1      : std_logic;
  SIGNAL rising_edge_detector_out1_2      : std_logic;
  SIGNAL rd_5_reg                         : std_logic_vector(1 DOWNTO 0);  -- ufix1 [2]
  SIGNAL valid_in_2                       : std_logic;
  SIGNAL Delay1_out1_3                    : std_logic;
  SIGNAL Delay1_out1_4                    : std_logic;
  SIGNAL count_step                       : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL count_from                       : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL count_reset                      : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL HDL_Counter_out1                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL count                            : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL need_to_wrap                     : std_logic;
  SIGNAL count_value                      : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL count_value_1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL HDL_Counter_out1_1               : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL HDL_Counter_out1_2               : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL count_1                          : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL count_2                          : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL count_3                          : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL HDL_Counter_bypass_reg           : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL HDL_Counter_out1_3               : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Direct_Lookup_Table_n_D_out1_re  : signed(15 DOWNTO 0);  -- sfix16_En12
  SIGNAL Direct_Lookup_Table_n_D_out1_im  : signed(15 DOWNTO 0);  -- sfix16_En12
  SIGNAL Direct_Lookup_Table_n_D_out1_re_1 : signed(15 DOWNTO 0) := to_signed(16#0000#, 16);  -- sfix16_En12
  SIGNAL Direct_Lookup_Table_n_D_out1_im_1 : signed(15 DOWNTO 0) := to_signed(16#0000#, 16);  -- sfix16_En12
  SIGNAL Direct_Lookup_Table_n_D_out1_re_2 : signed(15 DOWNTO 0);  -- sfix16_En12
  SIGNAL Direct_Lookup_Table_n_D_out1_im_2 : signed(15 DOWNTO 0);  -- sfix16_En12
  SIGNAL Delay7_bypass_reg_re             : signed(15 DOWNTO 0);  -- sfix16_En12
  SIGNAL Delay7_bypass_reg_im             : signed(15 DOWNTO 0);  -- sfix16_En12
  SIGNAL Delay7_out1_re                   : signed(15 DOWNTO 0);  -- sfix16_En12
  SIGNAL Delay7_out1_im                   : signed(15 DOWNTO 0);  -- sfix16_En12
  SIGNAL Constant_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay1_out1_5                    : std_logic;
  SIGNAL OFDM_Channel_Estimator1_bypass_reg : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Constant_out1_1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL OFDM_Channel_Estimator_out1_re   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL OFDM_Channel_Estimator_out1_im   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL OFDM_Channel_Estimator_out2      : std_logic;

BEGIN
  -- Reference signal sub carriers are stored in LUT.

  u_rising_edge_detector : rx_demod_ip_src_rising_edge_detector_block
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb_1_2_0 => enb_1_2_0,
              In_rsvd => valid_in,
              Out_rsvd => rising_edge_detector_out1
              );

  u_OFDM_Channel_Estimator : rx_demod_ip_src_OFDM_Channel_Estimator
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb_1_2_0 => enb_1_2_0,
              enb => enb,
              enb_1_2_1 => enb_1_2_1,
              In1_re => std_logic_vector(Delay2_out1_re_2),  -- sfix16_En14
              In1_im => std_logic_vector(Delay2_out1_im_2),  -- sfix16_En14
              In2 => Delay1_out1_2,
              In3_re => std_logic_vector(Delay7_out1_re),  -- sfix16_En12
              In3_im => std_logic_vector(Delay7_out1_im),  -- sfix16_En12
              In4 => Delay1_out1_5,
              numSCPS => std_logic_vector(Constant_out1_1),  -- uint8
              reset => reset,
              Out1_re => OFDM_Channel_Estimator_out1_re,  -- sfix16_En14
              Out1_im => OFDM_Channel_Estimator_out1_im,  -- sfix16_En14
              Out2 => OFDM_Channel_Estimator_out2
              );

  data_in_re_1 <= signed(data_in_re);

  data_in_im_1 <= signed(data_in_im);

  Delay2_output_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        data_in_re_2 <= to_signed(16#0000#, 16);
        data_in_im_2 <= to_signed(16#0000#, 16);
      ELSIF enb_1_2_1 = '1' THEN
        data_in_re_2 <= data_in_re_1;
        data_in_im_2 <= data_in_im_1;
      END IF;
    END IF;
  END PROCESS Delay2_output_process;


  rd_0_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        data_in_re_3 <= to_signed(16#0000#, 16);
        data_in_im_3 <= to_signed(16#0000#, 16);
      ELSIF enb_1_2_0 = '1' THEN
        data_in_re_3 <= data_in_re_2;
        data_in_im_3 <= data_in_im_2;
      END IF;
    END IF;
  END PROCESS rd_0_process;


  Delay2_out1_re <= data_in_re_3;

  Delay2_out1_im <= data_in_im_3;

  Delay4_output_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay2_out1_re_1 <= to_signed(16#0000#, 16);
        Delay2_out1_im_1 <= to_signed(16#0000#, 16);
      ELSIF enb_1_2_1 = '1' THEN
        Delay2_out1_re_1 <= Delay2_out1_re;
        Delay2_out1_im_1 <= Delay2_out1_im;
      END IF;
    END IF;
  END PROCESS Delay4_output_process;


  rd_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay2_out1_re_2 <= to_signed(16#0000#, 16);
        Delay2_out1_im_2 <= to_signed(16#0000#, 16);
      ELSIF enb_1_2_0 = '1' THEN
        Delay2_out1_re_2 <= Delay2_out1_re_1;
        Delay2_out1_im_2 <= Delay2_out1_im_1;
      END IF;
    END IF;
  END PROCESS rd_1_process;


  rd_2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        rd_2_reg <= (OTHERS => '0');
      ELSIF enb_1_2_0 = '1' THEN
        rd_2_reg(0) <= valid_in;
        rd_2_reg(1) <= rd_2_reg(0);
      END IF;
    END IF;
  END PROCESS rd_2_process;

  valid_in_1 <= rd_2_reg(1);

  Delay1_out1 <= valid_in_1;

  Delay3_output_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay1_out1_1 <= '0';
      ELSIF enb_1_2_1 = '1' THEN
        Delay1_out1_1 <= Delay1_out1;
      END IF;
    END IF;
  END PROCESS Delay3_output_process;


  rd_11_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay1_out1_2 <= '0';
      ELSIF enb_1_2_0 = '1' THEN
        Delay1_out1_2 <= Delay1_out1_1;
      END IF;
    END IF;
  END PROCESS rd_11_process;


  rising_edge_detector_out1_1 <= rising_edge_detector_out1;

  rd_4_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        rising_edge_detector_out1_2 <= '0';
      ELSIF enb = '1' THEN
        rising_edge_detector_out1_2 <= rising_edge_detector_out1_1;
      END IF;
    END IF;
  END PROCESS rd_4_process;


  rd_5_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        rd_5_reg <= (OTHERS => '0');
      ELSIF enb_1_2_0 = '1' THEN
        rd_5_reg(0) <= valid_in;
        rd_5_reg(1) <= rd_5_reg(0);
      END IF;
    END IF;
  END PROCESS rd_5_process;

  valid_in_2 <= rd_5_reg(1);

  Delay1_out1_3 <= valid_in_2;

  rd_6_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay1_out1_4 <= '0';
      ELSIF enb = '1' THEN
        Delay1_out1_4 <= Delay1_out1_3;
      END IF;
    END IF;
  END PROCESS rd_6_process;


  -- Count limited, Unsigned Counter
  --  initial value   = 0
  --  step value      = 1
  --  count to value  = 204
  count_step <= to_unsigned(16#01#, 8);

  count_from <= to_unsigned(16#00#, 8);

  count_reset <= to_unsigned(16#00#, 8);

  count <= HDL_Counter_out1 + count_step;

  
  need_to_wrap <= '1' WHEN HDL_Counter_out1 = to_unsigned(16#CC#, 8) ELSE
      '0';

  
  count_value <= count WHEN need_to_wrap = '0' ELSE
      count_from;

  rd_8_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        count_value_1 <= to_unsigned(16#00#, 8);
      ELSIF enb = '1' THEN
        count_value_1 <= count_value;
      END IF;
    END IF;
  END PROCESS rd_8_process;


  HDL_Counter_out1 <= HDL_Counter_out1_1;

  rd_9_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        HDL_Counter_out1_2 <= to_unsigned(16#00#, 8);
      ELSIF enb = '1' THEN
        HDL_Counter_out1_2 <= HDL_Counter_out1;
      END IF;
    END IF;
  END PROCESS rd_9_process;


  
  count_1 <= HDL_Counter_out1_2 WHEN Delay1_out1_4 = '0' ELSE
      count_value_1;

  
  count_2 <= count_1 WHEN rising_edge_detector_out1_2 = '0' ELSE
      count_reset;

  rd_10_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        count_3 <= to_unsigned(16#00#, 8);
      ELSIF enb = '1' THEN
        count_3 <= count_2;
      END IF;
    END IF;
  END PROCESS rd_10_process;


  HDL_Counter_bypass_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        HDL_Counter_bypass_reg <= to_unsigned(16#00#, 8);
      ELSIF enb_1_2_1 = '1' THEN
        HDL_Counter_bypass_reg <= count_3;
      END IF;
    END IF;
  END PROCESS HDL_Counter_bypass_process;

  
  HDL_Counter_out1_1 <= count_3 WHEN enb_1_2_1 = '1' ELSE
      HDL_Counter_bypass_reg;

  HDL_Counter_out1_3 <= HDL_Counter_out1_1;

  Direct_Lookup_Table_n_D_out1_re <= to_signed(-16#1000#, 16);
  Direct_Lookup_Table_n_D_out1_im <= to_signed(16#0000#, 16);

  PipelineRegister_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Direct_Lookup_Table_n_D_out1_re_1 <= Direct_Lookup_Table_n_D_out1_re;
        Direct_Lookup_Table_n_D_out1_im_1 <= Direct_Lookup_Table_n_D_out1_im;
      END IF;
    END IF;
  END PROCESS PipelineRegister_process;


  rd_12_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Direct_Lookup_Table_n_D_out1_re_2 <= to_signed(16#0000#, 16);
        Direct_Lookup_Table_n_D_out1_im_2 <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        Direct_Lookup_Table_n_D_out1_re_2 <= Direct_Lookup_Table_n_D_out1_re_1;
        Direct_Lookup_Table_n_D_out1_im_2 <= Direct_Lookup_Table_n_D_out1_im_1;
      END IF;
    END IF;
  END PROCESS rd_12_process;


  Delay7_bypass_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay7_bypass_reg_re <= to_signed(16#0000#, 16);
        Delay7_bypass_reg_im <= to_signed(16#0000#, 16);
      ELSIF enb_1_2_1 = '1' THEN
        Delay7_bypass_reg_im <= Direct_Lookup_Table_n_D_out1_im_2;
        Delay7_bypass_reg_re <= Direct_Lookup_Table_n_D_out1_re_2;
      END IF;
    END IF;
  END PROCESS Delay7_bypass_process;

  
  Delay7_out1_re <= Direct_Lookup_Table_n_D_out1_re_2 WHEN enb_1_2_1 = '1' ELSE
      Delay7_bypass_reg_re;
  
  Delay7_out1_im <= Direct_Lookup_Table_n_D_out1_im_2 WHEN enb_1_2_1 = '1' ELSE
      Delay7_bypass_reg_im;

  Constant_out1 <= to_unsigned(16#CD#, 8);

  rd_13_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay1_out1_5 <= '0';
      ELSIF enb_1_2_0 = '1' THEN
        Delay1_out1_5 <= Delay1_out1_1;
      END IF;
    END IF;
  END PROCESS rd_13_process;


  OFDM_Channel_Estimator1_bypass_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        OFDM_Channel_Estimator1_bypass_reg <= to_unsigned(16#00#, 8);
      ELSIF enb_1_2_1 = '1' THEN
        OFDM_Channel_Estimator1_bypass_reg <= Constant_out1;
      END IF;
    END IF;
  END PROCESS OFDM_Channel_Estimator1_bypass_process;

  
  Constant_out1_1 <= Constant_out1 WHEN enb_1_2_1 = '1' ELSE
      OFDM_Channel_Estimator1_bypass_reg;

  channel_estimate_re <= OFDM_Channel_Estimator_out1_re;

  channel_estimate_im <= OFDM_Channel_Estimator_out1_im;

  valid_estimate <= OFDM_Channel_Estimator_out2;

END rtl;

