--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml IP2SOC_Top.twx IP2SOC_Top.ncd -o IP2SOC_Top.twr
IP2SOC_Top.pcf -ucf Org-Sword.ucf

Design file:              IP2SOC_Top.ncd
Physical constraint file: IP2SOC_Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.764ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_4 (SLICE_X46Y58.C5), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.529ns (Levels of Logic = 7)
  Clock Path Skew:      -0.318ns (0.995 - 1.313)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO29  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y55.B6      net (fanout=1)        0.594   ram_data_out<29>
    SLICE_X47Y55.B       Tilo                  0.043   U1/MEM_WB/dout_out<29>
                                                       U4/Mmux_Cpu_data4bus221
    SLICE_X47Y55.C6      net (fanout=1)        0.098   Data_in<29>
    SLICE_X47Y55.CMUX    Tilo                  0.244   U1/MEM_WB/dout_out<29>
                                                       U5/MUX1_DispData/Mmux_o_321
                                                       U5/MUX1_DispData/Mmux_o_2_f7_20
    SLICE_X47Y56.C3      net (fanout=12)       0.737   disp_num<29>
    SLICE_X47Y56.C       Tilo                  0.043   led_out<15>
                                                       U6/SM1/HTS0/MSEG/XLXI_5
    SLICE_X46Y57.B6      net (fanout=2)        0.197   U6/SM1/HTS0/MSEG/XLXN_119
    SLICE_X46Y57.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X46Y57.A4      net (fanout=1)        0.244   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X46Y57.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X46Y58.D5      net (fanout=1)        0.259   U6/XLXN_390<4>
    SLICE_X46Y58.D       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X46Y58.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X46Y58.CLK     Tas                  -0.023   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.529ns (2.236ns logic, 2.293ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.490ns (Levels of Logic = 6)
  Clock Path Skew:      -0.318ns (0.995 - 1.313)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO30  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y51.D5      net (fanout=1)        0.569   ram_data_out<30>
    SLICE_X46Y51.D       Tilo                  0.043   U1/MEM_WB/dout_out<30>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X46Y55.C6      net (fanout=1)        0.366   Data_in<30>
    SLICE_X46Y55.CMUX    Tilo                  0.239   U1/IF_ID/instr_out<30>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X46Y57.B4      net (fanout=13)       0.700   disp_num<30>
    SLICE_X46Y57.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X46Y57.A4      net (fanout=1)        0.244   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X46Y57.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X46Y58.D5      net (fanout=1)        0.259   U6/XLXN_390<4>
    SLICE_X46Y58.D       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X46Y58.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X46Y58.CLK     Tas                  -0.023   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.490ns (2.188ns logic, 2.302ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.482ns (Levels of Logic = 7)
  Clock Path Skew:      -0.318ns (0.995 - 1.313)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO29  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y55.B6      net (fanout=1)        0.594   ram_data_out<29>
    SLICE_X47Y55.B       Tilo                  0.043   U1/MEM_WB/dout_out<29>
                                                       U4/Mmux_Cpu_data4bus221
    SLICE_X47Y55.C6      net (fanout=1)        0.098   Data_in<29>
    SLICE_X47Y55.CMUX    Tilo                  0.244   U1/MEM_WB/dout_out<29>
                                                       U5/MUX1_DispData/Mmux_o_321
                                                       U5/MUX1_DispData/Mmux_o_2_f7_20
    SLICE_X47Y55.A4      net (fanout=12)       0.626   disp_num<29>
    SLICE_X47Y55.A       Tilo                  0.043   U1/MEM_WB/dout_out<29>
                                                       U6/SM1/HTS0/MSEG/XLXI_6
    SLICE_X46Y57.B5      net (fanout=2)        0.261   U6/SM1/HTS0/MSEG/XLXN_26
    SLICE_X46Y57.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X46Y57.A4      net (fanout=1)        0.244   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X46Y57.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X46Y58.D5      net (fanout=1)        0.259   U6/XLXN_390<4>
    SLICE_X46Y58.D       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X46Y58.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X46Y58.CLK     Tas                  -0.023   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.482ns (2.236ns logic, 2.246ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_12 (SLICE_X45Y55.A4), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.522ns (Levels of Logic = 7)
  Clock Path Skew:      -0.316ns (0.997 - 1.313)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO25  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y52.A5      net (fanout=1)        0.514   ram_data_out<25>
    SLICE_X47Y52.A       Tilo                  0.043   U1/MEM_WB/dout_out<24>
                                                       U4/Mmux_Cpu_data4bus181
    SLICE_X45Y52.C6      net (fanout=1)        0.182   Data_in<25>
    SLICE_X45Y52.CMUX    Tilo                  0.244   U1/IF_ID/instr_out<25>
                                                       U5/MUX1_DispData/Mmux_o_317
                                                       U5/MUX1_DispData/Mmux_o_2_f7_16
    SLICE_X47Y53.A4      net (fanout=12)       0.445   disp_num<25>
    SLICE_X47Y53.A       Tilo                  0.043   U1/IF_ID/instr_out<27>
                                                       U6/SM1/HTS1/MSEG/XLXI_6
    SLICE_X44Y52.D5      net (fanout=2)        0.439   U6/SM1/HTS1/MSEG/XLXN_26
    SLICE_X44Y52.D       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X44Y52.C5      net (fanout=1)        0.164   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X44Y52.C       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X45Y55.B6      net (fanout=1)        0.278   U6/XLXN_390<12>
    SLICE_X45Y55.B       Tilo                  0.043   U6/M2/buffer<14>
                                                       U6/M2/mux6711
    SLICE_X45Y55.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X45Y55.CLK     Tas                   0.009   U6/M2/buffer<14>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (2.268ns logic, 2.254ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.503ns (Levels of Logic = 7)
  Clock Path Skew:      -0.316ns (0.997 - 1.313)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X45Y51.D6      net (fanout=1)        0.503   ram_data_out<26>
    SLICE_X45Y51.D       Tilo                  0.043   U1/MEM_WB/dout_out<26>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X45Y53.C5      net (fanout=1)        0.243   Data_in<26>
    SLICE_X45Y53.CMUX    Tilo                  0.244   U1/IF_ID/instr_out<26>
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X47Y53.A5      net (fanout=13)       0.376   disp_num<26>
    SLICE_X47Y53.A       Tilo                  0.043   U1/IF_ID/instr_out<27>
                                                       U6/SM1/HTS1/MSEG/XLXI_6
    SLICE_X44Y52.D5      net (fanout=2)        0.439   U6/SM1/HTS1/MSEG/XLXN_26
    SLICE_X44Y52.D       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X44Y52.C5      net (fanout=1)        0.164   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X44Y52.C       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X45Y55.B6      net (fanout=1)        0.278   U6/XLXN_390<12>
    SLICE_X45Y55.B       Tilo                  0.043   U6/M2/buffer<14>
                                                       U6/M2/mux6711
    SLICE_X45Y55.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X45Y55.CLK     Tas                   0.009   U6/M2/buffer<14>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.503ns (2.268ns logic, 2.235ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.386ns (Levels of Logic = 7)
  Clock Path Skew:      -0.316ns (0.997 - 1.313)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO27  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y48.D6      net (fanout=1)        0.377   ram_data_out<27>
    SLICE_X46Y48.D       Tilo                  0.043   U1/MEM_WB/dout_out<27>
                                                       U4/Mmux_Cpu_data4bus201
    SLICE_X47Y53.C6      net (fanout=1)        0.405   Data_in<27>
    SLICE_X47Y53.CMUX    Tilo                  0.244   U1/IF_ID/instr_out<27>
                                                       U5/MUX1_DispData/Mmux_o_319
                                                       U5/MUX1_DispData/Mmux_o_2_f7_18
    SLICE_X47Y53.A6      net (fanout=13)       0.223   disp_num<27>
    SLICE_X47Y53.A       Tilo                  0.043   U1/IF_ID/instr_out<27>
                                                       U6/SM1/HTS1/MSEG/XLXI_6
    SLICE_X44Y52.D5      net (fanout=2)        0.439   U6/SM1/HTS1/MSEG/XLXN_26
    SLICE_X44Y52.D       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X44Y52.C5      net (fanout=1)        0.164   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X44Y52.C       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X45Y55.B6      net (fanout=1)        0.278   U6/XLXN_390<12>
    SLICE_X45Y55.B       Tilo                  0.043   U6/M2/buffer<14>
                                                       U6/M2/mux6711
    SLICE_X45Y55.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X45Y55.CLK     Tas                   0.009   U6/M2/buffer<14>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.386ns (2.268ns logic, 2.118ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_20 (SLICE_X41Y51.A4), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.506ns (Levels of Logic = 7)
  Clock Path Skew:      -0.314ns (0.999 - 1.313)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO22  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y45.C6      net (fanout=1)        0.448   ram_data_out<22>
    SLICE_X47Y45.C       Tilo                  0.043   U1/MEM_WB/dout_out<16>
                                                       U4/Mmux_Cpu_data4bus151
    SLICE_X43Y49.C5      net (fanout=1)        0.371   Data_in<22>
    SLICE_X43Y49.CMUX    Tilo                  0.244   U1/IF_ID/instr_out<22>
                                                       U5/MUX1_DispData/Mmux_o_314
                                                       U5/MUX1_DispData/Mmux_o_2_f7_13
    SLICE_X43Y50.A5      net (fanout=13)       0.384   disp_num<22>
    SLICE_X43Y50.A       Tilo                  0.043   U6/SM1/HTS2/MSEG/XLXN_26
                                                       U6/SM1/HTS2/MSEG/XLXI_5
    SLICE_X41Y50.B5      net (fanout=2)        0.338   U6/SM1/HTS2/MSEG/XLXN_119
    SLICE_X41Y50.B       Tilo                  0.043   U1/IF_ID/PC_out<31>
                                                       U6/SM1/HTS2/MSEG/XLXI_29
    SLICE_X41Y50.A4      net (fanout=1)        0.232   U6/SM1/HTS2/MSEG/XLXN_211
    SLICE_X41Y50.A       Tilo                  0.043   U1/IF_ID/PC_out<31>
                                                       U6/SM1/HTS2/MSEG/XLXI_50
    SLICE_X41Y51.B5      net (fanout=1)        0.233   U6/XLXN_390<20>
    SLICE_X41Y51.B       Tilo                  0.043   U6/M2/buffer<20>
                                                       U6/M2/mux7611
    SLICE_X41Y51.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<20>
    SLICE_X41Y51.CLK     Tas                   0.009   U6/M2/buffer<20>
                                                       U6/M2/buffer_20_rstpot
                                                       U6/M2/buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      4.506ns (2.268ns logic, 2.238ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.484ns (Levels of Logic = 7)
  Clock Path Skew:      -0.314ns (0.999 - 1.313)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO22  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y45.C6      net (fanout=1)        0.448   ram_data_out<22>
    SLICE_X47Y45.C       Tilo                  0.043   U1/MEM_WB/dout_out<16>
                                                       U4/Mmux_Cpu_data4bus151
    SLICE_X43Y49.C5      net (fanout=1)        0.371   Data_in<22>
    SLICE_X43Y49.CMUX    Tilo                  0.244   U1/IF_ID/instr_out<22>
                                                       U5/MUX1_DispData/Mmux_o_314
                                                       U5/MUX1_DispData/Mmux_o_2_f7_13
    SLICE_X43Y50.C5      net (fanout=13)       0.409   disp_num<22>
    SLICE_X43Y50.C       Tilo                  0.043   U6/SM1/HTS2/MSEG/XLXN_26
                                                       U6/SM1/HTS2/MSEG/XLXI_6
    SLICE_X41Y50.B6      net (fanout=2)        0.291   U6/SM1/HTS2/MSEG/XLXN_26
    SLICE_X41Y50.B       Tilo                  0.043   U1/IF_ID/PC_out<31>
                                                       U6/SM1/HTS2/MSEG/XLXI_29
    SLICE_X41Y50.A4      net (fanout=1)        0.232   U6/SM1/HTS2/MSEG/XLXN_211
    SLICE_X41Y50.A       Tilo                  0.043   U1/IF_ID/PC_out<31>
                                                       U6/SM1/HTS2/MSEG/XLXI_50
    SLICE_X41Y51.B5      net (fanout=1)        0.233   U6/XLXN_390<20>
    SLICE_X41Y51.B       Tilo                  0.043   U6/M2/buffer<20>
                                                       U6/M2/mux7611
    SLICE_X41Y51.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<20>
    SLICE_X41Y51.CLK     Tas                   0.009   U6/M2/buffer<20>
                                                       U6/M2/buffer_20_rstpot
                                                       U6/M2/buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      4.484ns (2.268ns logic, 2.216ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.441ns (Levels of Logic = 7)
  Clock Path Skew:      -0.314ns (0.999 - 1.313)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO20  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X43Y46.D6      net (fanout=1)        0.482   ram_data_out<20>
    SLICE_X43Y46.D       Tilo                  0.043   U1/MEM_WB/dout_out<20>
                                                       U4/Mmux_Cpu_data4bus131
    SLICE_X43Y48.C5      net (fanout=1)        0.243   Data_in<20>
    SLICE_X43Y48.CMUX    Tilo                  0.244   U1/IF_ID/instr_out<20>
                                                       U5/MUX1_DispData/Mmux_o_312
                                                       U5/MUX1_DispData/Mmux_o_2_f7_11
    SLICE_X43Y50.C4      net (fanout=13)       0.460   disp_num<20>
    SLICE_X43Y50.C       Tilo                  0.043   U6/SM1/HTS2/MSEG/XLXN_26
                                                       U6/SM1/HTS2/MSEG/XLXI_6
    SLICE_X41Y50.B6      net (fanout=2)        0.291   U6/SM1/HTS2/MSEG/XLXN_26
    SLICE_X41Y50.B       Tilo                  0.043   U1/IF_ID/PC_out<31>
                                                       U6/SM1/HTS2/MSEG/XLXI_29
    SLICE_X41Y50.A4      net (fanout=1)        0.232   U6/SM1/HTS2/MSEG/XLXN_211
    SLICE_X41Y50.A       Tilo                  0.043   U1/IF_ID/PC_out<31>
                                                       U6/SM1/HTS2/MSEG/XLXI_50
    SLICE_X41Y51.B5      net (fanout=1)        0.233   U6/XLXN_390<20>
    SLICE_X41Y51.B       Tilo                  0.043   U6/M2/buffer<20>
                                                       U6/M2/mux7611
    SLICE_X41Y51.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<20>
    SLICE_X41Y51.CLK     Tas                   0.009   U6/M2/buffer<20>
                                                       U6/M2/buffer_20_rstpot
                                                       U6/M2/buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      4.441ns (2.268ns logic, 2.173ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_22 (SLICE_X42Y49.C5), 57 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_23 (FF)
  Destination:          U6/M2/buffer_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 2)
  Clock Path Skew:      0.263ns (0.754 - 0.491)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_23 to U6/M2/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y52.AQ      Tcko                  0.100   U6/M2/buffer<24>
                                                       U6/M2/buffer_23
    SLICE_X42Y49.D6      net (fanout=2)        0.153   U6/M2/buffer<23>
    SLICE_X42Y49.D       Tilo                  0.028   U6/M2/buffer<22>
                                                       U6/M2/mux7811
    SLICE_X42Y49.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<22>
    SLICE_X42Y49.CLK     Tah         (-Th)     0.059   U6/M2/buffer<22>
                                                       U6/M2/buffer_22_rstpot
                                                       U6/M2/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (0.069ns logic, 0.235ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/buffer_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.637ns (Levels of Logic = 2)
  Clock Path Skew:      0.262ns (0.754 - 0.492)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y60.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X42Y49.D4      net (fanout=74)       0.486   U6/M2/state_FSM_FFd2
    SLICE_X42Y49.D       Tilo                  0.028   U6/M2/buffer<22>
                                                       U6/M2/mux7811
    SLICE_X42Y49.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<22>
    SLICE_X42Y49.CLK     Tah         (-Th)     0.059   U6/M2/buffer<22>
                                                       U6/M2/buffer_22_rstpot
                                                       U6/M2/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      0.637ns (0.069ns logic, 0.568ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd1 (FF)
  Destination:          U6/M2/buffer_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.651ns (Levels of Logic = 2)
  Clock Path Skew:      0.262ns (0.754 - 0.492)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd1 to U6/M2/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y60.AQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1
    SLICE_X42Y49.D2      net (fanout=73)       0.500   U6/M2/state_FSM_FFd1
    SLICE_X42Y49.D       Tilo                  0.028   U6/M2/buffer<22>
                                                       U6/M2/mux7811
    SLICE_X42Y49.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<22>
    SLICE_X42Y49.CLK     Tah         (-Th)     0.059   U6/M2/buffer<22>
                                                       U6/M2/buffer_22_rstpot
                                                       U6/M2/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      0.651ns (0.069ns logic, 0.582ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_55 (SLICE_X55Y43.C5), 127 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_56 (FF)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.307ns (Levels of Logic = 2)
  Clock Path Skew:      0.191ns (0.672 - 0.481)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_56 to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y43.CQ      Tcko                  0.100   U6/M2/buffer<56>
                                                       U6/M2/buffer_56
    SLICE_X55Y43.D5      net (fanout=2)        0.137   U6/M2/buffer<56>
    SLICE_X55Y43.D       Tilo                  0.028   U6/M2/buffer<55>
                                                       U6/M2/mux11411
    SLICE_X55Y43.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<55>
    SLICE_X55Y43.CLK     Tah         (-Th)     0.033   U6/M2/buffer<55>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      0.307ns (0.095ns logic, 0.212ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.669ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.921ns (Levels of Logic = 2)
  Clock Path Skew:      0.252ns (0.744 - 0.492)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y60.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X55Y43.D4      net (fanout=74)       0.751   U6/M2/state_FSM_FFd2
    SLICE_X55Y43.D       Tilo                  0.028   U6/M2/buffer<55>
                                                       U6/M2/mux11411
    SLICE_X55Y43.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<55>
    SLICE_X55Y43.CLK     Tah         (-Th)     0.033   U6/M2/buffer<55>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.095ns logic, 0.826ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.767ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd1 (FF)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.019ns (Levels of Logic = 2)
  Clock Path Skew:      0.252ns (0.744 - 0.492)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd1 to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y60.AQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1
    SLICE_X55Y43.D2      net (fanout=73)       0.849   U6/M2/state_FSM_FFd1
    SLICE_X55Y43.D       Tilo                  0.028   U6/M2/buffer<55>
                                                       U6/M2/mux11411
    SLICE_X55Y43.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<55>
    SLICE_X55Y43.CLK     Tah         (-Th)     0.033   U6/M2/buffer<55>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      1.019ns (0.095ns logic, 0.924ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_20 (SLICE_X41Y51.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_20 (FF)
  Destination:          U6/M2/buffer_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_20 to U6/M2/buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y51.AQ      Tcko                  0.100   U6/M2/buffer<20>
                                                       U6/M2/buffer_20
    SLICE_X41Y51.A6      net (fanout=2)        0.098   U6/M2/buffer<20>
    SLICE_X41Y51.CLK     Tah         (-Th)     0.032   U6/M2/buffer<20>
                                                       U6/M2/buffer_20_rstpot
                                                       U6/M2/buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.068ns logic, 0.098ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y9.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y9.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y9.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.876|    4.882|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2187 connections

Design statistics:
   Minimum period:   9.764ns{1}   (Maximum frequency: 102.417MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 30 21:31:16 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5118 MB



