{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682620321058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682620321065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 02:32:00 2023 " "Processing started: Fri Apr 28 02:32:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682620321065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682620321065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EX10 -c EX10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EX10 -c EX10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682620321065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682620321447 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682620321447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter4B-ARCH " "Found design unit 1: Counter4B-ARCH" {  } { { "Counter4B.vhd" "" { Text "C:/EX10/Counter4B.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682620327550 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter4B " "Found entity 1: Counter4B" {  } { { "Counter4B.vhd" "" { Text "C:/EX10/Counter4B.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682620327550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682620327550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF1-ARCH " "Found design unit 1: DFF1-ARCH" {  } { { "DFF1.vhd" "" { Text "C:/EX10/DFF1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682620327553 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF1 " "Found entity 1: DFF1" {  } { { "DFF1.vhd" "" { Text "C:/EX10/DFF1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682620327553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682620327553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udc_4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file udc_4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UDC_4B-ARCH " "Found design unit 1: UDC_4B-ARCH" {  } { { "UDC_4B.vhd" "" { Text "C:/EX10/UDC_4B.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682620327556 ""} { "Info" "ISGN_ENTITY_NAME" "1 UDC_4B " "Found entity 1: UDC_4B" {  } { { "UDC_4B.vhd" "" { Text "C:/EX10/UDC_4B.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682620327556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682620327556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mod12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOD12-ARCH " "Found design unit 1: MOD12-ARCH" {  } { { "MOD12.vhd" "" { Text "C:/EX10/MOD12.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682620327558 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOD12 " "Found entity 1: MOD12" {  } { { "MOD12.vhd" "" { Text "C:/EX10/MOD12.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682620327558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682620327558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDCounter-ARCH " "Found design unit 1: BCDCounter-ARCH" {  } { { "BCDCounter.vhd" "" { Text "C:/EX10/BCDCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682620327562 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDCounter " "Found entity 1: BCDCounter" {  } { { "BCDCounter.vhd" "" { Text "C:/EX10/BCDCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682620327562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682620327562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDadder-ARCH " "Found design unit 1: BCDadder-ARCH" {  } { { "BCDadder.vhd" "" { Text "C:/EX10/BCDadder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682620327565 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDadder " "Found entity 1: BCDadder" {  } { { "BCDadder.vhd" "" { Text "C:/EX10/BCDadder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682620327565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682620327565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRegister-ARCH " "Found design unit 1: SRegister-ARCH" {  } { { "SRegister.vhd" "" { Text "C:/EX10/SRegister.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682620327568 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRegister " "Found entity 1: SRegister" {  } { { "SRegister.vhd" "" { Text "C:/EX10/SRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682620327568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682620327568 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Lecture8_2O¡±O18/EX10/BCDadder.vhd " "Can't analyze file -- file ../Lecture8_2O¡±O18/EX10/BCDadder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1682620327570 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter4B " "Elaborating entity \"Counter4B\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682620327616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF1 DFF1:\\LP1:0:U " "Elaborating entity \"DFF1\" for hierarchy \"DFF1:\\LP1:0:U\"" {  } { { "Counter4B.vhd" "\\LP1:0:U" { Text "C:/EX10/Counter4B.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682620327621 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682620327950 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682620328276 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682620328276 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682620328346 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682620328346 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682620328346 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682620328346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682620328353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 02:32:08 2023 " "Processing ended: Fri Apr 28 02:32:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682620328353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682620328353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682620328353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682620328353 ""}
