

================================================================
== Vivado HLS Report for 'hamming_window'
================================================================
* Date:           Wed Mar 10 14:36:17 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hamming_window_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.490|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  262|  262|  262|  262|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  260|  260|         6|          1|          1|   256|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|      41|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      48|
|Register         |        0|      -|     216|      64|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      1|     216|     153|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |hamming_window_mucud_U1  |hamming_window_mucud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |window_coeff_U  |hamming_window_wibkb  |        1|  0|   0|   256|   14|     1|         3584|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                      |        1|  0|   0|   256|   14|     1|         3584|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_96_p2             |     +    |      0|  0|  16|           9|           1|
    |tmp_fu_90_p2             |   icmp   |      0|  0|  13|           9|          10|
    |ap_enable_pp0            |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   6|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  41|          21|          14|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5  |   9|          2|    1|          2|
    |i_reg_79                 |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  48|         10|   12|         26|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5    |   1|   0|    1|          0|
    |i_reg_79                   |   9|   0|    9|          0|
    |indata_load_reg_153        |  16|   0|   16|          0|
    |tmp_1_reg_133              |   9|   0|   64|         55|
    |tmp_4_reg_168              |  30|   0|   30|          0|
    |tmp_reg_124                |   1|   0|    1|          0|
    |window_coeff_load_reg_148  |  14|   0|   14|          0|
    |tmp_1_reg_133              |  64|  32|   64|         55|
    |tmp_reg_124                |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 216|  64|  208|        110|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------+-----+-----+------------+----------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | hamming_window | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | hamming_window | return value |
|ap_start          |  in |    1| ap_ctrl_hs | hamming_window | return value |
|ap_done           | out |    1| ap_ctrl_hs | hamming_window | return value |
|ap_idle           | out |    1| ap_ctrl_hs | hamming_window | return value |
|ap_ready          | out |    1| ap_ctrl_hs | hamming_window | return value |
|outdata_address0  | out |    8|  ap_memory |     outdata    |     array    |
|outdata_ce0       | out |    1|  ap_memory |     outdata    |     array    |
|outdata_we0       | out |    1|  ap_memory |     outdata    |     array    |
|outdata_d0        | out |   32|  ap_memory |     outdata    |     array    |
|indata_address0   | out |    8|  ap_memory |     indata     |     array    |
|indata_ce0        | out |    1|  ap_memory |     indata     |     array    |
|indata_q0         |  in |   16|  ap_memory |     indata     |     array    |
+------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	8  / (tmp)
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %outdata) nounwind, !map !20"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i16]* %indata) nounwind, !map !26"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @hamming_window_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.06ns)   --->   "br label %1" [hamming_window.c:61]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i9 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 13 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.25ns)   --->   "%tmp = icmp eq i9 %i, -256" [hamming_window.c:61]   --->   Operation 14 'icmp' 'tmp' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.40ns)   --->   "%i_1 = add i9 %i, 1" [hamming_window.c:61]   --->   Operation 16 'add' 'i_1' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %2" [hamming_window.c:61]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = zext i9 %i to i64" [hamming_window.c:63]   --->   Operation 18 'zext' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%window_coeff_addr = getelementptr [256 x i14]* @window_coeff, i64 0, i64 %tmp_1" [hamming_window.c:63]   --->   Operation 19 'getelementptr' 'window_coeff_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (2.66ns)   --->   "%window_coeff_load = load i14* %window_coeff_addr, align 2" [hamming_window.c:63]   --->   Operation 20 'load' 'window_coeff_load' <Predicate = (!tmp)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 256> <ROM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indata_addr = getelementptr [256 x i16]* %indata, i64 0, i64 %tmp_1" [hamming_window.c:63]   --->   Operation 21 'getelementptr' 'indata_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.66ns)   --->   "%indata_load = load i16* %indata_addr, align 2" [hamming_window.c:63]   --->   Operation 22 'load' 'indata_load' <Predicate = (!tmp)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 23 [1/2] (2.66ns)   --->   "%window_coeff_load = load i14* %window_coeff_addr, align 2" [hamming_window.c:63]   --->   Operation 23 'load' 'window_coeff_load' <Predicate = (!tmp)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 256> <ROM>
ST_3 : Operation 24 [1/2] (2.66ns)   --->   "%indata_load = load i16* %indata_addr, align 2" [hamming_window.c:63]   --->   Operation 24 'load' 'indata_load' <Predicate = (!tmp)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 3.49>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i14 %window_coeff_load to i30" [hamming_window.c:63]   --->   Operation 25 'zext' 'tmp_2_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i16 %indata_load to i30" [hamming_window.c:63]   --->   Operation 26 'sext' 'tmp_3_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 27 [3/3] (3.49ns) (root node of the DSP)   --->   "%tmp_4 = mul i30 %tmp_2_cast, %tmp_3_cast" [hamming_window.c:63]   --->   Operation 27 'mul' 'tmp_4' <Predicate = (!tmp)> <Delay = 3.49> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.49> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.49>
ST_5 : Operation 28 [2/3] (3.49ns) (root node of the DSP)   --->   "%tmp_4 = mul i30 %tmp_2_cast, %tmp_3_cast" [hamming_window.c:63]   --->   Operation 28 'mul' 'tmp_4' <Predicate = (!tmp)> <Delay = 3.49> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.49> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 29 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_4 = mul i30 %tmp_2_cast, %tmp_3_cast" [hamming_window.c:63]   --->   Operation 29 'mul' 'tmp_4' <Predicate = (!tmp)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.49> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.66>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [hamming_window.c:61]   --->   Operation 30 'specregionbegin' 'tmp_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [hamming_window.c:62]   --->   Operation 31 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_4_cast = sext i30 %tmp_4 to i32" [hamming_window.c:63]   --->   Operation 32 'sext' 'tmp_4_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%outdata_addr = getelementptr [256 x i32]* %outdata, i64 0, i64 %tmp_1" [hamming_window.c:63]   --->   Operation 33 'getelementptr' 'outdata_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (2.66ns)   --->   "store i32 %tmp_4_cast, i32* %outdata_addr, align 4" [hamming_window.c:63]   --->   Operation 34 'store' <Predicate = (!tmp)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_5) nounwind" [hamming_window.c:64]   --->   Operation 35 'specregionend' 'empty_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "br label %1" [hamming_window.c:61]   --->   Operation 36 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [hamming_window.c:65]   --->   Operation 37 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outdata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ indata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ window_coeff]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9        (specbitsmap      ) [ 000000000]
StgValue_10       (specbitsmap      ) [ 000000000]
StgValue_11       (spectopmodule    ) [ 000000000]
StgValue_12       (br               ) [ 011111110]
i                 (phi              ) [ 001000000]
tmp               (icmp             ) [ 001111110]
empty             (speclooptripcount) [ 000000000]
i_1               (add              ) [ 011111110]
StgValue_17       (br               ) [ 000000000]
tmp_1             (zext             ) [ 001111110]
window_coeff_addr (getelementptr    ) [ 001100000]
indata_addr       (getelementptr    ) [ 001100000]
window_coeff_load (load             ) [ 001010000]
indata_load       (load             ) [ 001010000]
tmp_2_cast        (zext             ) [ 001001100]
tmp_3_cast        (sext             ) [ 001001100]
tmp_4             (mul              ) [ 001000010]
tmp_5             (specregionbegin  ) [ 000000000]
StgValue_31       (specpipeline     ) [ 000000000]
tmp_4_cast        (sext             ) [ 000000000]
outdata_addr      (getelementptr    ) [ 000000000]
StgValue_34       (store            ) [ 000000000]
empty_2           (specregionend    ) [ 000000000]
StgValue_36       (br               ) [ 011111110]
StgValue_37       (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outdata">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outdata"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="indata">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indata"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="window_coeff">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_coeff"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hamming_window_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="window_coeff_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="14" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="9" slack="0"/>
<pin id="44" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_coeff_addr/2 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="8" slack="0"/>
<pin id="49" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="50" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_coeff_load/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="indata_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="16" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="9" slack="0"/>
<pin id="57" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="indata_addr/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indata_load/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="outdata_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="9" slack="5"/>
<pin id="70" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outdata_addr/7 "/>
</bind>
</comp>

<comp id="73" class="1004" name="StgValue_34_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_34/7 "/>
</bind>
</comp>

<comp id="79" class="1005" name="i_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="9" slack="1"/>
<pin id="81" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="9" slack="0"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="9" slack="0"/>
<pin id="92" dir="0" index="1" bw="9" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="9" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="9" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_2_cast_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="14" slack="1"/>
<pin id="110" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_3_cast_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="1"/>
<pin id="113" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_4_cast_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="30" slack="1"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4_cast/7 "/>
</bind>
</comp>

<comp id="118" class="1007" name="grp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="14" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="124" class="1005" name="tmp_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="128" class="1005" name="i_1_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="9" slack="0"/>
<pin id="130" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="133" class="1005" name="tmp_1_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="5"/>
<pin id="135" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="138" class="1005" name="window_coeff_addr_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="1"/>
<pin id="140" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_coeff_addr "/>
</bind>
</comp>

<comp id="143" class="1005" name="indata_addr_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="1"/>
<pin id="145" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indata_addr "/>
</bind>
</comp>

<comp id="148" class="1005" name="window_coeff_load_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="14" slack="1"/>
<pin id="150" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="window_coeff_load "/>
</bind>
</comp>

<comp id="153" class="1005" name="indata_load_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="1"/>
<pin id="155" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indata_load "/>
</bind>
</comp>

<comp id="158" class="1005" name="tmp_2_cast_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="30" slack="1"/>
<pin id="160" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

<comp id="163" class="1005" name="tmp_3_cast_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="30" slack="1"/>
<pin id="165" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="168" class="1005" name="tmp_4_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="30" slack="1"/>
<pin id="170" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="22" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="22" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="53" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="22" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="83" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="83" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="83" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="107"><net_src comp="102" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="117"><net_src comp="114" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="122"><net_src comp="108" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="111" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="90" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="96" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="136"><net_src comp="102" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="141"><net_src comp="40" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="146"><net_src comp="53" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="151"><net_src comp="47" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="156"><net_src comp="60" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="161"><net_src comp="108" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="166"><net_src comp="111" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="171"><net_src comp="118" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="114" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outdata | {7 }
 - Input state : 
	Port: hamming_window : indata | {2 3 }
	Port: hamming_window : window_coeff | {2 3 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_1 : 1
		StgValue_17 : 2
		tmp_1 : 1
		window_coeff_addr : 2
		window_coeff_load : 3
		indata_addr : 2
		indata_load : 3
	State 3
	State 4
		tmp_4 : 1
	State 5
	State 6
	State 7
		StgValue_34 : 1
		empty_2 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|    add   |     i_1_fu_96     |    0    |    0    |    16   |
|----------|-------------------|---------|---------|---------|
|   icmp   |     tmp_fu_90     |    0    |    0    |    13   |
|----------|-------------------|---------|---------|---------|
|    mul   |     grp_fu_118    |    1    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   zext   |    tmp_1_fu_102   |    0    |    0    |    0    |
|          | tmp_2_cast_fu_108 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   sext   | tmp_3_cast_fu_111 |    0    |    0    |    0    |
|          | tmp_4_cast_fu_114 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    1    |    0    |    29   |
|----------|-------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|window_coeff|    1   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    1   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_1_reg_128       |    9   |
|         i_reg_79        |    9   |
|   indata_addr_reg_143   |    8   |
|   indata_load_reg_153   |   16   |
|      tmp_1_reg_133      |   64   |
|    tmp_2_cast_reg_158   |   30   |
|    tmp_3_cast_reg_163   |   30   |
|      tmp_4_reg_168      |   30   |
|       tmp_reg_124       |    1   |
|window_coeff_addr_reg_138|    8   |
|window_coeff_load_reg_148|   14   |
+-------------------------+--------+
|          Total          |   219  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_47 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_60 |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_118    |  p0  |   2  |  14  |   28   ||    9    |
|    grp_fu_118    |  p1  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   92   ||  4.244  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   29   |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   36   |
|  Register |    -   |    -   |    -   |   219  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    1   |    4   |   219  |   65   |
+-----------+--------+--------+--------+--------+--------+
