<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>activation_accelerator</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1</Best-caseLatency>
            <Average-caseLatency>3807</Average-caseLatency>
            <Worst-caseLatency>12802</Worst-caseLatency>
            <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>38.070 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.128 ms</Worst-caseRealTimeLatency>
            <Interval-min>2</Interval-min>
            <Interval-max>12803</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_128_3>
                <Slack>7.30</Slack>
                <TripCount>64</TripCount>
                <Latency>12800</Latency>
                <AbsoluteTimeLatency>128000</AbsoluteTimeLatency>
                <IterationLatency>200</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_128_3>
            <VITIS_LOOP_336_20>
                <Slack>7.30</Slack>
                <TripCount>64</TripCount>
                <Latency>7744</Latency>
                <AbsoluteTimeLatency>77440</AbsoluteTimeLatency>
                <IterationLatency>121</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_336_20>
            <VITIS_LOOP_460_31>
                <Slack>7.30</Slack>
                <TripCount>64</TripCount>
                <Latency>9664</Latency>
                <AbsoluteTimeLatency>96640</AbsoluteTimeLatency>
                <IterationLatency>151</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_460_31>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>activation_accelerator.cpp:72</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_128_3>
                    <Name>VITIS_LOOP_128_3</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:142</SourceLocation>
                </VITIS_LOOP_128_3>
                <VITIS_LOOP_336_20>
                    <Name>VITIS_LOOP_336_20</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:351</SourceLocation>
                </VITIS_LOOP_336_20>
                <VITIS_LOOP_460_31>
                    <Name>VITIS_LOOP_460_31</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:474</SourceLocation>
                </VITIS_LOOP_460_31>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>227</BRAM_18K>
            <DSP>627</DSP>
            <FF>128186</FF>
            <LUT>113714</LUT>
            <URAM>16</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>activation_accelerator</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_VITIS_LOOP_633_44_fu_488</InstName>
                    <ModuleName>activation_accelerator_Pipeline_VITIS_LOOP_633_44</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>488</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_762</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>762</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_768</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>768</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_774</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>774</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_780</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>780</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_786</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>786</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_792</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>792</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_798</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>798</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_804</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>804</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_810</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>810</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_816</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>816</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_822</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>822</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_828</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>828</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_834</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>834</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_840</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>840</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_846</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>846</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_852</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>852</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln633_fu_930_p2 add_ln633_fu_936_p2 fmul_32ns_32ns_32_3_max_dsp_1_U22 fmul_32ns_32ns_32_3_max_dsp_1_U23 fmul_32ns_32ns_32_3_max_dsp_1_U24 fmul_32ns_32ns_32_3_max_dsp_1_U25 fmul_32ns_32ns_32_3_max_dsp_1_U26 fmul_32ns_32ns_32_3_max_dsp_1_U27 fmul_32ns_32ns_32_3_max_dsp_1_U28 fmul_32ns_32ns_32_3_max_dsp_1_U29 fmul_32ns_32ns_32_3_max_dsp_1_U30 fmul_32ns_32ns_32_3_max_dsp_1_U31 fmul_32ns_32ns_32_3_max_dsp_1_U32 fmul_32ns_32ns_32_3_max_dsp_1_U33 fmul_32ns_32ns_32_3_max_dsp_1_U34 fmul_32ns_32ns_32_3_max_dsp_1_U35 fmul_32ns_32ns_32_3_max_dsp_1_U36 fmul_32ns_32ns_32_3_max_dsp_1_U37</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_VITIS_LOOP_607_42_fu_588</InstName>
                    <ModuleName>activation_accelerator_Pipeline_VITIS_LOOP_607_42</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>588</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1344</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1344</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1350</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1350</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1356</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1356</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1362</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1362</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1368</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1368</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1374</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1374</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1380</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1380</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1386</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1386</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1392</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1392</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1398</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1398</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1404</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1404</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1410</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1410</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1416</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1416</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1422</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1422</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1428</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1428</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1434</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1434</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1440</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1440</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1446</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1446</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1452</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1452</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1458</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1458</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1464</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1464</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1470</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1470</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1476</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1476</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1482</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1482</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1488</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1488</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1494</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1494</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1500</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1500</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1506</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1506</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1512</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1512</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1518</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1518</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1524</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1524</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1530</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1530</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln607_fu_1672_p2 add_ln607_fu_1678_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_VITIS_LOOP_572_40_fu_688</InstName>
                    <ModuleName>activation_accelerator_Pipeline_VITIS_LOOP_572_40</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>688</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_lut_erf_fu_1086</InstName>
                            <ModuleName>lut_erf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1086</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U174 icmp_ln35_fu_173_p2 icmp_ln35_1_fu_179_p2 or_ln35_fu_185_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U175 and_ln35_fu_342_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U176 and_ln36_fu_346_p2 fadd_32ns_32ns_32_4_full_dsp_1_U167 fmul_32ns_32ns_32_3_max_dsp_1_U171 add_ln317_fu_232_p2 sub_ln18_fu_246_p2 select_ln18_fu_256_p3 lshr_ln18_fu_272_p2 shl_ln18_fu_278_p2 val_fu_304_p3 result_4_fu_312_p2 result_fu_317_p3 sitofp_32ns_32_4_no_dsp_1_U173 fsub_32ns_32ns_32_4_full_dsp_1_U168 add_ln43_fu_332_p2 fsub_32ns_32ns_32_4_full_dsp_1_U169 fmul_32ns_32ns_32_3_max_dsp_1_U172 fadd_32ns_32ns_32_4_full_dsp_1_U170 xor_ln33_fu_350_p2 and_ln35_1_fu_355_p2 or_ln35_1_fu_361_p2 xor_ln35_fu_366_p2 and_ln36_1_fu_372_p2 sparsemux_9_3_32_1_1_U177 erf_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_erf_fu_1093</InstName>
                            <ModuleName>lut_erf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1093</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U174 icmp_ln35_fu_173_p2 icmp_ln35_1_fu_179_p2 or_ln35_fu_185_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U175 and_ln35_fu_342_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U176 and_ln36_fu_346_p2 fadd_32ns_32ns_32_4_full_dsp_1_U167 fmul_32ns_32ns_32_3_max_dsp_1_U171 add_ln317_fu_232_p2 sub_ln18_fu_246_p2 select_ln18_fu_256_p3 lshr_ln18_fu_272_p2 shl_ln18_fu_278_p2 val_fu_304_p3 result_4_fu_312_p2 result_fu_317_p3 sitofp_32ns_32_4_no_dsp_1_U173 fsub_32ns_32ns_32_4_full_dsp_1_U168 add_ln43_fu_332_p2 fsub_32ns_32ns_32_4_full_dsp_1_U169 fmul_32ns_32ns_32_3_max_dsp_1_U172 fadd_32ns_32ns_32_4_full_dsp_1_U170 xor_ln33_fu_350_p2 and_ln35_1_fu_355_p2 or_ln35_1_fu_361_p2 xor_ln35_fu_366_p2 and_ln36_1_fu_372_p2 sparsemux_9_3_32_1_1_U177 erf_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_erf_fu_1100</InstName>
                            <ModuleName>lut_erf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1100</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U174 icmp_ln35_fu_173_p2 icmp_ln35_1_fu_179_p2 or_ln35_fu_185_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U175 and_ln35_fu_342_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U176 and_ln36_fu_346_p2 fadd_32ns_32ns_32_4_full_dsp_1_U167 fmul_32ns_32ns_32_3_max_dsp_1_U171 add_ln317_fu_232_p2 sub_ln18_fu_246_p2 select_ln18_fu_256_p3 lshr_ln18_fu_272_p2 shl_ln18_fu_278_p2 val_fu_304_p3 result_4_fu_312_p2 result_fu_317_p3 sitofp_32ns_32_4_no_dsp_1_U173 fsub_32ns_32ns_32_4_full_dsp_1_U168 add_ln43_fu_332_p2 fsub_32ns_32ns_32_4_full_dsp_1_U169 fmul_32ns_32ns_32_3_max_dsp_1_U172 fadd_32ns_32ns_32_4_full_dsp_1_U170 xor_ln33_fu_350_p2 and_ln35_1_fu_355_p2 or_ln35_1_fu_361_p2 xor_ln35_fu_366_p2 and_ln36_1_fu_372_p2 sparsemux_9_3_32_1_1_U177 erf_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_erf_fu_1107</InstName>
                            <ModuleName>lut_erf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1107</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U174 icmp_ln35_fu_173_p2 icmp_ln35_1_fu_179_p2 or_ln35_fu_185_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U175 and_ln35_fu_342_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U176 and_ln36_fu_346_p2 fadd_32ns_32ns_32_4_full_dsp_1_U167 fmul_32ns_32ns_32_3_max_dsp_1_U171 add_ln317_fu_232_p2 sub_ln18_fu_246_p2 select_ln18_fu_256_p3 lshr_ln18_fu_272_p2 shl_ln18_fu_278_p2 val_fu_304_p3 result_4_fu_312_p2 result_fu_317_p3 sitofp_32ns_32_4_no_dsp_1_U173 fsub_32ns_32ns_32_4_full_dsp_1_U168 add_ln43_fu_332_p2 fsub_32ns_32ns_32_4_full_dsp_1_U169 fmul_32ns_32ns_32_3_max_dsp_1_U172 fadd_32ns_32ns_32_4_full_dsp_1_U170 xor_ln33_fu_350_p2 and_ln35_1_fu_355_p2 or_ln35_1_fu_361_p2 xor_ln35_fu_366_p2 and_ln36_1_fu_372_p2 sparsemux_9_3_32_1_1_U177 erf_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_erf_fu_1114</InstName>
                            <ModuleName>lut_erf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1114</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U174 icmp_ln35_fu_173_p2 icmp_ln35_1_fu_179_p2 or_ln35_fu_185_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U175 and_ln35_fu_342_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U176 and_ln36_fu_346_p2 fadd_32ns_32ns_32_4_full_dsp_1_U167 fmul_32ns_32ns_32_3_max_dsp_1_U171 add_ln317_fu_232_p2 sub_ln18_fu_246_p2 select_ln18_fu_256_p3 lshr_ln18_fu_272_p2 shl_ln18_fu_278_p2 val_fu_304_p3 result_4_fu_312_p2 result_fu_317_p3 sitofp_32ns_32_4_no_dsp_1_U173 fsub_32ns_32ns_32_4_full_dsp_1_U168 add_ln43_fu_332_p2 fsub_32ns_32ns_32_4_full_dsp_1_U169 fmul_32ns_32ns_32_3_max_dsp_1_U172 fadd_32ns_32ns_32_4_full_dsp_1_U170 xor_ln33_fu_350_p2 and_ln35_1_fu_355_p2 or_ln35_1_fu_361_p2 xor_ln35_fu_366_p2 and_ln36_1_fu_372_p2 sparsemux_9_3_32_1_1_U177 erf_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_erf_fu_1121</InstName>
                            <ModuleName>lut_erf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1121</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U174 icmp_ln35_fu_173_p2 icmp_ln35_1_fu_179_p2 or_ln35_fu_185_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U175 and_ln35_fu_342_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U176 and_ln36_fu_346_p2 fadd_32ns_32ns_32_4_full_dsp_1_U167 fmul_32ns_32ns_32_3_max_dsp_1_U171 add_ln317_fu_232_p2 sub_ln18_fu_246_p2 select_ln18_fu_256_p3 lshr_ln18_fu_272_p2 shl_ln18_fu_278_p2 val_fu_304_p3 result_4_fu_312_p2 result_fu_317_p3 sitofp_32ns_32_4_no_dsp_1_U173 fsub_32ns_32ns_32_4_full_dsp_1_U168 add_ln43_fu_332_p2 fsub_32ns_32ns_32_4_full_dsp_1_U169 fmul_32ns_32ns_32_3_max_dsp_1_U172 fadd_32ns_32ns_32_4_full_dsp_1_U170 xor_ln33_fu_350_p2 and_ln35_1_fu_355_p2 or_ln35_1_fu_361_p2 xor_ln35_fu_366_p2 and_ln36_1_fu_372_p2 sparsemux_9_3_32_1_1_U177 erf_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1128</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1128</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1141</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1141</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1154</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1154</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1167</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1167</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1180</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1180</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1193</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1193</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln572_fu_1328_p2 i_3_fu_1334_p2 sub_ln577_fu_1374_p2 sub_ln578_fu_1388_p2 sparsemux_17_3_16_1_1_U207 global_idx_fu_1438_p2 global_idx_1_fu_1466_p2 global_idx_2_fu_1494_p2 global_idx_3_fu_1522_p2 sparsemux_17_3_16_1_1_U208 sparsemux_17_3_16_1_1_U209 sparsemux_17_3_16_1_1_U210 sparsemux_17_3_16_1_1_U211 fmul_32ns_32ns_32_3_max_dsp_1_U205 sparsemux_17_3_16_1_1_U212 fmul_32ns_32ns_32_3_max_dsp_1_U206</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_VITIS_LOOP_294_18_fu_758</InstName>
                    <ModuleName>activation_accelerator_Pipeline_VITIS_LOOP_294_18</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>758</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_lut_exp_fu_712</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>712</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_719</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>719</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_726</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>726</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_733</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>733</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_740</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>740</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_747</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>747</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_754</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>754</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_761</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>761</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_768</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>768</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_775</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>775</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_782</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>782</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_789</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>789</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_796</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>796</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_803</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>803</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_810</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>810</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_817</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>817</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln294_fu_1424_p2 add_ln294_fu_1430_p2 icmp_ln308_fu_1496_p2 icmp_ln308_1_fu_1502_p2 or_ln308_fu_2213_p2 and_ln308_fu_2217_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U684 xor_ln309_15_fu_2380_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U684 select_ln322_fu_2880_p3 u_2_fu_2888_p2 icmp_ln308_2_fu_1543_p2 icmp_ln308_3_fu_1549_p2 or_ln308_1_fu_2223_p2 and_ln308_1_fu_2227_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U685 xor_ln309_fu_2411_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U685 select_ln322_1_fu_2916_p3 u_4_fu_2924_p2 icmp_ln308_4_fu_1590_p2 icmp_ln308_5_fu_1596_p2 or_ln308_2_fu_2233_p2 and_ln308_2_fu_2237_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U686 xor_ln309_16_fu_2442_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U686 select_ln322_2_fu_2952_p3 u_6_fu_2960_p2 icmp_ln308_6_fu_1637_p2 icmp_ln308_7_fu_1643_p2 or_ln308_3_fu_2243_p2 and_ln308_3_fu_2247_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U687 xor_ln309_17_fu_2473_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U687 select_ln322_3_fu_2988_p3 u_8_fu_2996_p2 icmp_ln308_8_fu_1684_p2 icmp_ln308_9_fu_1690_p2 or_ln308_4_fu_2253_p2 and_ln308_4_fu_2257_p2 xor_ln309_18_fu_2504_p2 select_ln322_4_fu_3024_p3 u_10_fu_3032_p2 icmp_ln308_10_fu_1731_p2 icmp_ln308_11_fu_1737_p2 or_ln308_5_fu_2263_p2 and_ln308_5_fu_2267_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U689 xor_ln309_19_fu_2535_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U689 select_ln322_5_fu_3060_p3 u_12_fu_3068_p2 icmp_ln308_12_fu_1778_p2 icmp_ln308_13_fu_1784_p2 or_ln308_6_fu_2273_p2 and_ln308_6_fu_2277_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U690 xor_ln309_20_fu_2566_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U690 select_ln322_6_fu_3096_p3 u_14_fu_3104_p2 icmp_ln308_14_fu_1825_p2 icmp_ln308_15_fu_1831_p2 or_ln308_7_fu_2283_p2 and_ln308_7_fu_2287_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U691 xor_ln309_21_fu_2597_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U691 select_ln322_7_fu_3132_p3 u_16_fu_3140_p2 icmp_ln308_16_fu_1872_p2 icmp_ln308_17_fu_1878_p2 or_ln308_8_fu_2293_p2 and_ln308_8_fu_2297_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U692 xor_ln309_22_fu_2628_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U692 select_ln322_8_fu_3168_p3 u_18_fu_3176_p2 icmp_ln308_18_fu_1919_p2 icmp_ln308_19_fu_1925_p2 or_ln308_9_fu_2303_p2 and_ln308_9_fu_2307_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U693 xor_ln309_23_fu_2659_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U693 select_ln322_9_fu_3204_p3 u_20_fu_3212_p2 icmp_ln308_20_fu_1966_p2 icmp_ln308_21_fu_1972_p2 or_ln308_10_fu_2313_p2 and_ln308_10_fu_2317_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U694 xor_ln309_24_fu_2690_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U694 select_ln322_10_fu_3240_p3 u_22_fu_3248_p2 icmp_ln308_22_fu_2013_p2 icmp_ln308_23_fu_2019_p2 or_ln308_11_fu_2323_p2 and_ln308_11_fu_2327_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U695 xor_ln309_25_fu_2721_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U695 select_ln322_11_fu_3276_p3 u_24_fu_3284_p2 icmp_ln308_24_fu_2060_p2 icmp_ln308_25_fu_2066_p2 or_ln308_12_fu_2333_p2 and_ln308_12_fu_2337_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U696 xor_ln309_26_fu_2752_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U696 select_ln322_12_fu_3312_p3 u_26_fu_3320_p2 icmp_ln308_26_fu_2107_p2 icmp_ln308_27_fu_2113_p2 or_ln308_13_fu_2343_p2 and_ln308_13_fu_2347_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U697 xor_ln309_27_fu_2783_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U697 select_ln322_13_fu_3348_p3 u_28_fu_3356_p2 icmp_ln308_28_fu_2154_p2 icmp_ln308_29_fu_2160_p2 or_ln308_14_fu_2353_p2 and_ln308_14_fu_2357_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U698 xor_ln309_28_fu_2814_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U698 select_ln322_14_fu_3384_p3 u_30_fu_3392_p2 icmp_ln308_30_fu_2201_p2 icmp_ln308_31_fu_2207_p2 or_ln308_15_fu_2363_p2 and_ln308_15_fu_2367_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U699 xor_ln309_29_fu_2845_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U699 select_ln322_15_fu_3420_p3 u_32_fu_3428_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_VITIS_LOOP_657_46_fu_828</InstName>
                    <ModuleName>activation_accelerator_Pipeline_VITIS_LOOP_657_46</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>828</ID>
                    <BindInstances>icmp_ln657_fu_320_p2 add_ln657_fu_326_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_VITIS_LOOP_474_33_fu_867</InstName>
                    <ModuleName>activation_accelerator_Pipeline_VITIS_LOOP_474_33</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>867</ID>
                    <BindInstances>icmp_ln474_fu_1126_p2 add_ln486_fu_1146_p2 add_ln486_1_fu_1342_p2 fadd_32ns_32ns_32_4_full_dsp_1_U306 fadd_32ns_32ns_32_4_full_dsp_1_U307 fadd_32ns_32ns_32_4_full_dsp_1_U302 fadd_32ns_32ns_32_4_full_dsp_1_U308 fadd_32ns_32ns_32_4_full_dsp_1_U303 fadd_32ns_32ns_32_4_full_dsp_1_U309 fadd_32ns_32ns_32_4_full_dsp_1_U312 fadd_32ns_32ns_32_4_full_dsp_1_U316 fadd_32ns_32ns_32_4_full_dsp_1_U313 fadd_32ns_32ns_32_4_full_dsp_1_U317 fadd_32ns_32ns_32_4_full_dsp_1_U304 fadd_32ns_32ns_32_4_full_dsp_1_U305 fadd_32ns_32ns_32_4_full_dsp_1_U314 fadd_32ns_32ns_32_4_full_dsp_1_U315 fadd_32ns_32ns_32_4_full_dsp_1_U320 fadd_32ns_32ns_32_4_full_dsp_1_U321 fadd_32ns_32ns_32_4_full_dsp_1_U324 fadd_32ns_32ns_32_4_full_dsp_1_U310 fadd_32ns_32ns_32_4_full_dsp_1_U311 fadd_32ns_32ns_32_4_full_dsp_1_U318 fadd_32ns_32ns_32_4_full_dsp_1_U319 fadd_32ns_32ns_32_4_full_dsp_1_U322 fadd_32ns_32ns_32_4_full_dsp_1_U323 fadd_32ns_32ns_32_4_full_dsp_1_U325 sparsemux_9_2_32_1_1_U360 fadd_32ns_32ns_32_4_full_dsp_1_U326 sparsemux_9_2_32_1_1_U361 fadd_32ns_32ns_32_4_full_dsp_1_U327 add_ln474_fu_1180_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_VITIS_LOOP_351_22_fu_912</InstName>
                    <ModuleName>activation_accelerator_Pipeline_VITIS_LOOP_351_22</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>912</ID>
                    <BindInstances>icmp_ln351_fu_846_p2 add_ln363_fu_866_p2 add_ln363_1_fu_914_p2 sparsemux_9_2_32_1_1_U551 add_ln351_fu_950_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_VITIS_LOOP_142_5_fu_953</InstName>
                    <ModuleName>activation_accelerator_Pipeline_VITIS_LOOP_142_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>953</ID>
                    <BindInstances>icmp_ln142_fu_813_p2 add_ln154_fu_833_p2 add_ln154_1_fu_881_p2 or_ln156_fu_1462_p2 or_ln156_1_fu_1468_p2 or_ln156_2_fu_1474_p2 or_ln156_3_fu_1480_p2 or_ln156_4_fu_1486_p2 or_ln156_5_fu_1492_p2 or_ln156_6_fu_1498_p2 or_ln156_7_fu_1504_p2 or_ln156_8_fu_1510_p2 or_ln156_9_fu_1516_p2 or_ln156_10_fu_1522_p2 or_ln156_11_fu_1528_p2 or_ln156_12_fu_1534_p2 or_ln156_13_fu_1540_p2 or_ln156_14_fu_1546_p2 has_nan_1_fu_1552_p2 icmp_ln173_fu_1590_p2 icmp_ln173_1_fu_1596_p2 or_ln173_fu_2463_p2 icmp_ln173_2_fu_1602_p2 icmp_ln173_3_fu_1608_p2 or_ln173_1_fu_2467_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U765 and_ln173_fu_2471_p2 and_ln173_1_fu_2477_p2 m0_fu_2483_p3 icmp_ln174_fu_1646_p2 icmp_ln174_1_fu_1652_p2 or_ln174_fu_2490_p2 icmp_ln174_2_fu_1658_p2 icmp_ln174_3_fu_1664_p2 or_ln174_1_fu_2494_p2 and_ln174_fu_2498_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U766 and_ln174_1_fu_2504_p2 m1_fu_2510_p3 icmp_ln175_fu_2929_p2 icmp_ln175_1_fu_2935_p2 or_ln175_fu_2941_p2 icmp_ln175_2_fu_2947_p2 icmp_ln175_3_fu_2953_p2 or_ln175_1_fu_2959_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U781 and_ln175_fu_2965_p2 and_ln175_1_fu_2971_p2 left_fu_2977_p3 icmp_ln173_4_fu_1702_p2 icmp_ln173_5_fu_1708_p2 or_ln173_2_fu_2517_p2 icmp_ln173_6_fu_1714_p2 icmp_ln173_7_fu_1720_p2 or_ln173_3_fu_2521_p2 and_ln173_2_fu_2525_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U767 and_ln173_3_fu_2531_p2 m0_1_fu_2537_p3 icmp_ln174_4_fu_1758_p2 icmp_ln174_5_fu_1764_p2 or_ln174_2_fu_2544_p2 icmp_ln174_6_fu_1770_p2 icmp_ln174_7_fu_1776_p2 or_ln174_3_fu_2548_p2 and_ln174_2_fu_2552_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U768 and_ln174_3_fu_2558_p2 m1_1_fu_2564_p3 icmp_ln175_4_fu_3018_p2 icmp_ln175_5_fu_3024_p2 or_ln175_2_fu_3030_p2 icmp_ln175_6_fu_3036_p2 icmp_ln175_7_fu_3042_p2 or_ln175_3_fu_3048_p2 and_ln175_2_fu_3054_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U782 and_ln175_3_fu_3060_p2 right_fu_3066_p3 icmp_ln173_8_fu_1814_p2 icmp_ln173_9_fu_1820_p2 or_ln173_4_fu_2571_p2 icmp_ln173_10_fu_1826_p2 icmp_ln173_11_fu_1832_p2 or_ln173_5_fu_2575_p2 and_ln173_4_fu_2579_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U769 and_ln173_5_fu_2585_p2 m0_2_fu_2591_p3 icmp_ln174_8_fu_1870_p2 icmp_ln174_9_fu_1876_p2 or_ln174_4_fu_2598_p2 icmp_ln174_10_fu_1882_p2 icmp_ln174_11_fu_1888_p2 or_ln174_5_fu_2602_p2 and_ln174_4_fu_2606_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U770 and_ln174_5_fu_2612_p2 m1_2_fu_2618_p3 icmp_ln175_8_fu_3107_p2 icmp_ln175_9_fu_3113_p2 or_ln175_4_fu_3119_p2 icmp_ln175_10_fu_3125_p2 icmp_ln175_11_fu_3131_p2 or_ln175_5_fu_3137_p2 and_ln175_4_fu_3143_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U783 and_ln175_5_fu_3149_p2 left_1_fu_3155_p3 icmp_ln173_12_fu_1926_p2 icmp_ln173_13_fu_1932_p2 or_ln173_6_fu_2625_p2 icmp_ln173_14_fu_1938_p2 icmp_ln173_15_fu_1944_p2 or_ln173_7_fu_2629_p2 and_ln173_6_fu_2633_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U771 and_ln173_7_fu_2639_p2 m0_3_fu_2645_p3 icmp_ln174_12_fu_1982_p2 icmp_ln174_13_fu_1988_p2 or_ln174_6_fu_2652_p2 icmp_ln174_14_fu_1994_p2 icmp_ln174_15_fu_2000_p2 or_ln174_7_fu_2656_p2 and_ln174_6_fu_2660_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U772 and_ln174_7_fu_2666_p2 m1_3_fu_2672_p3 icmp_ln175_12_fu_3196_p2 icmp_ln175_13_fu_3202_p2 or_ln175_6_fu_3208_p2 icmp_ln175_14_fu_3214_p2 icmp_ln175_15_fu_3220_p2 or_ln175_7_fu_3226_p2 and_ln175_6_fu_3232_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U784 and_ln175_7_fu_3238_p2 right_1_fu_3244_p3 icmp_ln173_16_fu_2038_p2 icmp_ln173_17_fu_2044_p2 or_ln173_8_fu_2679_p2 icmp_ln173_18_fu_2050_p2 icmp_ln173_19_fu_2056_p2 or_ln173_9_fu_2683_p2 and_ln173_8_fu_2687_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U773 and_ln173_9_fu_2693_p2 m0_4_fu_2699_p3 icmp_ln174_16_fu_2094_p2 icmp_ln174_17_fu_2100_p2 or_ln174_8_fu_2706_p2 icmp_ln174_18_fu_2106_p2 icmp_ln174_19_fu_2112_p2 or_ln174_9_fu_2710_p2 and_ln174_8_fu_2714_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U774 and_ln174_9_fu_2720_p2 m1_4_fu_2726_p3 icmp_ln175_16_fu_3285_p2 icmp_ln175_17_fu_3291_p2 or_ln175_8_fu_3297_p2 icmp_ln175_18_fu_3303_p2 icmp_ln175_19_fu_3309_p2 or_ln175_9_fu_3315_p2 and_ln175_8_fu_3321_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U785 and_ln175_9_fu_3327_p2 left_2_fu_3333_p3 icmp_ln173_20_fu_2150_p2 icmp_ln173_21_fu_2156_p2 or_ln173_10_fu_2733_p2 icmp_ln173_22_fu_2162_p2 icmp_ln173_23_fu_2168_p2 or_ln173_11_fu_2737_p2 and_ln173_10_fu_2741_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U775 and_ln173_11_fu_2747_p2 m0_5_fu_2753_p3 icmp_ln174_20_fu_2206_p2 icmp_ln174_21_fu_2212_p2 or_ln174_10_fu_2760_p2 icmp_ln174_22_fu_2218_p2 icmp_ln174_23_fu_2224_p2 or_ln174_11_fu_2764_p2 and_ln174_10_fu_2768_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U776 and_ln174_11_fu_2774_p2 m1_5_fu_2780_p3 icmp_ln175_20_fu_3374_p2 icmp_ln175_21_fu_3380_p2 or_ln175_10_fu_3386_p2 icmp_ln175_22_fu_3392_p2 icmp_ln175_23_fu_3398_p2 or_ln175_11_fu_3404_p2 and_ln175_10_fu_3410_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U786 and_ln175_11_fu_3416_p2 right_2_fu_3422_p3 icmp_ln173_24_fu_2262_p2 icmp_ln173_25_fu_2268_p2 or_ln173_12_fu_2787_p2 icmp_ln173_26_fu_2274_p2 icmp_ln173_27_fu_2280_p2 or_ln173_13_fu_2791_p2 and_ln173_12_fu_2795_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U777 and_ln173_13_fu_2801_p2 m0_6_fu_2807_p3 icmp_ln174_24_fu_2318_p2 icmp_ln174_25_fu_2324_p2 or_ln174_12_fu_2814_p2 icmp_ln174_26_fu_2330_p2 icmp_ln174_27_fu_2336_p2 or_ln174_13_fu_2818_p2 and_ln174_12_fu_2822_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U778 and_ln174_13_fu_2828_p2 m1_6_fu_2834_p3 icmp_ln175_24_fu_3463_p2 icmp_ln175_25_fu_3469_p2 or_ln175_12_fu_3475_p2 icmp_ln175_26_fu_3481_p2 icmp_ln175_27_fu_3487_p2 or_ln175_13_fu_3493_p2 and_ln175_12_fu_3499_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U787 and_ln175_13_fu_3505_p2 left_3_fu_3511_p3 icmp_ln173_28_fu_2374_p2 icmp_ln173_29_fu_2380_p2 or_ln173_14_fu_2841_p2 icmp_ln173_30_fu_2386_p2 icmp_ln173_31_fu_2392_p2 or_ln173_15_fu_2845_p2 and_ln173_14_fu_2849_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U779 and_ln173_15_fu_2855_p2 m0_7_fu_2861_p3 icmp_ln174_28_fu_2430_p2 icmp_ln174_29_fu_2436_p2 or_ln174_14_fu_2868_p2 icmp_ln174_30_fu_2442_p2 icmp_ln174_31_fu_2448_p2 or_ln174_15_fu_2872_p2 and_ln174_14_fu_2876_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U780 and_ln174_15_fu_2882_p2 m1_7_fu_2888_p3 icmp_ln175_28_fu_3552_p2 icmp_ln175_29_fu_3558_p2 or_ln175_14_fu_3564_p2 icmp_ln175_30_fu_3570_p2 icmp_ln175_31_fu_3576_p2 or_ln175_15_fu_3582_p2 and_ln175_14_fu_3588_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U788 and_ln175_15_fu_3594_p2 right_3_fu_3600_p3 icmp_ln184_fu_3641_p2 icmp_ln184_1_fu_3647_p2 or_ln184_fu_3653_p2 icmp_ln184_2_fu_3659_p2 icmp_ln184_3_fu_3665_p2 or_ln184_1_fu_3671_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U789 and_ln184_fu_3677_p2 and_ln184_1_fu_3683_p2 select_ln184_fu_3689_p3 icmp_ln184_4_fu_3730_p2 icmp_ln184_5_fu_3736_p2 or_ln184_2_fu_3742_p2 icmp_ln184_6_fu_3748_p2 icmp_ln184_7_fu_3754_p2 or_ln184_3_fu_3760_p2 and_ln184_2_fu_3766_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U790 and_ln184_3_fu_3772_p2 select_ln184_1_fu_3778_p3 icmp_ln184_8_fu_3819_p2 icmp_ln184_9_fu_3825_p2 or_ln184_4_fu_3831_p2 icmp_ln184_10_fu_3837_p2 icmp_ln184_11_fu_3843_p2 or_ln184_5_fu_3849_p2 and_ln184_4_fu_3855_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U791 and_ln184_5_fu_3861_p2 select_ln184_2_fu_3867_p3 icmp_ln184_12_fu_3908_p2 icmp_ln184_13_fu_3914_p2 or_ln184_6_fu_3920_p2 icmp_ln184_14_fu_3926_p2 icmp_ln184_15_fu_3932_p2 or_ln184_7_fu_3938_p2 and_ln184_6_fu_3944_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U792 and_ln184_7_fu_3950_p2 select_ln184_3_fu_3956_p3 icmp_ln187_fu_3997_p2 icmp_ln187_1_fu_4003_p2 or_ln187_fu_4009_p2 icmp_ln187_2_fu_4015_p2 icmp_ln187_3_fu_4021_p2 or_ln187_1_fu_4027_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U793 and_ln187_fu_4033_p2 and_ln187_1_fu_4039_p2 l2_0_fu_4045_p3 icmp_ln188_fu_4086_p2 icmp_ln188_1_fu_4092_p2 or_ln188_fu_4098_p2 icmp_ln188_2_fu_4104_p2 icmp_ln188_3_fu_4110_p2 or_ln188_1_fu_4116_p2 and_ln188_fu_4122_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U794 and_ln188_1_fu_4128_p2 l2_1_fu_4134_p3 icmp_ln189_fu_4175_p2 icmp_ln189_1_fu_4181_p2 or_ln189_fu_4187_p2 icmp_ln189_2_fu_4193_p2 icmp_ln189_3_fu_4199_p2 or_ln189_1_fu_4205_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U795 and_ln189_fu_4211_p2 and_ln189_1_fu_4217_p2 pmax_fu_4223_p3 sparsemux_9_2_32_1_1_U797 icmp_ln193_fu_4313_p2 icmp_ln193_1_fu_4319_p2 or_ln193_fu_4325_p2 icmp_ln193_2_fu_4284_p2 icmp_ln193_3_fu_4290_p2 or_ln193_1_fu_4331_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U796 and_ln193_fu_4335_p2 and_ln193_1_fu_4341_p2 add_ln142_fu_907_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_VITIS_LOOP_535_37_fu_994</InstName>
                    <ModuleName>activation_accelerator_Pipeline_VITIS_LOOP_535_37</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>994</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_940</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>940</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_946</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>946</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_952</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>952</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_958</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>958</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_964</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>964</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_970</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>970</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_976</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>976</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_982</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>982</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_988</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>988</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_994</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>994</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1000</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1000</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1006</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1006</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1012</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1012</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1018</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1018</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1024</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1024</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1030</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1030</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1036</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1036</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1042</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1042</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1048</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1048</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1054</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1054</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1060</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1060</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1066</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1066</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1072</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1072</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1078</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1078</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1084</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1084</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1090</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1090</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1096</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1096</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1102</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1102</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1108</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1108</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1114</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1114</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1120</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1120</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1126</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1126</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln535_fu_1396_p2 add_ln546_fu_1416_p2 add_ln546_1_fu_1464_p2 add_ln535_fu_1490_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_VITIS_LOOP_420_28_fu_1065</InstName>
                    <ModuleName>activation_accelerator_Pipeline_VITIS_LOOP_420_28</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1065</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_932</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>932</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_938</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>938</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_944</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>944</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_950</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>950</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_956</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>956</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_962</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>962</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_968</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>968</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_974</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>974</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_980</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>980</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_986</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>986</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_992</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>992</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_998</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>998</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1004</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1004</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1010</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1010</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1016</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1016</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1022</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1022</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1028</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1028</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1034</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1034</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1040</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1040</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1046</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1046</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1052</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1052</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1058</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1058</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1064</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1064</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1070</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1070</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1076</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1076</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1082</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1082</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1088</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1088</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1094</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1094</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1100</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1100</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1106</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1106</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1112</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1112</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1118</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1118</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln420_fu_1260_p2 add_ln432_fu_1280_p2 add_ln432_1_fu_1328_p2 add_ln420_fu_1354_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_VITIS_LOOP_216_11_fu_1135</InstName>
                    <ModuleName>activation_accelerator_Pipeline_VITIS_LOOP_216_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1135</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_lut_exp_fu_616</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>616</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_623</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>623</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_630</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>630</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_637</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>637</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_644</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>644</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_651</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>651</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_658</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>658</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_665</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>665</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_672</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>672</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_679</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>679</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_686</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>686</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_693</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>693</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_700</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>700</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_707</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>707</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_714</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>714</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lut_exp_fu_721</InstName>
                            <ModuleName>lut_exp</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>721</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U646 icmp_ln19_fu_171_p2 icmp_ln19_1_fu_177_p2 or_ln19_fu_183_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U647 and_ln19_fu_340_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U648 and_ln20_fu_344_p2 fadd_32ns_32ns_32_4_full_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U643 add_ln317_fu_230_p2 sub_ln18_fu_244_p2 select_ln18_fu_254_p3 lshr_ln18_fu_270_p2 shl_ln18_fu_276_p2 val_fu_302_p3 result_2_fu_310_p2 result_fu_315_p3 sitofp_32ns_32_4_no_dsp_1_U645 fsub_32ns_32ns_32_4_full_dsp_1_U640 add_ln28_fu_330_p2 fsub_32ns_32ns_32_4_full_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U642 or_ln20_fu_348_p2 or_ln20_1_fu_353_p2 xor_ln20_fu_359_p2 xor_ln19_fu_365_p2 and_ln19_1_fu_370_p2 sparsemux_9_3_32_1_1_U649 exp_lut_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln216_fu_924_p2 add_ln230_fu_944_p2 sparsemux_9_2_32_1_1_U859 add_ln216_fu_980_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_VITIS_LOOP_272_16_fu_1195</InstName>
                    <ModuleName>activation_accelerator_Pipeline_VITIS_LOOP_272_16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1195</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_928</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>928</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_934</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>934</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_940</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>940</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_946</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>946</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_952</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>952</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_958</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>958</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_964</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>964</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_970</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>970</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_976</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>976</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_982</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>982</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_988</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>988</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_994</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>994</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1000</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1000</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1006</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1006</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1012</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1012</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1018</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1018</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1024</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1024</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1030</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1030</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1036</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1036</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1042</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1042</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1048</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1048</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1054</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1054</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1060</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1060</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1066</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1066</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1072</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1072</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1078</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1078</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1084</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1084</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1090</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1090</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1096</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1096</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1102</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1102</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1108</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1108</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_to_bf16_fu_1114</InstName>
                            <ModuleName>float_to_bf16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1114</ID>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U19 select_ln68_fu_44_p3 u_1_fu_52_p2 ap_return</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln272_fu_1256_p2 add_ln282_fu_1344_p2 add_ln282_1_fu_1372_p2 add_ln272_fu_1330_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_VITIS_LOOP_103_1_fu_1249</InstName>
                    <ModuleName>activation_accelerator_Pipeline_VITIS_LOOP_103_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1249</ID>
                    <BindInstances>icmp_ln103_fu_678_p2 add_ln103_fu_684_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>grp_lut_exp_fu_2848 faddfsub_32ns_32ns_32_4_full_dsp_1_U1000 exp_cache_U exp_cache_1_U exp_cache_2_U exp_cache_3_U exp_cache_4_U grp_lut_exp_fu_2853 faddfsub_32ns_32ns_32_4_full_dsp_1_U1075 exp_cache_7_U exp_cache_8_U exp_cache_9_U exp_cache_10_U fmul_32ns_32ns_32_3_max_dsp_1_U1002 exp_cache_12_U exp_cache_13_U exp_cache_14_U exp_cache_15_U fmul_32ns_32ns_32_3_max_dsp_1_U1065 faddfsub_32ns_32ns_32_4_full_dsp_1_U1082 add_ln460_fu_1452_p2 sub_ln474_fu_1482_p2 faddfsub_32ns_32ns_32_4_full_dsp_1_U1087 fmul_32ns_32ns_32_3_max_dsp_1_U1062 faddfsub_32ns_32ns_32_4_full_dsp_1_U1075 fmul_32ns_32ns_32_3_max_dsp_1_U1063 faddfsub_32ns_32ns_32_4_full_dsp_1_U1088 faddfsub_32ns_32ns_32_4_full_dsp_1_U1076 fmul_32ns_32ns_32_3_max_dsp_1_U1065 fmul_32ns_32ns_32_3_max_dsp_1_U1066 faddfsub_32ns_32ns_32_4_full_dsp_1_U1089 faddfsub_32ns_32ns_32_4_full_dsp_1_U1075 fmul_32ns_32ns_32_3_max_dsp_1_U1068 faddfsub_32ns_32ns_32_4_full_dsp_1_U1078 faddfsub_32ns_32ns_32_4_full_dsp_1_U1075 faddfsub_32ns_32ns_32_4_full_dsp_1_U1076 faddfsub_32ns_32ns_32_4_full_dsp_1_U1079 faddfsub_32ns_32ns_32_4_full_dsp_1_U1089 fcmp_32ns_32ns_1_2_no_dsp_1_U1093 faddfsub_32ns_32ns_32_4_full_dsp_1_U1085 faddfsub_32ns_32ns_32_4_full_dsp_1_U1087 fmul_32ns_32ns_32_3_max_dsp_1_U1060 faddfsub_32ns_32ns_32_4_full_dsp_1_U1089 fcmp_32ns_32ns_1_2_no_dsp_1_U1097 fcmp_32ns_32ns_1_2_no_dsp_1_U1098 fmul_32ns_32ns_32_3_max_dsp_1_U1063 fcmp_32ns_32ns_1_2_no_dsp_1_U1099 fmul_32ns_32ns_32_3_max_dsp_1_U1049 fmul_32ns_32ns_32_3_max_dsp_1_U1062 fmul_32ns_32ns_32_3_max_dsp_1_U1067 fmul_32ns_32ns_32_3_max_dsp_1_U1068 fadd_32ns_32ns_32_4_full_dsp_1_U1033 fmul_32ns_32ns_32_3_max_dsp_1_U1056 fmul_32ns_32ns_32_3_max_dsp_1_U1069 fmul_32ns_32ns_32_3_max_dsp_1_U1049 fmul_32ns_32ns_32_3_max_dsp_1_U1057 fmul_32ns_32ns_32_3_max_dsp_1_U1074 icmp_ln203_3_fu_1745_p2 fmul_32ns_32ns_32_3_max_dsp_1_U1060 fmul_32ns_32ns_32_3_max_dsp_1_U1045 fmul_32ns_32ns_32_3_max_dsp_1_U1052 grp_float_to_bf16_fu_2332 fmul_32ns_32ns_32_3_max_dsp_1_U1046 faddfsub_32ns_32ns_32_4_full_dsp_1_U1009 fmul_32ns_32ns_32_3_max_dsp_1_U1053 fcmp_32ns_32ns_1_2_no_dsp_1_U1095 fmul_32ns_32ns_32_3_max_dsp_1_U1055 icmp_ln203_7_fu_1838_p2 or_ln203_3_fu_1844_p2 faddfsub_32ns_32ns_32_4_full_dsp_1_U1012 fmul_32ns_32ns_32_3_max_dsp_1_U1056 or_ln203_4_fu_1862_p2 and_ln203_3_fu_1868_p2 faddfsub_32ns_32ns_32_4_full_dsp_1_U1013 faddfsub_32ns_32ns_32_4_full_dsp_1_U1080 grp_float_to_bf16_fu_2348 fmul_32ns_32ns_32_3_max_dsp_1_U1059 icmp_ln203_11_fu_1927_p2 faddfsub_32ns_32ns_32_4_full_dsp_1_U1014 faddfsub_32ns_32ns_32_4_full_dsp_1_U1016 fmul_32ns_32ns_32_3_max_dsp_1_U1060 or_ln203_6_fu_1951_p2 and_ln203_5_fu_1957_p2 faddfsub_32ns_32ns_32_4_full_dsp_1_U1015 grp_float_to_bf16_fu_2360 max_val_3_fu_1969_p3 fcmp_32ns_32ns_1_2_no_dsp_1_U1096 faddfsub_32ns_32ns_32_4_full_dsp_1_U1000 fadd_32ns_32ns_32_4_full_dsp_1_U1017 faddfsub_32ns_32ns_32_4_full_dsp_1_U1000 fdiv_32ns_32ns_32_9_no_dsp_1_U1003 grp_float_to_bf16_fu_2388 fadd_32ns_32ns_32_4_full_dsp_1_U1023 activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_U p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_U p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_U p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_U p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_U p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_U p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_U p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_U p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_U p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_U p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_U p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_U p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_U p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_U p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_U p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_U p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_U p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_U p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>activation_accelerator_Pipeline_VITIS_LOOP_657_46</Name>
            <Loops>
                <VITIS_LOOP_657_46/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3075</Best-caseLatency>
                    <Average-caseLatency>3075</Average-caseLatency>
                    <Worst-caseLatency>3075</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.750 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.750 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.750 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3073</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_657_46>
                        <Name>VITIS_LOOP_657_46</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3072</TripCount>
                        <Latency>3073</Latency>
                        <AbsoluteTimeLatency>30.730 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_657_46>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:657</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_657_46>
                            <Name>VITIS_LOOP_657_46</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:657</SourceLocation>
                        </VITIS_LOOP_657_46>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>273</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_657_46" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln657_fu_320_p2" SOURCE="activation_accelerator.cpp:657" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln657" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_657_46" OPTYPE="add" PRAGMA="" RTLNAME="add_ln657_fu_326_p2" SOURCE="activation_accelerator.cpp:657" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln657" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_to_bf16</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.139</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:60</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U19" SOURCE="activation_accelerator.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_fu_44_p3" SOURCE="activation_accelerator.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="u_1_fu_52_p2" SOURCE="activation_accelerator.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="u_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="ap_return" SOURCE="activation_accelerator.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln62" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_VITIS_LOOP_633_44</Name>
            <Loops>
                <VITIS_LOOP_633_44/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3079</Best-caseLatency>
                    <Average-caseLatency>3079</Average-caseLatency>
                    <Worst-caseLatency>3079</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.790 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.790 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.790 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3073</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_633_44>
                        <Name>VITIS_LOOP_633_44</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3072</TripCount>
                        <Latency>3077</Latency>
                        <AbsoluteTimeLatency>30.770 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_float_to_bf16_fu_762</Instance>
                            <Instance>grp_float_to_bf16_fu_768</Instance>
                            <Instance>grp_float_to_bf16_fu_774</Instance>
                            <Instance>grp_float_to_bf16_fu_780</Instance>
                            <Instance>grp_float_to_bf16_fu_786</Instance>
                            <Instance>grp_float_to_bf16_fu_792</Instance>
                            <Instance>grp_float_to_bf16_fu_798</Instance>
                            <Instance>grp_float_to_bf16_fu_804</Instance>
                            <Instance>grp_float_to_bf16_fu_810</Instance>
                            <Instance>grp_float_to_bf16_fu_816</Instance>
                            <Instance>grp_float_to_bf16_fu_822</Instance>
                            <Instance>grp_float_to_bf16_fu_828</Instance>
                            <Instance>grp_float_to_bf16_fu_834</Instance>
                            <Instance>grp_float_to_bf16_fu_840</Instance>
                            <Instance>grp_float_to_bf16_fu_846</Instance>
                            <Instance>grp_float_to_bf16_fu_852</Instance>
                        </InstanceList>
                    </VITIS_LOOP_633_44>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:633</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_633_44>
                            <Name>VITIS_LOOP_633_44</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:633</SourceLocation>
                        </VITIS_LOOP_633_44>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>3542</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3468</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_633_44" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln633_fu_930_p2" SOURCE="activation_accelerator.cpp:633" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln633" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_633_44" OPTYPE="add" PRAGMA="" RTLNAME="add_ln633_fu_936_p2" SOURCE="activation_accelerator.cpp:633" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln633" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_633_44" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U22" SOURCE="activation_accelerator.cpp:645" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_633_44" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U23" SOURCE="activation_accelerator.cpp:645" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_633_44" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U24" SOURCE="activation_accelerator.cpp:645" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_633_44" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U25" SOURCE="activation_accelerator.cpp:645" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_633_44" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U26" SOURCE="activation_accelerator.cpp:645" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_633_44" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U27" SOURCE="activation_accelerator.cpp:645" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_633_44" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U28" SOURCE="activation_accelerator.cpp:645" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_633_44" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U29" SOURCE="activation_accelerator.cpp:645" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_633_44" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U30" SOURCE="activation_accelerator.cpp:645" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_633_44" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U31" SOURCE="activation_accelerator.cpp:645" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_633_44" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U32" SOURCE="activation_accelerator.cpp:645" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_633_44" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U33" SOURCE="activation_accelerator.cpp:645" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_633_44" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U34" SOURCE="activation_accelerator.cpp:645" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_633_44" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U35" SOURCE="activation_accelerator.cpp:645" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_633_44" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U36" SOURCE="activation_accelerator.cpp:645" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_633_44" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U37" SOURCE="activation_accelerator.cpp:645" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_14" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_VITIS_LOOP_607_42</Name>
            <Loops>
                <VITIS_LOOP_607_42/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.437</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1544</Best-caseLatency>
                    <Average-caseLatency>1544</Average-caseLatency>
                    <Worst-caseLatency>1544</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.440 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.440 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.440 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1537</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_607_42>
                        <Name>VITIS_LOOP_607_42</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1542</Latency>
                        <AbsoluteTimeLatency>15.420 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_float_to_bf16_fu_1344</Instance>
                            <Instance>grp_float_to_bf16_fu_1350</Instance>
                            <Instance>grp_float_to_bf16_fu_1356</Instance>
                            <Instance>grp_float_to_bf16_fu_1362</Instance>
                            <Instance>grp_float_to_bf16_fu_1368</Instance>
                            <Instance>grp_float_to_bf16_fu_1374</Instance>
                            <Instance>grp_float_to_bf16_fu_1380</Instance>
                            <Instance>grp_float_to_bf16_fu_1386</Instance>
                            <Instance>grp_float_to_bf16_fu_1392</Instance>
                            <Instance>grp_float_to_bf16_fu_1398</Instance>
                            <Instance>grp_float_to_bf16_fu_1404</Instance>
                            <Instance>grp_float_to_bf16_fu_1410</Instance>
                            <Instance>grp_float_to_bf16_fu_1416</Instance>
                            <Instance>grp_float_to_bf16_fu_1422</Instance>
                            <Instance>grp_float_to_bf16_fu_1428</Instance>
                            <Instance>grp_float_to_bf16_fu_1434</Instance>
                            <Instance>grp_float_to_bf16_fu_1440</Instance>
                            <Instance>grp_float_to_bf16_fu_1446</Instance>
                            <Instance>grp_float_to_bf16_fu_1452</Instance>
                            <Instance>grp_float_to_bf16_fu_1458</Instance>
                            <Instance>grp_float_to_bf16_fu_1464</Instance>
                            <Instance>grp_float_to_bf16_fu_1470</Instance>
                            <Instance>grp_float_to_bf16_fu_1476</Instance>
                            <Instance>grp_float_to_bf16_fu_1482</Instance>
                            <Instance>grp_float_to_bf16_fu_1488</Instance>
                            <Instance>grp_float_to_bf16_fu_1494</Instance>
                            <Instance>grp_float_to_bf16_fu_1500</Instance>
                            <Instance>grp_float_to_bf16_fu_1506</Instance>
                            <Instance>grp_float_to_bf16_fu_1512</Instance>
                            <Instance>grp_float_to_bf16_fu_1518</Instance>
                            <Instance>grp_float_to_bf16_fu_1524</Instance>
                            <Instance>grp_float_to_bf16_fu_1530</Instance>
                        </InstanceList>
                    </VITIS_LOOP_607_42>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:607</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_607_42>
                            <Name>VITIS_LOOP_607_42</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:607</SourceLocation>
                        </VITIS_LOOP_607_42>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2429</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>608</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_607_42" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln607_fu_1672_p2" SOURCE="activation_accelerator.cpp:607" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln607" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_607_42" OPTYPE="add" PRAGMA="" RTLNAME="add_ln607_fu_1678_p2" SOURCE="activation_accelerator.cpp:607" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln607" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lut_erf</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>22</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>23</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:31</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1985</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2063</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U174" SOURCE="activation_accelerator.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln35_fu_173_p2" SOURCE="activation_accelerator.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_1_fu_179_p2" SOURCE="activation_accelerator.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln35_fu_185_p2" SOURCE="activation_accelerator.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U175" SOURCE="activation_accelerator.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_fu_342_p2" SOURCE="activation_accelerator.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U176" SOURCE="activation_accelerator.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln36_fu_346_p2" SOURCE="activation_accelerator.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U167" SOURCE="activation_accelerator.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U171" SOURCE="activation_accelerator.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="idx_f" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_fu_232_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_fu_246_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_fu_256_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln18_fu_272_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln18_fu_278_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="val_fu_304_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="val" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_4_fu_312_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="result_fu_317_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_4_no_dsp_1_U173" SOURCE="activation_accelerator.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="conv7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U168" SOURCE="activation_accelerator.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="ratio" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_332_p2" SOURCE="activation_accelerator.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U169" SOURCE="activation_accelerator.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="sub2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U172" SOURCE="activation_accelerator.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U170" SOURCE="activation_accelerator.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln33_fu_350_p2" SOURCE="activation_accelerator.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_1_fu_355_p2" SOURCE="activation_accelerator.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln35_1_fu_361_p2" SOURCE="activation_accelerator.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln35_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_fu_366_p2" SOURCE="activation_accelerator.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln36_1_fu_372_p2" SOURCE="activation_accelerator.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln36_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_32_1_1_U177" SOURCE="activation_accelerator.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="retval" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="erf_lut_U" SOURCE="" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_2p" URAM="0" VARIABLE="erf_lut" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_VITIS_LOOP_572_40</Name>
            <Loops>
                <VITIS_LOOP_572_40/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8231</Best-caseLatency>
                    <Average-caseLatency>8231</Average-caseLatency>
                    <Worst-caseLatency>8231</Worst-caseLatency>
                    <Best-caseRealTimeLatency>82.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>82.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>82.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8193</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_572_40>
                        <Name>VITIS_LOOP_572_40</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>8229</Latency>
                        <AbsoluteTimeLatency>82.290 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>39</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_lut_erf_fu_1086</Instance>
                            <Instance>grp_lut_erf_fu_1093</Instance>
                            <Instance>grp_lut_erf_fu_1100</Instance>
                            <Instance>grp_lut_erf_fu_1107</Instance>
                            <Instance>grp_lut_erf_fu_1114</Instance>
                            <Instance>grp_lut_erf_fu_1121</Instance>
                            <Instance>grp_float_to_bf16_fu_1128</Instance>
                            <Instance>grp_float_to_bf16_fu_1141</Instance>
                            <Instance>grp_float_to_bf16_fu_1154</Instance>
                            <Instance>grp_float_to_bf16_fu_1167</Instance>
                            <Instance>grp_float_to_bf16_fu_1180</Instance>
                            <Instance>grp_float_to_bf16_fu_1193</Instance>
                        </InstanceList>
                    </VITIS_LOOP_572_40>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:572</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_572_40>
                            <Name>VITIS_LOOP_572_40</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:577</SourceLocation>
                        </VITIS_LOOP_572_40>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>6</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>90</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>14401</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>14534</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_572_40" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln572_fu_1328_p2" SOURCE="activation_accelerator.cpp:572" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln572" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_572_40" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_1334_p2" SOURCE="activation_accelerator.cpp:572" STORAGESUBTYPE="" URAM="0" VARIABLE="i_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_572_40" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln577_fu_1374_p2" SOURCE="activation_accelerator.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln577" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_572_40" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln578_fu_1388_p2" SOURCE="activation_accelerator.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln578" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_572_40" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_16_1_1_U207" SOURCE="activation_accelerator.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="in_assign_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_572_40" OPTYPE="add" PRAGMA="" RTLNAME="global_idx_fu_1438_p2" SOURCE="activation_accelerator.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="global_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_572_40" OPTYPE="add" PRAGMA="" RTLNAME="global_idx_1_fu_1466_p2" SOURCE="activation_accelerator.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="global_idx_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_572_40" OPTYPE="add" PRAGMA="" RTLNAME="global_idx_2_fu_1494_p2" SOURCE="activation_accelerator.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="global_idx_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_572_40" OPTYPE="add" PRAGMA="" RTLNAME="global_idx_3_fu_1522_p2" SOURCE="activation_accelerator.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="global_idx_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_572_40" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_16_1_1_U208" SOURCE="activation_accelerator.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="in_assign_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_572_40" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_16_1_1_U209" SOURCE="activation_accelerator.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="in_assign_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_572_40" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_16_1_1_U210" SOURCE="activation_accelerator.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="in_assign_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_572_40" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_16_1_1_U211" SOURCE="activation_accelerator.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="in_assign_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_572_40" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U205" SOURCE="activation_accelerator.cpp:592" STORAGESUBTYPE="" URAM="0" VARIABLE="gelu_f_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_572_40" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_16_1_1_U212" SOURCE="activation_accelerator.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="in_assign_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_572_40" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U206" SOURCE="activation_accelerator.cpp:592" STORAGESUBTYPE="" URAM="0" VARIABLE="gelu_f_5" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_VITIS_LOOP_474_33</Name>
            <Loops>
                <VITIS_LOOP_474_33/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65</Best-caseLatency>
                    <Average-caseLatency>65</Average-caseLatency>
                    <Worst-caseLatency>65</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.650 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.650 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.650 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_474_33>
                        <Name>VITIS_LOOP_474_33</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>63</Latency>
                        <AbsoluteTimeLatency>0.630 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>41</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_474_33>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:481</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_474_33>
                            <Name>VITIS_LOOP_474_33</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:474</SourceLocation>
                        </VITIS_LOOP_474_33>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>52</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>10633</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>6018</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_474_33" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln474_fu_1126_p2" SOURCE="activation_accelerator.cpp:474" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln474" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_474_33" OPTYPE="add" PRAGMA="" RTLNAME="add_ln486_fu_1146_p2" SOURCE="activation_accelerator.cpp:486" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln486" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_474_33" OPTYPE="add" PRAGMA="" RTLNAME="add_ln486_1_fu_1342_p2" SOURCE="activation_accelerator.cpp:486" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln486_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_474_33" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U306" SOURCE="activation_accelerator.cpp:503" STORAGESUBTYPE="" URAM="0" VARIABLE="add665_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_474_33" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U307" SOURCE="activation_accelerator.cpp:503" STORAGESUBTYPE="" URAM="0" VARIABLE="add665_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_474_33" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U302" SOURCE="activation_accelerator.cpp:502" STORAGESUBTYPE="" URAM="0" VARIABLE="add661_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_474_33" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U308" SOURCE="activation_accelerator.cpp:503" STORAGESUBTYPE="" URAM="0" VARIABLE="add665_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_474_33" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U303" SOURCE="activation_accelerator.cpp:502" STORAGESUBTYPE="" URAM="0" VARIABLE="add661_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_474_33" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U309" SOURCE="activation_accelerator.cpp:503" STORAGESUBTYPE="" URAM="0" VARIABLE="add665_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_474_33" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U312" SOURCE="activation_accelerator.cpp:502" STORAGESUBTYPE="" URAM="0" VARIABLE="add661_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_474_33" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U316" SOURCE="activation_accelerator.cpp:503" STORAGESUBTYPE="" URAM="0" VARIABLE="add665_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_474_33" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U313" SOURCE="activation_accelerator.cpp:502" STORAGESUBTYPE="" URAM="0" VARIABLE="add661_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_474_33" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U317" SOURCE="activation_accelerator.cpp:503" STORAGESUBTYPE="" URAM="0" VARIABLE="add665_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_474_33" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U304" SOURCE="activation_accelerator.cpp:506" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_474_33" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U305" SOURCE="activation_accelerator.cpp:506" STORAGESUBTYPE="" URAM="0" VARIABLE="add2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_474_33" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U314" SOURCE="activation_accelerator.cpp:506" STORAGESUBTYPE="" URAM="0" VARIABLE="add3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_474_33" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U315" SOURCE="activation_accelerator.cpp:506" STORAGESUBTYPE="" URAM="0" VARIABLE="add4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_474_33" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U320" SOURCE="activation_accelerator.cpp:506" STORAGESUBTYPE="" URAM="0" VARIABLE="add5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_474_33" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U321" SOURCE="activation_accelerator.cpp:506" STORAGESUBTYPE="" URAM="0" VARIABLE="add6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_474_33" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U324" SOURCE="activation_accelerator.cpp:506" STORAGESUBTYPE="" URAM="0" VARIABLE="psum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_474_33" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U310" SOURCE="activation_accelerator.cpp:507" STORAGESUBTYPE="" URAM="0" VARIABLE="add7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_474_33" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U311" SOURCE="activation_accelerator.cpp:507" STORAGESUBTYPE="" URAM="0" VARIABLE="add8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_474_33" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U318" SOURCE="activation_accelerator.cpp:507" STORAGESUBTYPE="" URAM="0" VARIABLE="add10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_474_33" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U319" SOURCE="activation_accelerator.cpp:507" STORAGESUBTYPE="" URAM="0" VARIABLE="add11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_474_33" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U322" SOURCE="activation_accelerator.cpp:507" STORAGESUBTYPE="" URAM="0" VARIABLE="add12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_474_33" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U323" SOURCE="activation_accelerator.cpp:507" STORAGESUBTYPE="" URAM="0" VARIABLE="add13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_474_33" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U325" SOURCE="activation_accelerator.cpp:507" STORAGESUBTYPE="" URAM="0" VARIABLE="psum_sq" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_474_33" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_32_1_1_U360" SOURCE="activation_accelerator.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_474_33" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U326" SOURCE="activation_accelerator.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="partial_sums_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_474_33" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_32_1_1_U361" SOURCE="activation_accelerator.cpp:512" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_474_33" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U327" SOURCE="activation_accelerator.cpp:512" STORAGESUBTYPE="" URAM="0" VARIABLE="partial_sums_sq_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_474_33" OPTYPE="add" PRAGMA="" RTLNAME="add_ln474_fu_1180_p2" SOURCE="activation_accelerator.cpp:474" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln474" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_VITIS_LOOP_535_37</Name>
            <Loops>
                <VITIS_LOOP_535_37/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_535_37>
                        <Name>VITIS_LOOP_535_37</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_float_to_bf16_fu_940</Instance>
                            <Instance>grp_float_to_bf16_fu_946</Instance>
                            <Instance>grp_float_to_bf16_fu_952</Instance>
                            <Instance>grp_float_to_bf16_fu_958</Instance>
                            <Instance>grp_float_to_bf16_fu_964</Instance>
                            <Instance>grp_float_to_bf16_fu_970</Instance>
                            <Instance>grp_float_to_bf16_fu_976</Instance>
                            <Instance>grp_float_to_bf16_fu_982</Instance>
                            <Instance>grp_float_to_bf16_fu_988</Instance>
                            <Instance>grp_float_to_bf16_fu_994</Instance>
                            <Instance>grp_float_to_bf16_fu_1000</Instance>
                            <Instance>grp_float_to_bf16_fu_1006</Instance>
                            <Instance>grp_float_to_bf16_fu_1012</Instance>
                            <Instance>grp_float_to_bf16_fu_1018</Instance>
                            <Instance>grp_float_to_bf16_fu_1024</Instance>
                            <Instance>grp_float_to_bf16_fu_1030</Instance>
                            <Instance>grp_float_to_bf16_fu_1036</Instance>
                            <Instance>grp_float_to_bf16_fu_1042</Instance>
                            <Instance>grp_float_to_bf16_fu_1048</Instance>
                            <Instance>grp_float_to_bf16_fu_1054</Instance>
                            <Instance>grp_float_to_bf16_fu_1060</Instance>
                            <Instance>grp_float_to_bf16_fu_1066</Instance>
                            <Instance>grp_float_to_bf16_fu_1072</Instance>
                            <Instance>grp_float_to_bf16_fu_1078</Instance>
                            <Instance>grp_float_to_bf16_fu_1084</Instance>
                            <Instance>grp_float_to_bf16_fu_1090</Instance>
                            <Instance>grp_float_to_bf16_fu_1096</Instance>
                            <Instance>grp_float_to_bf16_fu_1102</Instance>
                            <Instance>grp_float_to_bf16_fu_1108</Instance>
                            <Instance>grp_float_to_bf16_fu_1114</Instance>
                            <Instance>grp_float_to_bf16_fu_1120</Instance>
                            <Instance>grp_float_to_bf16_fu_1126</Instance>
                        </InstanceList>
                    </VITIS_LOOP_535_37>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:553</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_535_37>
                            <Name>VITIS_LOOP_535_37</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:535</SourceLocation>
                        </VITIS_LOOP_535_37>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2840</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>206</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_535_37" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln535_fu_1396_p2" SOURCE="activation_accelerator.cpp:535" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln535" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_535_37" OPTYPE="add" PRAGMA="" RTLNAME="add_ln546_fu_1416_p2" SOURCE="activation_accelerator.cpp:546" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln546" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_535_37" OPTYPE="add" PRAGMA="" RTLNAME="add_ln546_1_fu_1464_p2" SOURCE="activation_accelerator.cpp:546" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln546_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_535_37" OPTYPE="add" PRAGMA="" RTLNAME="add_ln535_fu_1490_p2" SOURCE="activation_accelerator.cpp:535" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln535" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_VITIS_LOOP_351_22</Name>
            <Loops>
                <VITIS_LOOP_351_22/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>53</Best-caseLatency>
                    <Average-caseLatency>53</Average-caseLatency>
                    <Worst-caseLatency>53</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.530 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.530 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.530 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_351_22>
                        <Name>VITIS_LOOP_351_22</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>51</Latency>
                        <AbsoluteTimeLatency>0.510 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>29</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_351_22>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:358</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_351_22>
                            <Name>VITIS_LOOP_351_22</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:351</SourceLocation>
                        </VITIS_LOOP_351_22>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2854</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>266</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_351_22" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln351_fu_846_p2" SOURCE="activation_accelerator.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln351" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_351_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln363_fu_866_p2" SOURCE="activation_accelerator.cpp:363" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln363" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_351_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln363_1_fu_914_p2" SOURCE="activation_accelerator.cpp:363" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln363_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_351_22" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_32_1_1_U551" SOURCE="activation_accelerator.cpp:403" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_351_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln351_fu_950_p2" SOURCE="activation_accelerator.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln351" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_VITIS_LOOP_420_28</Name>
            <Loops>
                <VITIS_LOOP_420_28/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31</Best-caseLatency>
                    <Average-caseLatency>31</Average-caseLatency>
                    <Worst-caseLatency>31</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_420_28>
                        <Name>VITIS_LOOP_420_28</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>29</Latency>
                        <AbsoluteTimeLatency>0.290 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_float_to_bf16_fu_932</Instance>
                            <Instance>grp_float_to_bf16_fu_938</Instance>
                            <Instance>grp_float_to_bf16_fu_944</Instance>
                            <Instance>grp_float_to_bf16_fu_950</Instance>
                            <Instance>grp_float_to_bf16_fu_956</Instance>
                            <Instance>grp_float_to_bf16_fu_962</Instance>
                            <Instance>grp_float_to_bf16_fu_968</Instance>
                            <Instance>grp_float_to_bf16_fu_974</Instance>
                            <Instance>grp_float_to_bf16_fu_980</Instance>
                            <Instance>grp_float_to_bf16_fu_986</Instance>
                            <Instance>grp_float_to_bf16_fu_992</Instance>
                            <Instance>grp_float_to_bf16_fu_998</Instance>
                            <Instance>grp_float_to_bf16_fu_1004</Instance>
                            <Instance>grp_float_to_bf16_fu_1010</Instance>
                            <Instance>grp_float_to_bf16_fu_1016</Instance>
                            <Instance>grp_float_to_bf16_fu_1022</Instance>
                            <Instance>grp_float_to_bf16_fu_1028</Instance>
                            <Instance>grp_float_to_bf16_fu_1034</Instance>
                            <Instance>grp_float_to_bf16_fu_1040</Instance>
                            <Instance>grp_float_to_bf16_fu_1046</Instance>
                            <Instance>grp_float_to_bf16_fu_1052</Instance>
                            <Instance>grp_float_to_bf16_fu_1058</Instance>
                            <Instance>grp_float_to_bf16_fu_1064</Instance>
                            <Instance>grp_float_to_bf16_fu_1070</Instance>
                            <Instance>grp_float_to_bf16_fu_1076</Instance>
                            <Instance>grp_float_to_bf16_fu_1082</Instance>
                            <Instance>grp_float_to_bf16_fu_1088</Instance>
                            <Instance>grp_float_to_bf16_fu_1094</Instance>
                            <Instance>grp_float_to_bf16_fu_1100</Instance>
                            <Instance>grp_float_to_bf16_fu_1106</Instance>
                            <Instance>grp_float_to_bf16_fu_1112</Instance>
                            <Instance>grp_float_to_bf16_fu_1118</Instance>
                        </InstanceList>
                    </VITIS_LOOP_420_28>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:441</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_420_28>
                            <Name>VITIS_LOOP_420_28</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:420</SourceLocation>
                        </VITIS_LOOP_420_28>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1808</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>206</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_420_28" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln420_fu_1260_p2" SOURCE="activation_accelerator.cpp:420" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln420" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_420_28" OPTYPE="add" PRAGMA="" RTLNAME="add_ln432_fu_1280_p2" SOURCE="activation_accelerator.cpp:432" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln432" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_420_28" OPTYPE="add" PRAGMA="" RTLNAME="add_ln432_1_fu_1328_p2" SOURCE="activation_accelerator.cpp:432" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln432_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_420_28" OPTYPE="add" PRAGMA="" RTLNAME="add_ln420_fu_1354_p2" SOURCE="activation_accelerator.cpp:420" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln420" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lut_exp</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>22</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>23</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:15</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>2020</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2078</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U646" SOURCE="activation_accelerator.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln19_fu_171_p2" SOURCE="activation_accelerator.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln19_1_fu_177_p2" SOURCE="activation_accelerator.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln19_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln19_fu_183_p2" SOURCE="activation_accelerator.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U647" SOURCE="activation_accelerator.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln19_fu_340_p2" SOURCE="activation_accelerator.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U648" SOURCE="activation_accelerator.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln20_fu_344_p2" SOURCE="activation_accelerator.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U639" SOURCE="activation_accelerator.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="sub" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U643" SOURCE="activation_accelerator.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="idx_f" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_fu_230_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_fu_244_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_fu_254_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln18_fu_270_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln18_fu_276_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="val_fu_302_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="val" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_2_fu_310_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="result_fu_315_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_4_no_dsp_1_U645" SOURCE="activation_accelerator.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="conv7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U640" SOURCE="activation_accelerator.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="ratio" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_330_p2" SOURCE="activation_accelerator.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U641" SOURCE="activation_accelerator.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="sub1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U644" SOURCE="activation_accelerator.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U642" SOURCE="activation_accelerator.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln20_fu_348_p2" SOURCE="activation_accelerator.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln20_1_fu_353_p2" SOURCE="activation_accelerator.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln20_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln20_fu_359_p2" SOURCE="activation_accelerator.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln19_fu_365_p2" SOURCE="activation_accelerator.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln19_1_fu_370_p2" SOURCE="activation_accelerator.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln19_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_32_1_1_U649" SOURCE="activation_accelerator.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="retval" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="exp_lut_U" SOURCE="" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_2p" URAM="0" VARIABLE="exp_lut" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_VITIS_LOOP_294_18</Name>
            <Loops>
                <VITIS_LOOP_294_18/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3117</Best-caseLatency>
                    <Average-caseLatency>3117</Average-caseLatency>
                    <Worst-caseLatency>3117</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3073</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_294_18>
                        <Name>VITIS_LOOP_294_18</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3072</TripCount>
                        <Latency>3115</Latency>
                        <AbsoluteTimeLatency>31.150 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_lut_exp_fu_712</Instance>
                            <Instance>grp_lut_exp_fu_719</Instance>
                            <Instance>grp_lut_exp_fu_726</Instance>
                            <Instance>grp_lut_exp_fu_733</Instance>
                            <Instance>grp_lut_exp_fu_740</Instance>
                            <Instance>grp_lut_exp_fu_747</Instance>
                            <Instance>grp_lut_exp_fu_754</Instance>
                            <Instance>grp_lut_exp_fu_761</Instance>
                            <Instance>grp_lut_exp_fu_768</Instance>
                            <Instance>grp_lut_exp_fu_775</Instance>
                            <Instance>grp_lut_exp_fu_782</Instance>
                            <Instance>grp_lut_exp_fu_789</Instance>
                            <Instance>grp_lut_exp_fu_796</Instance>
                            <Instance>grp_lut_exp_fu_803</Instance>
                            <Instance>grp_lut_exp_fu_810</Instance>
                            <Instance>grp_lut_exp_fu_817</Instance>
                        </InstanceList>
                    </VITIS_LOOP_294_18>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:294</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_294_18>
                            <Name>VITIS_LOOP_294_18</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:294</SourceLocation>
                        </VITIS_LOOP_294_18>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27170</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>4030</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln294_fu_1424_p2" SOURCE="activation_accelerator.cpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln294" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln294_fu_1430_p2" SOURCE="activation_accelerator.cpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln294" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln308_fu_1496_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln308_1_fu_1502_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="or" PRAGMA="" RTLNAME="or_ln308_fu_2213_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln308" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="and" PRAGMA="" RTLNAME="and_ln308_fu_2217_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln308" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U684" SOURCE="activation_accelerator.cpp:313" STORAGESUBTYPE="" URAM="0" VARIABLE="sig" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln309_15_fu_2380_p2" SOURCE="activation_accelerator.cpp:309" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln309_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U684" SOURCE="activation_accelerator.cpp:310" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="select" PRAGMA="" RTLNAME="select_ln322_fu_2880_p3" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln322" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="add" PRAGMA="" RTLNAME="u_2_fu_2888_p2" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="u_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln308_2_fu_1543_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln308_3_fu_1549_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="or" PRAGMA="" RTLNAME="or_ln308_1_fu_2223_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln308_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="and" PRAGMA="" RTLNAME="and_ln308_1_fu_2227_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln308_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U685" SOURCE="activation_accelerator.cpp:313" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln309_fu_2411_p2" SOURCE="activation_accelerator.cpp:309" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln309" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U685" SOURCE="activation_accelerator.cpp:310" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="select" PRAGMA="" RTLNAME="select_ln322_1_fu_2916_p3" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln322_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="add" PRAGMA="" RTLNAME="u_4_fu_2924_p2" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="u_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln308_4_fu_1590_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln308_5_fu_1596_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="or" PRAGMA="" RTLNAME="or_ln308_2_fu_2233_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln308_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="and" PRAGMA="" RTLNAME="and_ln308_2_fu_2237_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln308_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U686" SOURCE="activation_accelerator.cpp:313" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln309_16_fu_2442_p2" SOURCE="activation_accelerator.cpp:309" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln309_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U686" SOURCE="activation_accelerator.cpp:310" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="select" PRAGMA="" RTLNAME="select_ln322_2_fu_2952_p3" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln322_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="add" PRAGMA="" RTLNAME="u_6_fu_2960_p2" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="u_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln308_6_fu_1637_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln308_7_fu_1643_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="or" PRAGMA="" RTLNAME="or_ln308_3_fu_2243_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln308_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="and" PRAGMA="" RTLNAME="and_ln308_3_fu_2247_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln308_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U687" SOURCE="activation_accelerator.cpp:313" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln309_17_fu_2473_p2" SOURCE="activation_accelerator.cpp:309" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln309_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U687" SOURCE="activation_accelerator.cpp:310" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="select" PRAGMA="" RTLNAME="select_ln322_3_fu_2988_p3" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln322_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="add" PRAGMA="" RTLNAME="u_8_fu_2996_p2" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="u_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln308_8_fu_1684_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln308_9_fu_1690_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="or" PRAGMA="" RTLNAME="or_ln308_4_fu_2253_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln308_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="and" PRAGMA="" RTLNAME="and_ln308_4_fu_2257_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln308_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln309_18_fu_2504_p2" SOURCE="activation_accelerator.cpp:309" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln309_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="select" PRAGMA="" RTLNAME="select_ln322_4_fu_3024_p3" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln322_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="add" PRAGMA="" RTLNAME="u_10_fu_3032_p2" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="u_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln308_10_fu_1731_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln308_11_fu_1737_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="or" PRAGMA="" RTLNAME="or_ln308_5_fu_2263_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln308_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="and" PRAGMA="" RTLNAME="and_ln308_5_fu_2267_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln308_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U689" SOURCE="activation_accelerator.cpp:313" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln309_19_fu_2535_p2" SOURCE="activation_accelerator.cpp:309" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln309_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U689" SOURCE="activation_accelerator.cpp:310" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="select" PRAGMA="" RTLNAME="select_ln322_5_fu_3060_p3" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln322_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="add" PRAGMA="" RTLNAME="u_12_fu_3068_p2" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="u_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln308_12_fu_1778_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln308_13_fu_1784_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="or" PRAGMA="" RTLNAME="or_ln308_6_fu_2273_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln308_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="and" PRAGMA="" RTLNAME="and_ln308_6_fu_2277_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln308_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U690" SOURCE="activation_accelerator.cpp:313" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln309_20_fu_2566_p2" SOURCE="activation_accelerator.cpp:309" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln309_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U690" SOURCE="activation_accelerator.cpp:310" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="select" PRAGMA="" RTLNAME="select_ln322_6_fu_3096_p3" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln322_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="add" PRAGMA="" RTLNAME="u_14_fu_3104_p2" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="u_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln308_14_fu_1825_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln308_15_fu_1831_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="or" PRAGMA="" RTLNAME="or_ln308_7_fu_2283_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln308_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="and" PRAGMA="" RTLNAME="and_ln308_7_fu_2287_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln308_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U691" SOURCE="activation_accelerator.cpp:313" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln309_21_fu_2597_p2" SOURCE="activation_accelerator.cpp:309" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln309_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U691" SOURCE="activation_accelerator.cpp:310" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="select" PRAGMA="" RTLNAME="select_ln322_7_fu_3132_p3" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln322_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="add" PRAGMA="" RTLNAME="u_16_fu_3140_p2" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="u_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln308_16_fu_1872_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln308_17_fu_1878_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="or" PRAGMA="" RTLNAME="or_ln308_8_fu_2293_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln308_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="and" PRAGMA="" RTLNAME="and_ln308_8_fu_2297_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln308_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U692" SOURCE="activation_accelerator.cpp:313" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln309_22_fu_2628_p2" SOURCE="activation_accelerator.cpp:309" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln309_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U692" SOURCE="activation_accelerator.cpp:310" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="select" PRAGMA="" RTLNAME="select_ln322_8_fu_3168_p3" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln322_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="add" PRAGMA="" RTLNAME="u_18_fu_3176_p2" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="u_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln308_18_fu_1919_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln308_19_fu_1925_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="or" PRAGMA="" RTLNAME="or_ln308_9_fu_2303_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln308_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="and" PRAGMA="" RTLNAME="and_ln308_9_fu_2307_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln308_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U693" SOURCE="activation_accelerator.cpp:313" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln309_23_fu_2659_p2" SOURCE="activation_accelerator.cpp:309" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln309_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U693" SOURCE="activation_accelerator.cpp:310" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="select" PRAGMA="" RTLNAME="select_ln322_9_fu_3204_p3" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln322_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="add" PRAGMA="" RTLNAME="u_20_fu_3212_p2" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="u_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln308_20_fu_1966_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln308_21_fu_1972_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="or" PRAGMA="" RTLNAME="or_ln308_10_fu_2313_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln308_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="and" PRAGMA="" RTLNAME="and_ln308_10_fu_2317_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln308_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U694" SOURCE="activation_accelerator.cpp:313" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln309_24_fu_2690_p2" SOURCE="activation_accelerator.cpp:309" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln309_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U694" SOURCE="activation_accelerator.cpp:310" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="select" PRAGMA="" RTLNAME="select_ln322_10_fu_3240_p3" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln322_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="add" PRAGMA="" RTLNAME="u_22_fu_3248_p2" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="u_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln308_22_fu_2013_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln308_23_fu_2019_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="or" PRAGMA="" RTLNAME="or_ln308_11_fu_2323_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln308_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="and" PRAGMA="" RTLNAME="and_ln308_11_fu_2327_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln308_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U695" SOURCE="activation_accelerator.cpp:313" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln309_25_fu_2721_p2" SOURCE="activation_accelerator.cpp:309" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln309_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U695" SOURCE="activation_accelerator.cpp:310" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="select" PRAGMA="" RTLNAME="select_ln322_11_fu_3276_p3" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln322_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="add" PRAGMA="" RTLNAME="u_24_fu_3284_p2" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="u_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln308_24_fu_2060_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln308_25_fu_2066_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="or" PRAGMA="" RTLNAME="or_ln308_12_fu_2333_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln308_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="and" PRAGMA="" RTLNAME="and_ln308_12_fu_2337_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln308_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U696" SOURCE="activation_accelerator.cpp:313" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln309_26_fu_2752_p2" SOURCE="activation_accelerator.cpp:309" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln309_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U696" SOURCE="activation_accelerator.cpp:310" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="select" PRAGMA="" RTLNAME="select_ln322_12_fu_3312_p3" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln322_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="add" PRAGMA="" RTLNAME="u_26_fu_3320_p2" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="u_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln308_26_fu_2107_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln308_27_fu_2113_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="or" PRAGMA="" RTLNAME="or_ln308_13_fu_2343_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln308_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="and" PRAGMA="" RTLNAME="and_ln308_13_fu_2347_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln308_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U697" SOURCE="activation_accelerator.cpp:313" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln309_27_fu_2783_p2" SOURCE="activation_accelerator.cpp:309" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln309_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U697" SOURCE="activation_accelerator.cpp:310" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="select" PRAGMA="" RTLNAME="select_ln322_13_fu_3348_p3" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln322_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="add" PRAGMA="" RTLNAME="u_28_fu_3356_p2" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="u_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln308_28_fu_2154_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln308_29_fu_2160_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="or" PRAGMA="" RTLNAME="or_ln308_14_fu_2353_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln308_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="and" PRAGMA="" RTLNAME="and_ln308_14_fu_2357_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln308_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U698" SOURCE="activation_accelerator.cpp:313" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln309_28_fu_2814_p2" SOURCE="activation_accelerator.cpp:309" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln309_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U698" SOURCE="activation_accelerator.cpp:310" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="select" PRAGMA="" RTLNAME="select_ln322_14_fu_3384_p3" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln322_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="add" PRAGMA="" RTLNAME="u_30_fu_3392_p2" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="u_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln308_30_fu_2201_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln308_31_fu_2207_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="or" PRAGMA="" RTLNAME="or_ln308_15_fu_2363_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln308_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="and" PRAGMA="" RTLNAME="and_ln308_15_fu_2367_p2" SOURCE="activation_accelerator.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln308_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U699" SOURCE="activation_accelerator.cpp:313" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln309_29_fu_2845_p2" SOURCE="activation_accelerator.cpp:309" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln309_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_294_18" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U699" SOURCE="activation_accelerator.cpp:310" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="select" PRAGMA="" RTLNAME="select_ln322_15_fu_3420_p3" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln322_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_294_18" OPTYPE="add" PRAGMA="" RTLNAME="u_32_fu_3428_p2" SOURCE="activation_accelerator.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="u_32" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_VITIS_LOOP_142_5</Name>
            <Loops>
                <VITIS_LOOP_142_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_142_5>
                        <Name>VITIS_LOOP_142_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_142_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:149</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_142_5>
                            <Name>VITIS_LOOP_142_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:142</SourceLocation>
                        </VITIS_LOOP_142_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2630</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>4484</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln142_fu_813_p2" SOURCE="activation_accelerator.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_fu_833_p2" SOURCE="activation_accelerator.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln154" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_1_fu_881_p2" SOURCE="activation_accelerator.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln154_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_fu_1462_p2" SOURCE="activation_accelerator.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_1_fu_1468_p2" SOURCE="activation_accelerator.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_2_fu_1474_p2" SOURCE="activation_accelerator.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_3_fu_1480_p2" SOURCE="activation_accelerator.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_4_fu_1486_p2" SOURCE="activation_accelerator.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_5_fu_1492_p2" SOURCE="activation_accelerator.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_6_fu_1498_p2" SOURCE="activation_accelerator.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_7_fu_1504_p2" SOURCE="activation_accelerator.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_8_fu_1510_p2" SOURCE="activation_accelerator.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_9_fu_1516_p2" SOURCE="activation_accelerator.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_10_fu_1522_p2" SOURCE="activation_accelerator.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_11_fu_1528_p2" SOURCE="activation_accelerator.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_12_fu_1534_p2" SOURCE="activation_accelerator.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_13_fu_1540_p2" SOURCE="activation_accelerator.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_14_fu_1546_p2" SOURCE="activation_accelerator.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="has_nan_1_fu_1552_p2" SOURCE="activation_accelerator.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="has_nan_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln173_fu_1590_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln173_1_fu_1596_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln173_fu_2463_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln173" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln173_2_fu_1602_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln173_3_fu_1608_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln173_1_fu_2467_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln173_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U765" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_171" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln173_fu_2471_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln173" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln173_1_fu_2477_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln173_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="m0_fu_2483_p3" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="m0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln174_fu_1646_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln174_1_fu_1652_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln174_fu_2490_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln174_2_fu_1658_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln174_3_fu_1664_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln174_1_fu_2494_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln174_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln174_fu_2498_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U766" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln174_1_fu_2504_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln174_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="m1_fu_2510_p3" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="m1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln175_fu_2929_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln175_1_fu_2935_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln175_fu_2941_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln175" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln175_2_fu_2947_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln175_3_fu_2953_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln175_1_fu_2959_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln175_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U781" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_177" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln175_fu_2965_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln175" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln175_1_fu_2971_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln175_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="left_fu_2977_p3" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="left" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln173_4_fu_1702_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln173_5_fu_1708_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln173_2_fu_2517_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln173_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln173_6_fu_1714_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln173_7_fu_1720_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln173_3_fu_2521_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln173_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln173_2_fu_2525_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln173_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U767" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln173_3_fu_2531_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln173_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="m0_1_fu_2537_p3" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="m0_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln174_4_fu_1758_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln174_5_fu_1764_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln174_2_fu_2544_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln174_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln174_6_fu_1770_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln174_7_fu_1776_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln174_3_fu_2548_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln174_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln174_2_fu_2552_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln174_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U768" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_183" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln174_3_fu_2558_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln174_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="m1_1_fu_2564_p3" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln175_4_fu_3018_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln175_5_fu_3024_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln175_2_fu_3030_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln175_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln175_6_fu_3036_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln175_7_fu_3042_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln175_3_fu_3048_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln175_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln175_2_fu_3054_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln175_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U782" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln175_3_fu_3060_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln175_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="right_fu_3066_p3" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="right" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln173_8_fu_1814_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln173_9_fu_1820_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln173_4_fu_2571_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln173_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln173_10_fu_1826_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln173_11_fu_1832_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln173_5_fu_2575_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln173_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln173_4_fu_2579_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln173_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U769" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln173_5_fu_2585_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln173_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="m0_2_fu_2591_p3" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="m0_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln174_8_fu_1870_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln174_9_fu_1876_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln174_4_fu_2598_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln174_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln174_10_fu_1882_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln174_11_fu_1888_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln174_5_fu_2602_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln174_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln174_4_fu_2606_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln174_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U770" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_192" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln174_5_fu_2612_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln174_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="m1_2_fu_2618_p3" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln175_8_fu_3107_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln175_9_fu_3113_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln175_4_fu_3119_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln175_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln175_10_fu_3125_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln175_11_fu_3131_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln175_5_fu_3137_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln175_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln175_4_fu_3143_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln175_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U783" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_195" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln175_5_fu_3149_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln175_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="left_1_fu_3155_p3" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="left_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln173_12_fu_1926_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln173_13_fu_1932_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln173_6_fu_2625_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln173_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln173_14_fu_1938_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln173_15_fu_1944_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln173_7_fu_2629_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln173_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln173_6_fu_2633_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln173_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U771" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_198" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln173_7_fu_2639_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln173_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="m0_3_fu_2645_p3" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="m0_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln174_12_fu_1982_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln174_13_fu_1988_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln174_6_fu_2652_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln174_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln174_14_fu_1994_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln174_15_fu_2000_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln174_7_fu_2656_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln174_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln174_6_fu_2660_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln174_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U772" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_201" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln174_7_fu_2666_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln174_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="m1_3_fu_2672_p3" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln175_12_fu_3196_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln175_13_fu_3202_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln175_6_fu_3208_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln175_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln175_14_fu_3214_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln175_15_fu_3220_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln175_7_fu_3226_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln175_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln175_6_fu_3232_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln175_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U784" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_204" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln175_7_fu_3238_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln175_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="right_1_fu_3244_p3" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="right_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln173_16_fu_2038_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln173_17_fu_2044_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln173_8_fu_2679_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln173_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln173_18_fu_2050_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln173_19_fu_2056_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln173_9_fu_2683_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln173_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln173_8_fu_2687_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln173_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U773" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_207" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln173_9_fu_2693_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln173_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="m0_4_fu_2699_p3" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="m0_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln174_16_fu_2094_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln174_17_fu_2100_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln174_8_fu_2706_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln174_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln174_18_fu_2106_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln174_19_fu_2112_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln174_9_fu_2710_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln174_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln174_8_fu_2714_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln174_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U774" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_210" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln174_9_fu_2720_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln174_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="m1_4_fu_2726_p3" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln175_16_fu_3285_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln175_17_fu_3291_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln175_8_fu_3297_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln175_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln175_18_fu_3303_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln175_19_fu_3309_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln175_9_fu_3315_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln175_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln175_8_fu_3321_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln175_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U785" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_213" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln175_9_fu_3327_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln175_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="left_2_fu_3333_p3" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="left_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln173_20_fu_2150_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln173_21_fu_2156_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln173_10_fu_2733_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln173_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln173_22_fu_2162_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln173_23_fu_2168_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln173_11_fu_2737_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln173_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln173_10_fu_2741_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln173_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U775" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_216" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln173_11_fu_2747_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln173_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="m0_5_fu_2753_p3" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="m0_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln174_20_fu_2206_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln174_21_fu_2212_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln174_10_fu_2760_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln174_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln174_22_fu_2218_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln174_23_fu_2224_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln174_11_fu_2764_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln174_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln174_10_fu_2768_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln174_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U776" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_219" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln174_11_fu_2774_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln174_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="m1_5_fu_2780_p3" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln175_20_fu_3374_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln175_21_fu_3380_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln175_10_fu_3386_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln175_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln175_22_fu_3392_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln175_23_fu_3398_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln175_11_fu_3404_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln175_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln175_10_fu_3410_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln175_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U786" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_222" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln175_11_fu_3416_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln175_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="right_2_fu_3422_p3" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="right_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln173_24_fu_2262_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln173_25_fu_2268_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln173_12_fu_2787_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln173_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln173_26_fu_2274_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln173_27_fu_2280_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln173_13_fu_2791_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln173_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln173_12_fu_2795_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln173_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U777" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_225" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln173_13_fu_2801_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln173_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="m0_6_fu_2807_p3" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="m0_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln174_24_fu_2318_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln174_25_fu_2324_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln174_12_fu_2814_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln174_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln174_26_fu_2330_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln174_27_fu_2336_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln174_13_fu_2818_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln174_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln174_12_fu_2822_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln174_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U778" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_228" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln174_13_fu_2828_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln174_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="m1_6_fu_2834_p3" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln175_24_fu_3463_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln175_25_fu_3469_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln175_12_fu_3475_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln175_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln175_26_fu_3481_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln175_27_fu_3487_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln175_13_fu_3493_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln175_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln175_12_fu_3499_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln175_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U787" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_231" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln175_13_fu_3505_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln175_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="left_3_fu_3511_p3" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="left_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln173_28_fu_2374_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln173_29_fu_2380_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln173_14_fu_2841_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln173_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln173_30_fu_2386_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln173_31_fu_2392_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln173_15_fu_2845_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln173_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln173_14_fu_2849_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln173_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U779" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln173_15_fu_2855_p2" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln173_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="m0_7_fu_2861_p3" SOURCE="activation_accelerator.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="m0_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln174_28_fu_2430_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln174_29_fu_2436_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln174_14_fu_2868_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln174_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln174_30_fu_2442_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln174_31_fu_2448_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln174_15_fu_2872_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln174_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln174_14_fu_2876_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln174_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U780" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_237" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln174_15_fu_2882_p2" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln174_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="m1_7_fu_2888_p3" SOURCE="activation_accelerator.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln175_28_fu_3552_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln175_29_fu_3558_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln175_14_fu_3564_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln175_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln175_30_fu_3570_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln175_31_fu_3576_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln175_15_fu_3582_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln175_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln175_14_fu_3588_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln175_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U788" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_240" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln175_15_fu_3594_p2" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln175_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="right_3_fu_3600_p3" SOURCE="activation_accelerator.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="right_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln184_fu_3641_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln184" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln184_1_fu_3647_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln184_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln184_fu_3653_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln184" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln184_2_fu_3659_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln184_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln184_3_fu_3665_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln184_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln184_1_fu_3671_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln184_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U789" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_243" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln184_fu_3677_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln184" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln184_1_fu_3683_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln184_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln184_fu_3689_p3" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln184" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln184_4_fu_3730_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln184_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln184_5_fu_3736_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln184_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln184_2_fu_3742_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln184_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln184_6_fu_3748_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln184_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln184_7_fu_3754_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln184_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln184_3_fu_3760_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln184_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln184_2_fu_3766_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln184_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U790" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_246" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln184_3_fu_3772_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln184_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln184_1_fu_3778_p3" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln184_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln184_8_fu_3819_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln184_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln184_9_fu_3825_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln184_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln184_4_fu_3831_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln184_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln184_10_fu_3837_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln184_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln184_11_fu_3843_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln184_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln184_5_fu_3849_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln184_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln184_4_fu_3855_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln184_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U791" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_249" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln184_5_fu_3861_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln184_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln184_2_fu_3867_p3" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln184_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln184_12_fu_3908_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln184_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln184_13_fu_3914_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln184_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln184_6_fu_3920_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln184_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln184_14_fu_3926_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln184_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln184_15_fu_3932_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln184_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln184_7_fu_3938_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln184_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln184_6_fu_3944_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln184_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U792" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_252" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln184_7_fu_3950_p2" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln184_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln184_3_fu_3956_p3" SOURCE="activation_accelerator.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln184_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln187_fu_3997_p2" SOURCE="activation_accelerator.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_1_fu_4003_p2" SOURCE="activation_accelerator.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln187_fu_4009_p2" SOURCE="activation_accelerator.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln187_2_fu_4015_p2" SOURCE="activation_accelerator.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_3_fu_4021_p2" SOURCE="activation_accelerator.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln187_1_fu_4027_p2" SOURCE="activation_accelerator.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln187_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U793" SOURCE="activation_accelerator.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_255" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln187_fu_4033_p2" SOURCE="activation_accelerator.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln187_1_fu_4039_p2" SOURCE="activation_accelerator.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln187_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="l2_0_fu_4045_p3" SOURCE="activation_accelerator.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="l2_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln188_fu_4086_p2" SOURCE="activation_accelerator.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln188" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln188_1_fu_4092_p2" SOURCE="activation_accelerator.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln188_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln188_fu_4098_p2" SOURCE="activation_accelerator.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln188" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln188_2_fu_4104_p2" SOURCE="activation_accelerator.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln188_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln188_3_fu_4110_p2" SOURCE="activation_accelerator.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln188_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln188_1_fu_4116_p2" SOURCE="activation_accelerator.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln188_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln188_fu_4122_p2" SOURCE="activation_accelerator.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln188" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U794" SOURCE="activation_accelerator.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_258" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln188_1_fu_4128_p2" SOURCE="activation_accelerator.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln188_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="l2_1_fu_4134_p3" SOURCE="activation_accelerator.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="l2_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln189_fu_4175_p2" SOURCE="activation_accelerator.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln189_1_fu_4181_p2" SOURCE="activation_accelerator.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln189_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln189_fu_4187_p2" SOURCE="activation_accelerator.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln189_2_fu_4193_p2" SOURCE="activation_accelerator.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln189_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln189_3_fu_4199_p2" SOURCE="activation_accelerator.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln189_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln189_1_fu_4205_p2" SOURCE="activation_accelerator.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln189_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U795" SOURCE="activation_accelerator.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_261" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln189_fu_4211_p2" SOURCE="activation_accelerator.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln189_1_fu_4217_p2" SOURCE="activation_accelerator.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln189_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="select" PRAGMA="" RTLNAME="pmax_fu_4223_p3" SOURCE="activation_accelerator.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="pmax" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_32_1_1_U797" SOURCE="activation_accelerator.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln193_fu_4313_p2" SOURCE="activation_accelerator.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln193_1_fu_4319_p2" SOURCE="activation_accelerator.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln193_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln193_fu_4325_p2" SOURCE="activation_accelerator.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln193_2_fu_4284_p2" SOURCE="activation_accelerator.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln193_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln193_3_fu_4290_p2" SOURCE="activation_accelerator.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln193_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln193_1_fu_4331_p2" SOURCE="activation_accelerator.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln193_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_142_5" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U796" SOURCE="activation_accelerator.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_264" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln193_fu_4335_p2" SOURCE="activation_accelerator.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln193_1_fu_4341_p2" SOURCE="activation_accelerator.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln193_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_fu_907_p2" SOURCE="activation_accelerator.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln142" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_VITIS_LOOP_216_11</Name>
            <Loops>
                <VITIS_LOOP_216_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102</Best-caseLatency>
                    <Average-caseLatency>102</Average-caseLatency>
                    <Worst-caseLatency>102</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_216_11>
                        <Name>VITIS_LOOP_216_11</Name>
                        <Slack>7.30</Slack>
                        <TripCount>48</TripCount>
                        <Latency>100</Latency>
                        <AbsoluteTimeLatency>1.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>54</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_lut_exp_fu_616</Instance>
                            <Instance>grp_lut_exp_fu_623</Instance>
                            <Instance>grp_lut_exp_fu_630</Instance>
                            <Instance>grp_lut_exp_fu_637</Instance>
                            <Instance>grp_lut_exp_fu_644</Instance>
                            <Instance>grp_lut_exp_fu_651</Instance>
                            <Instance>grp_lut_exp_fu_658</Instance>
                            <Instance>grp_lut_exp_fu_665</Instance>
                            <Instance>grp_lut_exp_fu_672</Instance>
                            <Instance>grp_lut_exp_fu_679</Instance>
                            <Instance>grp_lut_exp_fu_686</Instance>
                            <Instance>grp_lut_exp_fu_693</Instance>
                            <Instance>grp_lut_exp_fu_700</Instance>
                            <Instance>grp_lut_exp_fu_707</Instance>
                            <Instance>grp_lut_exp_fu_714</Instance>
                            <Instance>grp_lut_exp_fu_721</Instance>
                        </InstanceList>
                    </VITIS_LOOP_216_11>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:245</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_216_11>
                            <Name>VITIS_LOOP_216_11</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:216</SourceLocation>
                        </VITIS_LOOP_216_11>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2974</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>535</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_216_11" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln216_fu_924_p2" SOURCE="activation_accelerator.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln216" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_216_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_fu_944_p2" SOURCE="activation_accelerator.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln230" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_216_11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_32_1_1_U859" SOURCE="activation_accelerator.cpp:261" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_216_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_fu_980_p2" SOURCE="activation_accelerator.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln216" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_VITIS_LOOP_272_16</Name>
            <Loops>
                <VITIS_LOOP_272_16/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31</Best-caseLatency>
                    <Average-caseLatency>31</Average-caseLatency>
                    <Worst-caseLatency>31</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_272_16>
                        <Name>VITIS_LOOP_272_16</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>29</Latency>
                        <AbsoluteTimeLatency>0.290 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_float_to_bf16_fu_928</Instance>
                            <Instance>grp_float_to_bf16_fu_934</Instance>
                            <Instance>grp_float_to_bf16_fu_940</Instance>
                            <Instance>grp_float_to_bf16_fu_946</Instance>
                            <Instance>grp_float_to_bf16_fu_952</Instance>
                            <Instance>grp_float_to_bf16_fu_958</Instance>
                            <Instance>grp_float_to_bf16_fu_964</Instance>
                            <Instance>grp_float_to_bf16_fu_970</Instance>
                            <Instance>grp_float_to_bf16_fu_976</Instance>
                            <Instance>grp_float_to_bf16_fu_982</Instance>
                            <Instance>grp_float_to_bf16_fu_988</Instance>
                            <Instance>grp_float_to_bf16_fu_994</Instance>
                            <Instance>grp_float_to_bf16_fu_1000</Instance>
                            <Instance>grp_float_to_bf16_fu_1006</Instance>
                            <Instance>grp_float_to_bf16_fu_1012</Instance>
                            <Instance>grp_float_to_bf16_fu_1018</Instance>
                            <Instance>grp_float_to_bf16_fu_1024</Instance>
                            <Instance>grp_float_to_bf16_fu_1030</Instance>
                            <Instance>grp_float_to_bf16_fu_1036</Instance>
                            <Instance>grp_float_to_bf16_fu_1042</Instance>
                            <Instance>grp_float_to_bf16_fu_1048</Instance>
                            <Instance>grp_float_to_bf16_fu_1054</Instance>
                            <Instance>grp_float_to_bf16_fu_1060</Instance>
                            <Instance>grp_float_to_bf16_fu_1066</Instance>
                            <Instance>grp_float_to_bf16_fu_1072</Instance>
                            <Instance>grp_float_to_bf16_fu_1078</Instance>
                            <Instance>grp_float_to_bf16_fu_1084</Instance>
                            <Instance>grp_float_to_bf16_fu_1090</Instance>
                            <Instance>grp_float_to_bf16_fu_1096</Instance>
                            <Instance>grp_float_to_bf16_fu_1102</Instance>
                            <Instance>grp_float_to_bf16_fu_1108</Instance>
                            <Instance>grp_float_to_bf16_fu_1114</Instance>
                        </InstanceList>
                    </VITIS_LOOP_272_16>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:276</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_272_16>
                            <Name>VITIS_LOOP_272_16</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:272</SourceLocation>
                        </VITIS_LOOP_272_16>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2307</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>206</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_272_16" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln272_fu_1256_p2" SOURCE="activation_accelerator.cpp:272" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln272" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_272_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln282_fu_1344_p2" SOURCE="activation_accelerator.cpp:282" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln282" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_272_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln282_1_fu_1372_p2" SOURCE="activation_accelerator.cpp:282" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln282_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_272_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln272_fu_1330_p2" SOURCE="activation_accelerator.cpp:272" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln272" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_VITIS_LOOP_103_1</Name>
            <Loops>
                <VITIS_LOOP_103_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3075</Best-caseLatency>
                    <Average-caseLatency>3075</Average-caseLatency>
                    <Worst-caseLatency>3075</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.750 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.750 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.750 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3073</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_103_1>
                        <Name>VITIS_LOOP_103_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3072</TripCount>
                        <Latency>3073</Latency>
                        <AbsoluteTimeLatency>30.730 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_103_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:103</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_103_1>
                            <Name>VITIS_LOOP_103_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:103</SourceLocation>
                        </VITIS_LOOP_103_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>556</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>100</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln103_fu_678_p2" SOURCE="activation_accelerator.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_684_p2" SOURCE="activation_accelerator.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator</Name>
            <Loops>
                <VITIS_LOOP_128_3/>
                <VITIS_LOOP_336_20/>
                <VITIS_LOOP_460_31/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>3807</Average-caseLatency>
                    <Worst-caseLatency>12802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>38.070 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.128 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 12803</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_128_3>
                        <Name>VITIS_LOOP_128_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>12800</Latency>
                        <AbsoluteTimeLatency>0.128 ms</AbsoluteTimeLatency>
                        <IterationLatency>200</IterationLatency>
                        <PipelineDepth>200</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_activation_accelerator_Pipeline_VITIS_LOOP_142_5_fu_953</Instance>
                            <Instance>grp_activation_accelerator_Pipeline_VITIS_LOOP_216_11_fu_1135</Instance>
                            <Instance>grp_activation_accelerator_Pipeline_VITIS_LOOP_272_16_fu_1195</Instance>
                        </InstanceList>
                    </VITIS_LOOP_128_3>
                    <VITIS_LOOP_336_20>
                        <Name>VITIS_LOOP_336_20</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>7744</Latency>
                        <AbsoluteTimeLatency>77.440 us</AbsoluteTimeLatency>
                        <IterationLatency>121</IterationLatency>
                        <PipelineDepth>121</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_activation_accelerator_Pipeline_VITIS_LOOP_351_22_fu_912</Instance>
                            <Instance>grp_activation_accelerator_Pipeline_VITIS_LOOP_420_28_fu_1065</Instance>
                        </InstanceList>
                    </VITIS_LOOP_336_20>
                    <VITIS_LOOP_460_31>
                        <Name>VITIS_LOOP_460_31</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>9664</Latency>
                        <AbsoluteTimeLatency>96.640 us</AbsoluteTimeLatency>
                        <IterationLatency>151</IterationLatency>
                        <PipelineDepth>151</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_activation_accelerator_Pipeline_VITIS_LOOP_474_33_fu_867</Instance>
                            <Instance>grp_activation_accelerator_Pipeline_VITIS_LOOP_535_37_fu_994</Instance>
                        </InstanceList>
                    </VITIS_LOOP_460_31>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:72</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_128_3>
                            <Name>VITIS_LOOP_128_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:142</SourceLocation>
                        </VITIS_LOOP_128_3>
                        <VITIS_LOOP_336_20>
                            <Name>VITIS_LOOP_336_20</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:351</SourceLocation>
                        </VITIS_LOOP_336_20>
                        <VITIS_LOOP_460_31>
                            <Name>VITIS_LOOP_460_31</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:474</SourceLocation>
                        </VITIS_LOOP_460_31>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>227</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>78</UTIL_BRAM>
                    <DSP>627</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>50</UTIL_DSP>
                    <FF>128186</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>54</UTIL_FF>
                    <LUT>113714</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>97</UTIL_LUT>
                    <URAM>16</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>25</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op adapter" DSP="0" ID="" IMPL="s_axilite" LATENCY="0" LOOP="" OPTYPE="adapter" PRAGMA="" RTLNAME="grp_lut_exp_fu_2848" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="out_r_read" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op adapter" DSP="0" ID="" IMPL="s_axilite" LATENCY="0" LOOP="" OPTYPE="adapter" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1000" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="in1_read" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="exp_cache_U" SOURCE="activation_accelerator.cpp:206" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="exp_cache" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="exp_cache_1_U" SOURCE="activation_accelerator.cpp:206" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="exp_cache_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="exp_cache_2_U" SOURCE="activation_accelerator.cpp:206" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="exp_cache_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="exp_cache_3_U" SOURCE="activation_accelerator.cpp:206" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="exp_cache_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="exp_cache_4_U" SOURCE="activation_accelerator.cpp:206" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="exp_cache_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="grp_lut_exp_fu_2853" SOURCE="activation_accelerator.cpp:206" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="exp_cache_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1075" SOURCE="activation_accelerator.cpp:206" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="exp_cache_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="exp_cache_7_U" SOURCE="activation_accelerator.cpp:206" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="exp_cache_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="exp_cache_8_U" SOURCE="activation_accelerator.cpp:206" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="exp_cache_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="exp_cache_9_U" SOURCE="activation_accelerator.cpp:206" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="exp_cache_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="exp_cache_10_U" SOURCE="activation_accelerator.cpp:206" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="exp_cache_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1002" SOURCE="activation_accelerator.cpp:206" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="exp_cache_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="exp_cache_12_U" SOURCE="activation_accelerator.cpp:206" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="exp_cache_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="exp_cache_13_U" SOURCE="activation_accelerator.cpp:206" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="exp_cache_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="exp_cache_14_U" SOURCE="activation_accelerator.cpp:206" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="exp_cache_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="exp_cache_15_U" SOURCE="activation_accelerator.cpp:206" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="exp_cache_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op adapter" DSP="0" ID="" IMPL="m_axi" LATENCY="0" LOOP="" OPTYPE="adapter" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1065" SOURCE="activation_accelerator.cpp:657" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_460_31" OPTYPE="seteq" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1082" SOURCE="activation_accelerator.cpp:460" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln460" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_460_31" OPTYPE="add" PRAGMA="" RTLNAME="add_ln460_fu_1452_p2" SOURCE="activation_accelerator.cpp:460" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln460" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_460_31" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln474_fu_1482_p2" SOURCE="activation_accelerator.cpp:474" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln474" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_460_31" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1087" SOURCE="activation_accelerator.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_460_31" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1062" SOURCE="activation_accelerator.cpp:521" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_sq_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_460_31" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1075" SOURCE="activation_accelerator.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_460_31" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1063" SOURCE="activation_accelerator.cpp:521" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_sq_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_460_31" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1088" SOURCE="activation_accelerator.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_460_31" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1076" SOURCE="activation_accelerator.cpp:521" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_sq_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_460_31" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1065" SOURCE="activation_accelerator.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_460_31" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1066" SOURCE="activation_accelerator.cpp:521" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_sq_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_460_31" OPTYPE="fmul" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1089" SOURCE="activation_accelerator.cpp:527" STORAGESUBTYPE="" URAM="0" VARIABLE="mean" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_460_31" OPTYPE="fmul" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1075" SOURCE="activation_accelerator.cpp:528" STORAGESUBTYPE="" URAM="0" VARIABLE="mean_sq_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_460_31" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1068" SOURCE="activation_accelerator.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_460_31" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1078" SOURCE="activation_accelerator.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="var" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_460_31" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1075" SOURCE="activation_accelerator.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="VITIS_LOOP_460_31" OPTYPE="fsqrt" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1076" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="denom" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_460_31" OPTYPE="fdiv" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1079" SOURCE="activation_accelerator.cpp:532" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_std" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_336_20" OPTYPE="seteq" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1089" SOURCE="activation_accelerator.cpp:336" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln336" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_336_20" OPTYPE="add" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1093" SOURCE="activation_accelerator.cpp:336" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln336" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_336_20" OPTYPE="sub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1085" SOURCE="activation_accelerator.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln351" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_336_20" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1087" SOURCE="activation_accelerator.cpp:410" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_sq" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_336_20" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1060" SOURCE="activation_accelerator.cpp:410" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_sq_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_336_20" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1089" SOURCE="activation_accelerator.cpp:410" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_sq_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_336_20" OPTYPE="fadd" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1097" SOURCE="activation_accelerator.cpp:410" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_sq_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_336_20" OPTYPE="fmul" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1098" SOURCE="activation_accelerator.cpp:415" STORAGESUBTYPE="" URAM="0" VARIABLE="mean_sq" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_336_20" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1063" SOURCE="activation_accelerator.cpp:417" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op frsqrt" DSP="9" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_336_20" OPTYPE="frsqrt" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1099" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\rsqrtfloat.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_rms" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="seteq" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1049" SOURCE="activation_accelerator.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1062" SOURCE="activation_accelerator.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="sub" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1067" SOURCE="activation_accelerator.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="setne" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1068" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln203" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="seteq" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1033" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln203_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="or" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1056" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln203" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_128_3" OPTYPE="fcmp" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1069" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_173" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="and" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1049" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln203" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="select" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1057" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="max_val" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="setne" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1074" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln203_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln203_3_fu_1745_p2" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln203_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="or" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1060" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln203_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="setne" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1045" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln203_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="seteq" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1052" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln203_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="or" PRAGMA="" RTLNAME="grp_float_to_bf16_fu_2332" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln203_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="and" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1046" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln203_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_128_3" OPTYPE="fcmp" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1009" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_176" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="and" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1053" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln203_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="select" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1095" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="max_val_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="setne" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1055" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln203_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln203_7_fu_1838_p2" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln203_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln203_3_fu_1844_p2" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln203_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="setne" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1012" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln203_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="seteq" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1056" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln203_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln203_4_fu_1862_p2" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln203_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln203_3_fu_1868_p2" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln203_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_128_3" OPTYPE="fcmp" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1013" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="and" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1080" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln203_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="select" PRAGMA="" RTLNAME="grp_float_to_bf16_fu_2348" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="max_val_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="setne" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1059" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln203_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln203_11_fu_1927_p2" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln203_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="or" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1014" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln203_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="setne" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1016" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln203_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="seteq" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1060" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln203_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln203_6_fu_1951_p2" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln203_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln203_5_fu_1957_p2" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln203_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_128_3" OPTYPE="fcmp" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1015" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_182" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="and" PRAGMA="" RTLNAME="grp_float_to_bf16_fu_2360" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln203_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_128_3" OPTYPE="select" PRAGMA="" RTLNAME="max_val_3_fu_1969_p3" SOURCE="activation_accelerator.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="max_val_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_128_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1096" SOURCE="activation_accelerator.cpp:267" STORAGESUBTYPE="" URAM="0" VARIABLE="sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_128_3" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1000" SOURCE="activation_accelerator.cpp:267" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_128_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1017" SOURCE="activation_accelerator.cpp:267" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_128_3" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1000" SOURCE="activation_accelerator.cpp:267" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_128_3" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1003" SOURCE="activation_accelerator.cpp:269" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op adapter" DSP="0" ID="" IMPL="m_axi" LATENCY="0" LOOP="" OPTYPE="adapter" PRAGMA="" RTLNAME="grp_float_to_bf16_fu_2388" SOURCE="activation_accelerator.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op adapter" DSP="0" ID="" IMPL="m_axi" LATENCY="0" LOOP="" OPTYPE="adapter" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1023" SOURCE="activation_accelerator.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_112" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="1" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="1" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="1" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="1" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="1" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="1" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="1" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="1" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="1" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="1" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="1" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="1" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="1" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="1" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="1" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="1" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U" SOURCE="" STORAGESIZE="16 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="15" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="15" BUNDLEDNAME="gmem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="15" BUNDLEDNAME="gmem2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="in0" index="0" direction="in" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in0_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in0_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in1" index="1" direction="in" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="2" direction="out" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="out_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="out_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stage" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="stage" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="config" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="config_r" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="in0_1" access="W" description="Data signal of in0" range="32">
                    <fields>
                        <field offset="0" width="32" name="in0" access="W" description="Bit 31 to 0 of in0"/>
                    </fields>
                </register>
                <register offset="0x14" name="in0_2" access="W" description="Data signal of in0" range="32">
                    <fields>
                        <field offset="0" width="32" name="in0" access="W" description="Bit 63 to 32 of in0"/>
                    </fields>
                </register>
                <register offset="0x1c" name="in1_1" access="W" description="Data signal of in1" range="32">
                    <fields>
                        <field offset="0" width="32" name="in1" access="W" description="Bit 31 to 0 of in1"/>
                    </fields>
                </register>
                <register offset="0x20" name="in1_2" access="W" description="Data signal of in1" range="32">
                    <fields>
                        <field offset="0" width="32" name="in1" access="W" description="Bit 63 to 32 of in1"/>
                    </fields>
                </register>
                <register offset="0x28" name="out_r_1" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 31 to 0 of out_r"/>
                    </fields>
                </register>
                <register offset="0x2c" name="out_r_2" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 63 to 32 of out_r"/>
                    </fields>
                </register>
                <register offset="0x34" name="stage" access="W" description="Data signal of stage" range="32">
                    <fields>
                        <field offset="0" width="32" name="stage" access="W" description="Bit 31 to 0 of stage"/>
                    </fields>
                </register>
                <register offset="0x3c" name="config_r" access="W" description="Data signal of config_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="config_r" access="W" description="Bit 31 to 0 of config_r"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="in0"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="in1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="stage"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="config"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="in0"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="256" argName="in0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="in1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="256" argName="in1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="256" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">READ_ONLY, 16 -&gt; 256, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=15</column>
                    <column name="m_axi_gmem1">READ_ONLY, 16 -&gt; 256, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=15</column>
                    <column name="m_axi_gmem2">WRITE_ONLY, 16 -&gt; 256, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=15</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">in0_1, 0x10, 32, W, Data signal of in0, </column>
                    <column name="s_axi_control">in0_2, 0x14, 32, W, Data signal of in0, </column>
                    <column name="s_axi_control">in1_1, 0x1c, 32, W, Data signal of in1, </column>
                    <column name="s_axi_control">in1_2, 0x20, 32, W, Data signal of in1, </column>
                    <column name="s_axi_control">out_r_1, 0x28, 32, W, Data signal of out_r, </column>
                    <column name="s_axi_control">out_r_2, 0x2c, 32, W, Data signal of out_r, </column>
                    <column name="s_axi_control">stage, 0x34, 32, W, Data signal of stage, </column>
                    <column name="s_axi_control">config_r, 0x3c, 32, W, Data signal of config_r, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in0">in, unsigned short*</column>
                    <column name="in1">in, unsigned short*</column>
                    <column name="out">out, unsigned short*</column>
                    <column name="stage">in, int</column>
                    <column name="config">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="in0">m_axi_gmem0, interface, , channel=0</column>
                    <column name="in0">s_axi_control, register, offset, name=in0_1 offset=0x10 range=32</column>
                    <column name="in0">s_axi_control, register, offset, name=in0_2 offset=0x14 range=32</column>
                    <column name="in1">m_axi_gmem1, interface, , channel=0</column>
                    <column name="in1">s_axi_control, register, offset, name=in1_1 offset=0x1c range=32</column>
                    <column name="in1">s_axi_control, register, offset, name=in1_2 offset=0x20 range=32</column>
                    <column name="out">m_axi_gmem2, interface, , channel=0</column>
                    <column name="out">s_axi_control, register, offset, name=out_r_1 offset=0x28 range=32</column>
                    <column name="out">s_axi_control, register, offset, name=out_r_2 offset=0x2c range=32</column>
                    <column name="stage">s_axi_control, register, , name=stage offset=0x34 range=32</column>
                    <column name="config">s_axi_control, register, , name=config_r offset=0x3c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem0">read, 3072, 256, VITIS_LOOP_103_1, activation_accelerator.cpp:103:27</column>
                    <column name="m_axi_gmem1">read, 3072, 256, VITIS_LOOP_103_1, activation_accelerator.cpp:103:27</column>
                    <column name="m_axi_gmem2">write, 3072, 256, VITIS_LOOP_657_46, activation_accelerator.cpp:657:28</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem0">in0, activation_accelerator.cpp:105:15, read, Widen Fail, , VITIS_LOOP_103_1, activation_accelerator.cpp:103:27, 214-353, Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">in0, activation_accelerator.cpp:105:15, read, Inferred, 3072, VITIS_LOOP_103_1, activation_accelerator.cpp:103:27, , </column>
                    <column name="m_axi_gmem1">in1, activation_accelerator.cpp:106:26, read, Widen Fail, , VITIS_LOOP_103_1, activation_accelerator.cpp:103:27, 214-353, Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem1">in1, activation_accelerator.cpp:106:26, read, Inferred, 3072, VITIS_LOOP_103_1, activation_accelerator.cpp:103:27, , </column>
                    <column name="m_axi_gmem2">out, activation_accelerator.cpp:668:22, write, Widen Fail, , VITIS_LOOP_657_46, activation_accelerator.cpp:657:28, 214-353, Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem2">out, activation_accelerator.cpp:668:22, write, Inferred, 3072, VITIS_LOOP_657_46, activation_accelerator.cpp:657:28, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="activation_accelerator.cpp:73" status="valid" parentFunction="activation_accelerator" variable="in0" isDirective="0" options="m_axi port=in0 offset=slave bundle=gmem0 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:74" status="valid" parentFunction="activation_accelerator" variable="in1" isDirective="0" options="m_axi port=in1 offset=slave bundle=gmem1 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:75" status="valid" parentFunction="activation_accelerator" variable="out" isDirective="0" options="m_axi port=out offset=slave bundle=gmem2 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:76" status="valid" parentFunction="activation_accelerator" variable="stage" isDirective="0" options="s_axilite port=stage"/>
        <Pragma type="interface" location="activation_accelerator.cpp:77" status="valid" parentFunction="activation_accelerator" variable="config" isDirective="0" options="s_axilite port=config"/>
        <Pragma type="interface" location="activation_accelerator.cpp:78" status="valid" parentFunction="activation_accelerator" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:88" status="valid" parentFunction="activation_accelerator" variable="buf0_banks" isDirective="0" options="variable=buf0_banks complete dim=1"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:89" status="valid" parentFunction="activation_accelerator" variable="buf1_banks" isDirective="0" options="variable=buf1_banks complete dim=1"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:90" status="valid" parentFunction="activation_accelerator" variable="buf2_banks" isDirective="0" options="variable=buf2_banks complete dim=1"/>
        <Pragma type="bind_storage" location="activation_accelerator.cpp:92" status="valid" parentFunction="activation_accelerator" variable="buf1_banks" isDirective="0" options="variable=buf1_banks type=ram_2p impl=uram"/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:104" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:108" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="activation_accelerator.cpp:121" status="warning" parentFunction="activation_accelerator" variable="" isDirective="0" options="">
            <Msg msg_id="207-5575" msg_severity="WARNING" msg_body="Only 'for' loop or function body support the dataflow pragma"/>
        </Pragma>
        <Pragma type="array_partition" location="activation_accelerator.cpp:133" status="valid" parentFunction="activation_accelerator" variable="partial_maxes" isDirective="0" options="variable=partial_maxes complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:135" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:143" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:145" status="valid" parentFunction="activation_accelerator" variable="v_block" isDirective="0" options="variable=v_block complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:148" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:166" status="valid" parentFunction="activation_accelerator" variable="l8" isDirective="0" options="variable=l8 complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:168" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:179" status="valid" parentFunction="activation_accelerator" variable="l4" isDirective="0" options="variable=l4 complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:181" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:202" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:207" status="valid" parentFunction="activation_accelerator" variable="exp_cache" isDirective="0" options="variable=exp_cache cyclic factor=16 dim=1"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:210" status="valid" parentFunction="activation_accelerator" variable="partial_sums" isDirective="0" options="variable=partial_sums complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:212" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:217" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:220" status="valid" parentFunction="activation_accelerator" variable="v_block" isDirective="0" options="variable=v_block complete"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:221" status="valid" parentFunction="activation_accelerator" variable="e_block" isDirective="0" options="variable=e_block complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:224" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:239" status="valid" parentFunction="activation_accelerator" variable="psum_local8" isDirective="0" options="variable=psum_local8 complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:242" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:253" status="valid" parentFunction="activation_accelerator" variable="psum_lvl1" isDirective="0" options="variable=psum_lvl1 complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:255" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:266" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:273" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:275" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:295" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:297" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:343" status="valid" parentFunction="activation_accelerator" variable="partial_sums" isDirective="0" options="variable=partial_sums complete"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:344" status="valid" parentFunction="activation_accelerator" variable="partial_sums_sq" isDirective="0" options="variable=partial_sums_sq complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:346" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:352" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:354" status="valid" parentFunction="activation_accelerator" variable="v_block" isDirective="0" options="variable=v_block complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:357" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:372" status="valid" parentFunction="activation_accelerator" variable="psq_l1" isDirective="0" options="variable=psq_l1 complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:374" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:381" status="valid" parentFunction="activation_accelerator" variable="psq_l2" isDirective="0" options="variable=psq_l2 complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:383" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:388" status="valid" parentFunction="activation_accelerator" variable="psq_l3" isDirective="0" options="variable=psq_l3 complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:390" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:395" status="valid" parentFunction="activation_accelerator" variable="psq_l4" isDirective="0" options="variable=psq_l4 complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:409" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:421" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:423" status="valid" parentFunction="activation_accelerator" variable="v_block" isDirective="0" options="variable=v_block complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:426" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:440" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:466" status="valid" parentFunction="activation_accelerator" variable="partial_sums" isDirective="0" options="variable=partial_sums complete"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:467" status="valid" parentFunction="activation_accelerator" variable="partial_sums_sq" isDirective="0" options="variable=partial_sums_sq complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:469" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:475" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:477" status="valid" parentFunction="activation_accelerator" variable="v_block" isDirective="0" options="variable=v_block complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:480" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:495" status="valid" parentFunction="activation_accelerator" variable="psum_local" isDirective="0" options="variable=psum_local complete"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:496" status="valid" parentFunction="activation_accelerator" variable="psum_sq_local" isDirective="0" options="variable=psum_sq_local complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:499" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:519" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:536" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:538" status="valid" parentFunction="activation_accelerator" variable="v_block" isDirective="0" options="variable=v_block complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:540" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:552" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:573" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:575" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:608" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:610" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:634" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:636" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:658" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:661" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

