Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Wed May 17 17:11:32 2017
| Host         : khona5 running 64-bit Fedora release 25 (Twenty Five)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 28
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay                          | 26         |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 2          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BTNC relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on AN[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on AN[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on AN[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on AN[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on AN[4] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on AN[5] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on AN[6] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on AN[7] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on led[8] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on led[9] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on seg[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on seg[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on seg[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on seg[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on seg[4] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on seg[5] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on seg[6] relative to clock(s) sys_clk_pin 
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports -scoped_to_current_instance clk] (Source: /home/luminoso/UA-work/CR/projectofinal/FSM_tester/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_Count_Ones_0_0/constrs_1/imports/CR/master.xdc (Line: 8))
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports -scoped_to_current_instance clk] (Source: /home/luminoso/UA-work/CR/projectofinal/FSM_tester/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_Unroll_ROM_last_0_0/src/Nexys4_Master.xdc (Line: 10))
Related violations: <none>

XDCC-1#2 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk] (Source: /home/luminoso/UA-work/CR/projectofinal/FSM_tester/project_1/project_1.srcs/constrs_1/imports/CR/master.xdc (Line: 8))
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports -scoped_to_current_instance clk] (Source: /home/luminoso/UA-work/CR/projectofinal/FSM_tester/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_Count_Ones_0_0/constrs_1/imports/CR/master.xdc (Line: 8))
Related violations: <none>


