INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/Desktop/vivado_test/lab_10/question2/question2.ip_user_files/bd/design_2/ipshared/bd45/src/xup_clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/Desktop/vivado_test/lab_10/question2/question2.ip_user_files/bd/design_2/ip/design_2_xup_clk_divider_0_0/sim/design_2_xup_clk_divider_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_xup_clk_divider_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/Desktop/vivado_test/lab_10/question2/question2.ip_user_files/bd/design_2/ipshared/7665/src/seg7display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/Desktop/vivado_test/lab_10/question2/question2.ip_user_files/bd/design_2/ip/design_2_seg7display_0_0/sim/design_2_seg7display_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_seg7display_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/Desktop/vivado_test/lab_10/question2/question2.ip_user_files/bd/design_2/ipshared/df32/src/bin2BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/Desktop/vivado_test/lab_10/question2/question2.ip_user_files/bd/design_2/ip/design_2_bin2bcd_0_2/sim/design_2_bin2bcd_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_bin2bcd_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/Desktop/vivado_test/lab_10/question2/question2.ip_user_files/bd/design_2/ip/design_2_xlconcat_0_1/sim/design_2_xlconcat_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_xlconcat_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/Desktop/vivado_test/lab_10/question2/question2.ip_user_files/bd/design_2/ip/design_2_xlconstant_0_1/sim/design_2_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/Desktop/vivado_test/lab_10/question2/question2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tolga/Desktop/vivado_test/lab_10/question2/question2.ip_user_files/bd/design_2/ip/design_2_c_counter_binary_0_0/sim/design_2_c_counter_binary_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_2_c_counter_binary_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tolga/Desktop/vivado_test/lab_10/question2/question2.ip_user_files/bd/design_2/sim/design_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tolga/Desktop/vivado_test/lab_10/question2/question2.srcs/sources_1/imports/hdl/design_2_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_2_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tolga/Desktop/vivado_test/lab_10/question2/question2.srcs/sim_1/new/test2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_design_2_wrapper'
