Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Sep  9 20:58:03 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_drc -file Conv_Accel_Top_drc_routed.rpt -pb Conv_Accel_Top_drc_routed.pb -rpx Conv_Accel_Top_drc_routed.rpx
| Design       : Conv_Accel_Top
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 112
+---------+------------------+------------------------------------+------------+
| Rule    | Severity         | Description                        | Violations |
+---------+------------------+------------------------------------+------------+
| HDPR-34 | Critical Warning | Direct paths between two RPs       | 3          |
| HDPR-35 | Critical Warning | Asynchronous paths between two RPs | 96         |
| DPIP-1  | Warning          | Input pipelining                   | 6          |
| DPOP-1  | Warning          | PREG Output pipelining             | 3          |
| DPOP-2  | Warning          | MREG Output pipelining             | 3          |
| HDPR-26 | Warning          | Improper Pblock column boundary    | 1          |
+---------+------------------+------------------------------------+------------+

2. REPORT DETAILS
-----------------
HDPR-34#1 Critical Warning
Direct paths between two RPs  
Signal 'ConvAccel/matrixAccel/mReady_connector[0]' is a direct path that connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk3[0].inputMulti' and 'ConvAccel/matrixAccel/genblk4[0].outputAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition.
Related violations: <none>

HDPR-34#2 Critical Warning
Direct paths between two RPs  
Signal 'ConvAccel/matrixAccel/mReady_connector[1]' is a direct path that connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk3[1].inputMulti' and 'ConvAccel/matrixAccel/genblk4[1].outputAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition.
Related violations: <none>

HDPR-34#3 Critical Warning
Direct paths between two RPs  
Signal 'ConvAccel/matrixAccel/mReady_connector[2]' is a direct path that connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk3[2].inputMulti' and 'ConvAccel/matrixAccel/genblk4[2].outputAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition.
Related violations: <none>

HDPR-35#1 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_10_n_0
	ConvAccel/matrixAccel/finalAdder_i_10_n_0
	ConvAccel/matrixAccel/finalAdder_i_10_n_0
ConvAccel/matrixAccel/finalAdder_i_10_n_0, ConvAccel/matrixAccel/finalAdder_i_10_n_0, ConvAccel/matrixAccel/finalAdder_i_10_n_0
Related violations: <none>

HDPR-35#2 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_11_n_0
	ConvAccel/matrixAccel/finalAdder_i_11_n_0
	ConvAccel/matrixAccel/finalAdder_i_11_n_0
ConvAccel/matrixAccel/finalAdder_i_11_n_0, ConvAccel/matrixAccel/finalAdder_i_11_n_0, ConvAccel/matrixAccel/finalAdder_i_11_n_0
Related violations: <none>

HDPR-35#3 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_12_n_0
	ConvAccel/matrixAccel/finalAdder_i_12_n_0
	ConvAccel/matrixAccel/finalAdder_i_12_n_0
ConvAccel/matrixAccel/finalAdder_i_12_n_0, ConvAccel/matrixAccel/finalAdder_i_12_n_0, ConvAccel/matrixAccel/finalAdder_i_12_n_0
Related violations: <none>

HDPR-35#4 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_13_n_0
	ConvAccel/matrixAccel/finalAdder_i_13_n_0
	ConvAccel/matrixAccel/finalAdder_i_13_n_0
ConvAccel/matrixAccel/finalAdder_i_13_n_0, ConvAccel/matrixAccel/finalAdder_i_13_n_0, ConvAccel/matrixAccel/finalAdder_i_13_n_0
Related violations: <none>

HDPR-35#5 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_14_n_0
	ConvAccel/matrixAccel/finalAdder_i_14_n_0
	ConvAccel/matrixAccel/finalAdder_i_14_n_0
ConvAccel/matrixAccel/finalAdder_i_14_n_0, ConvAccel/matrixAccel/finalAdder_i_14_n_0, ConvAccel/matrixAccel/finalAdder_i_14_n_0
Related violations: <none>

HDPR-35#6 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_15_n_0
	ConvAccel/matrixAccel/finalAdder_i_15_n_0
	ConvAccel/matrixAccel/finalAdder_i_15_n_0
ConvAccel/matrixAccel/finalAdder_i_15_n_0, ConvAccel/matrixAccel/finalAdder_i_15_n_0, ConvAccel/matrixAccel/finalAdder_i_15_n_0
Related violations: <none>

HDPR-35#7 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_16_n_0
	ConvAccel/matrixAccel/finalAdder_i_16_n_0
	ConvAccel/matrixAccel/finalAdder_i_16_n_0
ConvAccel/matrixAccel/finalAdder_i_16_n_0, ConvAccel/matrixAccel/finalAdder_i_16_n_0, ConvAccel/matrixAccel/finalAdder_i_16_n_0
Related violations: <none>

HDPR-35#8 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_17_n_0
	ConvAccel/matrixAccel/finalAdder_i_17_n_0
	ConvAccel/matrixAccel/finalAdder_i_17_n_0
ConvAccel/matrixAccel/finalAdder_i_17_n_0, ConvAccel/matrixAccel/finalAdder_i_17_n_0, ConvAccel/matrixAccel/finalAdder_i_17_n_0
Related violations: <none>

HDPR-35#9 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_18_n_0
	ConvAccel/matrixAccel/finalAdder_i_18_n_0
	ConvAccel/matrixAccel/finalAdder_i_18_n_0
ConvAccel/matrixAccel/finalAdder_i_18_n_0, ConvAccel/matrixAccel/finalAdder_i_18_n_0, ConvAccel/matrixAccel/finalAdder_i_18_n_0
Related violations: <none>

HDPR-35#10 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_19_n_0
	ConvAccel/matrixAccel/finalAdder_i_19_n_0
	ConvAccel/matrixAccel/finalAdder_i_19_n_0
ConvAccel/matrixAccel/finalAdder_i_19_n_0, ConvAccel/matrixAccel/finalAdder_i_19_n_0, ConvAccel/matrixAccel/finalAdder_i_19_n_0
Related violations: <none>

HDPR-35#11 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_1_n_0
	ConvAccel/matrixAccel/finalAdder_i_1_n_0
	ConvAccel/matrixAccel/finalAdder_i_1_n_0
ConvAccel/matrixAccel/finalAdder_i_1_n_0, ConvAccel/matrixAccel/finalAdder_i_1_n_0, ConvAccel/matrixAccel/finalAdder_i_1_n_0
Related violations: <none>

HDPR-35#12 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_20_n_0
	ConvAccel/matrixAccel/finalAdder_i_20_n_0
	ConvAccel/matrixAccel/finalAdder_i_20_n_0
ConvAccel/matrixAccel/finalAdder_i_20_n_0, ConvAccel/matrixAccel/finalAdder_i_20_n_0, ConvAccel/matrixAccel/finalAdder_i_20_n_0
Related violations: <none>

HDPR-35#13 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_21_n_0
	ConvAccel/matrixAccel/finalAdder_i_21_n_0
	ConvAccel/matrixAccel/finalAdder_i_21_n_0
ConvAccel/matrixAccel/finalAdder_i_21_n_0, ConvAccel/matrixAccel/finalAdder_i_21_n_0, ConvAccel/matrixAccel/finalAdder_i_21_n_0
Related violations: <none>

HDPR-35#14 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_22_n_0
	ConvAccel/matrixAccel/finalAdder_i_22_n_0
	ConvAccel/matrixAccel/finalAdder_i_22_n_0
ConvAccel/matrixAccel/finalAdder_i_22_n_0, ConvAccel/matrixAccel/finalAdder_i_22_n_0, ConvAccel/matrixAccel/finalAdder_i_22_n_0
Related violations: <none>

HDPR-35#15 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_23_n_0
	ConvAccel/matrixAccel/finalAdder_i_23_n_0
	ConvAccel/matrixAccel/finalAdder_i_23_n_0
ConvAccel/matrixAccel/finalAdder_i_23_n_0, ConvAccel/matrixAccel/finalAdder_i_23_n_0, ConvAccel/matrixAccel/finalAdder_i_23_n_0
Related violations: <none>

HDPR-35#16 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_24_n_0
	ConvAccel/matrixAccel/finalAdder_i_24_n_0
	ConvAccel/matrixAccel/finalAdder_i_24_n_0
ConvAccel/matrixAccel/finalAdder_i_24_n_0, ConvAccel/matrixAccel/finalAdder_i_24_n_0, ConvAccel/matrixAccel/finalAdder_i_24_n_0
Related violations: <none>

HDPR-35#17 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_25_n_0
	ConvAccel/matrixAccel/finalAdder_i_25_n_0
	ConvAccel/matrixAccel/finalAdder_i_25_n_0
ConvAccel/matrixAccel/finalAdder_i_25_n_0, ConvAccel/matrixAccel/finalAdder_i_25_n_0, ConvAccel/matrixAccel/finalAdder_i_25_n_0
Related violations: <none>

HDPR-35#18 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_26_n_0
	ConvAccel/matrixAccel/finalAdder_i_26_n_0
	ConvAccel/matrixAccel/finalAdder_i_26_n_0
ConvAccel/matrixAccel/finalAdder_i_26_n_0, ConvAccel/matrixAccel/finalAdder_i_26_n_0, ConvAccel/matrixAccel/finalAdder_i_26_n_0
Related violations: <none>

HDPR-35#19 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_27_n_0
	ConvAccel/matrixAccel/finalAdder_i_27_n_0
	ConvAccel/matrixAccel/finalAdder_i_27_n_0
ConvAccel/matrixAccel/finalAdder_i_27_n_0, ConvAccel/matrixAccel/finalAdder_i_27_n_0, ConvAccel/matrixAccel/finalAdder_i_27_n_0
Related violations: <none>

HDPR-35#20 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_28_n_0
	ConvAccel/matrixAccel/finalAdder_i_28_n_0
	ConvAccel/matrixAccel/finalAdder_i_28_n_0
ConvAccel/matrixAccel/finalAdder_i_28_n_0, ConvAccel/matrixAccel/finalAdder_i_28_n_0, ConvAccel/matrixAccel/finalAdder_i_28_n_0
Related violations: <none>

HDPR-35#21 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_29_n_0
	ConvAccel/matrixAccel/finalAdder_i_29_n_0
	ConvAccel/matrixAccel/finalAdder_i_29_n_0
ConvAccel/matrixAccel/finalAdder_i_29_n_0, ConvAccel/matrixAccel/finalAdder_i_29_n_0, ConvAccel/matrixAccel/finalAdder_i_29_n_0
Related violations: <none>

HDPR-35#22 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_2_n_0
	ConvAccel/matrixAccel/finalAdder_i_2_n_0
	ConvAccel/matrixAccel/finalAdder_i_2_n_0
ConvAccel/matrixAccel/finalAdder_i_2_n_0, ConvAccel/matrixAccel/finalAdder_i_2_n_0, ConvAccel/matrixAccel/finalAdder_i_2_n_0
Related violations: <none>

HDPR-35#23 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_30_n_0
	ConvAccel/matrixAccel/finalAdder_i_30_n_0
	ConvAccel/matrixAccel/finalAdder_i_30_n_0
ConvAccel/matrixAccel/finalAdder_i_30_n_0, ConvAccel/matrixAccel/finalAdder_i_30_n_0, ConvAccel/matrixAccel/finalAdder_i_30_n_0
Related violations: <none>

HDPR-35#24 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_31_n_0
	ConvAccel/matrixAccel/finalAdder_i_31_n_0
	ConvAccel/matrixAccel/finalAdder_i_31_n_0
ConvAccel/matrixAccel/finalAdder_i_31_n_0, ConvAccel/matrixAccel/finalAdder_i_31_n_0, ConvAccel/matrixAccel/finalAdder_i_31_n_0
Related violations: <none>

HDPR-35#25 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_32_n_0
	ConvAccel/matrixAccel/finalAdder_i_32_n_0
	ConvAccel/matrixAccel/finalAdder_i_32_n_0
ConvAccel/matrixAccel/finalAdder_i_32_n_0, ConvAccel/matrixAccel/finalAdder_i_32_n_0, ConvAccel/matrixAccel/finalAdder_i_32_n_0
Related violations: <none>

HDPR-35#26 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_3_n_0
	ConvAccel/matrixAccel/finalAdder_i_3_n_0
	ConvAccel/matrixAccel/finalAdder_i_3_n_0
ConvAccel/matrixAccel/finalAdder_i_3_n_0, ConvAccel/matrixAccel/finalAdder_i_3_n_0, ConvAccel/matrixAccel/finalAdder_i_3_n_0
Related violations: <none>

HDPR-35#27 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_4_n_0
	ConvAccel/matrixAccel/finalAdder_i_4_n_0
	ConvAccel/matrixAccel/finalAdder_i_4_n_0
ConvAccel/matrixAccel/finalAdder_i_4_n_0, ConvAccel/matrixAccel/finalAdder_i_4_n_0, ConvAccel/matrixAccel/finalAdder_i_4_n_0
Related violations: <none>

HDPR-35#28 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_5_n_0
	ConvAccel/matrixAccel/finalAdder_i_5_n_0
	ConvAccel/matrixAccel/finalAdder_i_5_n_0
ConvAccel/matrixAccel/finalAdder_i_5_n_0, ConvAccel/matrixAccel/finalAdder_i_5_n_0, ConvAccel/matrixAccel/finalAdder_i_5_n_0
Related violations: <none>

HDPR-35#29 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_6_n_0
	ConvAccel/matrixAccel/finalAdder_i_6_n_0
	ConvAccel/matrixAccel/finalAdder_i_6_n_0
ConvAccel/matrixAccel/finalAdder_i_6_n_0, ConvAccel/matrixAccel/finalAdder_i_6_n_0, ConvAccel/matrixAccel/finalAdder_i_6_n_0
Related violations: <none>

HDPR-35#30 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_7_n_0
	ConvAccel/matrixAccel/finalAdder_i_7_n_0
	ConvAccel/matrixAccel/finalAdder_i_7_n_0
ConvAccel/matrixAccel/finalAdder_i_7_n_0, ConvAccel/matrixAccel/finalAdder_i_7_n_0, ConvAccel/matrixAccel/finalAdder_i_7_n_0
Related violations: <none>

HDPR-35#31 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_8_n_0
	ConvAccel/matrixAccel/finalAdder_i_8_n_0
	ConvAccel/matrixAccel/finalAdder_i_8_n_0
ConvAccel/matrixAccel/finalAdder_i_8_n_0, ConvAccel/matrixAccel/finalAdder_i_8_n_0, ConvAccel/matrixAccel/finalAdder_i_8_n_0
Related violations: <none>

HDPR-35#32 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[0].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_9_n_0
	ConvAccel/matrixAccel/finalAdder_i_9_n_0
	ConvAccel/matrixAccel/finalAdder_i_9_n_0
ConvAccel/matrixAccel/finalAdder_i_9_n_0, ConvAccel/matrixAccel/finalAdder_i_9_n_0, ConvAccel/matrixAccel/finalAdder_i_9_n_0
Related violations: <none>

HDPR-35#33 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_10_n_0
	ConvAccel/matrixAccel/finalAdder_i_10_n_0
	ConvAccel/matrixAccel/finalAdder_i_10_n_0
ConvAccel/matrixAccel/finalAdder_i_10_n_0, ConvAccel/matrixAccel/finalAdder_i_10_n_0, ConvAccel/matrixAccel/finalAdder_i_10_n_0
Related violations: <none>

HDPR-35#34 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_11_n_0
	ConvAccel/matrixAccel/finalAdder_i_11_n_0
	ConvAccel/matrixAccel/finalAdder_i_11_n_0
ConvAccel/matrixAccel/finalAdder_i_11_n_0, ConvAccel/matrixAccel/finalAdder_i_11_n_0, ConvAccel/matrixAccel/finalAdder_i_11_n_0
Related violations: <none>

HDPR-35#35 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_12_n_0
	ConvAccel/matrixAccel/finalAdder_i_12_n_0
	ConvAccel/matrixAccel/finalAdder_i_12_n_0
ConvAccel/matrixAccel/finalAdder_i_12_n_0, ConvAccel/matrixAccel/finalAdder_i_12_n_0, ConvAccel/matrixAccel/finalAdder_i_12_n_0
Related violations: <none>

HDPR-35#36 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_13_n_0
	ConvAccel/matrixAccel/finalAdder_i_13_n_0
	ConvAccel/matrixAccel/finalAdder_i_13_n_0
ConvAccel/matrixAccel/finalAdder_i_13_n_0, ConvAccel/matrixAccel/finalAdder_i_13_n_0, ConvAccel/matrixAccel/finalAdder_i_13_n_0
Related violations: <none>

HDPR-35#37 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_14_n_0
	ConvAccel/matrixAccel/finalAdder_i_14_n_0
	ConvAccel/matrixAccel/finalAdder_i_14_n_0
ConvAccel/matrixAccel/finalAdder_i_14_n_0, ConvAccel/matrixAccel/finalAdder_i_14_n_0, ConvAccel/matrixAccel/finalAdder_i_14_n_0
Related violations: <none>

HDPR-35#38 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_15_n_0
	ConvAccel/matrixAccel/finalAdder_i_15_n_0
	ConvAccel/matrixAccel/finalAdder_i_15_n_0
ConvAccel/matrixAccel/finalAdder_i_15_n_0, ConvAccel/matrixAccel/finalAdder_i_15_n_0, ConvAccel/matrixAccel/finalAdder_i_15_n_0
Related violations: <none>

HDPR-35#39 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_16_n_0
	ConvAccel/matrixAccel/finalAdder_i_16_n_0
	ConvAccel/matrixAccel/finalAdder_i_16_n_0
ConvAccel/matrixAccel/finalAdder_i_16_n_0, ConvAccel/matrixAccel/finalAdder_i_16_n_0, ConvAccel/matrixAccel/finalAdder_i_16_n_0
Related violations: <none>

HDPR-35#40 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_17_n_0
	ConvAccel/matrixAccel/finalAdder_i_17_n_0
	ConvAccel/matrixAccel/finalAdder_i_17_n_0
ConvAccel/matrixAccel/finalAdder_i_17_n_0, ConvAccel/matrixAccel/finalAdder_i_17_n_0, ConvAccel/matrixAccel/finalAdder_i_17_n_0
Related violations: <none>

HDPR-35#41 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_18_n_0
	ConvAccel/matrixAccel/finalAdder_i_18_n_0
	ConvAccel/matrixAccel/finalAdder_i_18_n_0
ConvAccel/matrixAccel/finalAdder_i_18_n_0, ConvAccel/matrixAccel/finalAdder_i_18_n_0, ConvAccel/matrixAccel/finalAdder_i_18_n_0
Related violations: <none>

HDPR-35#42 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_19_n_0
	ConvAccel/matrixAccel/finalAdder_i_19_n_0
	ConvAccel/matrixAccel/finalAdder_i_19_n_0
ConvAccel/matrixAccel/finalAdder_i_19_n_0, ConvAccel/matrixAccel/finalAdder_i_19_n_0, ConvAccel/matrixAccel/finalAdder_i_19_n_0
Related violations: <none>

HDPR-35#43 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_1_n_0
	ConvAccel/matrixAccel/finalAdder_i_1_n_0
	ConvAccel/matrixAccel/finalAdder_i_1_n_0
ConvAccel/matrixAccel/finalAdder_i_1_n_0, ConvAccel/matrixAccel/finalAdder_i_1_n_0, ConvAccel/matrixAccel/finalAdder_i_1_n_0
Related violations: <none>

HDPR-35#44 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_20_n_0
	ConvAccel/matrixAccel/finalAdder_i_20_n_0
	ConvAccel/matrixAccel/finalAdder_i_20_n_0
ConvAccel/matrixAccel/finalAdder_i_20_n_0, ConvAccel/matrixAccel/finalAdder_i_20_n_0, ConvAccel/matrixAccel/finalAdder_i_20_n_0
Related violations: <none>

HDPR-35#45 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_21_n_0
	ConvAccel/matrixAccel/finalAdder_i_21_n_0
	ConvAccel/matrixAccel/finalAdder_i_21_n_0
ConvAccel/matrixAccel/finalAdder_i_21_n_0, ConvAccel/matrixAccel/finalAdder_i_21_n_0, ConvAccel/matrixAccel/finalAdder_i_21_n_0
Related violations: <none>

HDPR-35#46 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_22_n_0
	ConvAccel/matrixAccel/finalAdder_i_22_n_0
	ConvAccel/matrixAccel/finalAdder_i_22_n_0
ConvAccel/matrixAccel/finalAdder_i_22_n_0, ConvAccel/matrixAccel/finalAdder_i_22_n_0, ConvAccel/matrixAccel/finalAdder_i_22_n_0
Related violations: <none>

HDPR-35#47 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_23_n_0
	ConvAccel/matrixAccel/finalAdder_i_23_n_0
	ConvAccel/matrixAccel/finalAdder_i_23_n_0
ConvAccel/matrixAccel/finalAdder_i_23_n_0, ConvAccel/matrixAccel/finalAdder_i_23_n_0, ConvAccel/matrixAccel/finalAdder_i_23_n_0
Related violations: <none>

HDPR-35#48 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_24_n_0
	ConvAccel/matrixAccel/finalAdder_i_24_n_0
	ConvAccel/matrixAccel/finalAdder_i_24_n_0
ConvAccel/matrixAccel/finalAdder_i_24_n_0, ConvAccel/matrixAccel/finalAdder_i_24_n_0, ConvAccel/matrixAccel/finalAdder_i_24_n_0
Related violations: <none>

HDPR-35#49 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_25_n_0
	ConvAccel/matrixAccel/finalAdder_i_25_n_0
	ConvAccel/matrixAccel/finalAdder_i_25_n_0
ConvAccel/matrixAccel/finalAdder_i_25_n_0, ConvAccel/matrixAccel/finalAdder_i_25_n_0, ConvAccel/matrixAccel/finalAdder_i_25_n_0
Related violations: <none>

HDPR-35#50 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_26_n_0
	ConvAccel/matrixAccel/finalAdder_i_26_n_0
	ConvAccel/matrixAccel/finalAdder_i_26_n_0
ConvAccel/matrixAccel/finalAdder_i_26_n_0, ConvAccel/matrixAccel/finalAdder_i_26_n_0, ConvAccel/matrixAccel/finalAdder_i_26_n_0
Related violations: <none>

HDPR-35#51 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_27_n_0
	ConvAccel/matrixAccel/finalAdder_i_27_n_0
	ConvAccel/matrixAccel/finalAdder_i_27_n_0
ConvAccel/matrixAccel/finalAdder_i_27_n_0, ConvAccel/matrixAccel/finalAdder_i_27_n_0, ConvAccel/matrixAccel/finalAdder_i_27_n_0
Related violations: <none>

HDPR-35#52 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_28_n_0
	ConvAccel/matrixAccel/finalAdder_i_28_n_0
	ConvAccel/matrixAccel/finalAdder_i_28_n_0
ConvAccel/matrixAccel/finalAdder_i_28_n_0, ConvAccel/matrixAccel/finalAdder_i_28_n_0, ConvAccel/matrixAccel/finalAdder_i_28_n_0
Related violations: <none>

HDPR-35#53 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_29_n_0
	ConvAccel/matrixAccel/finalAdder_i_29_n_0
	ConvAccel/matrixAccel/finalAdder_i_29_n_0
ConvAccel/matrixAccel/finalAdder_i_29_n_0, ConvAccel/matrixAccel/finalAdder_i_29_n_0, ConvAccel/matrixAccel/finalAdder_i_29_n_0
Related violations: <none>

HDPR-35#54 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_2_n_0
	ConvAccel/matrixAccel/finalAdder_i_2_n_0
	ConvAccel/matrixAccel/finalAdder_i_2_n_0
ConvAccel/matrixAccel/finalAdder_i_2_n_0, ConvAccel/matrixAccel/finalAdder_i_2_n_0, ConvAccel/matrixAccel/finalAdder_i_2_n_0
Related violations: <none>

HDPR-35#55 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_30_n_0
	ConvAccel/matrixAccel/finalAdder_i_30_n_0
	ConvAccel/matrixAccel/finalAdder_i_30_n_0
ConvAccel/matrixAccel/finalAdder_i_30_n_0, ConvAccel/matrixAccel/finalAdder_i_30_n_0, ConvAccel/matrixAccel/finalAdder_i_30_n_0
Related violations: <none>

HDPR-35#56 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_31_n_0
	ConvAccel/matrixAccel/finalAdder_i_31_n_0
	ConvAccel/matrixAccel/finalAdder_i_31_n_0
ConvAccel/matrixAccel/finalAdder_i_31_n_0, ConvAccel/matrixAccel/finalAdder_i_31_n_0, ConvAccel/matrixAccel/finalAdder_i_31_n_0
Related violations: <none>

HDPR-35#57 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_32_n_0
	ConvAccel/matrixAccel/finalAdder_i_32_n_0
	ConvAccel/matrixAccel/finalAdder_i_32_n_0
ConvAccel/matrixAccel/finalAdder_i_32_n_0, ConvAccel/matrixAccel/finalAdder_i_32_n_0, ConvAccel/matrixAccel/finalAdder_i_32_n_0
Related violations: <none>

HDPR-35#58 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_3_n_0
	ConvAccel/matrixAccel/finalAdder_i_3_n_0
	ConvAccel/matrixAccel/finalAdder_i_3_n_0
ConvAccel/matrixAccel/finalAdder_i_3_n_0, ConvAccel/matrixAccel/finalAdder_i_3_n_0, ConvAccel/matrixAccel/finalAdder_i_3_n_0
Related violations: <none>

HDPR-35#59 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_4_n_0
	ConvAccel/matrixAccel/finalAdder_i_4_n_0
	ConvAccel/matrixAccel/finalAdder_i_4_n_0
ConvAccel/matrixAccel/finalAdder_i_4_n_0, ConvAccel/matrixAccel/finalAdder_i_4_n_0, ConvAccel/matrixAccel/finalAdder_i_4_n_0
Related violations: <none>

HDPR-35#60 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_5_n_0
	ConvAccel/matrixAccel/finalAdder_i_5_n_0
	ConvAccel/matrixAccel/finalAdder_i_5_n_0
ConvAccel/matrixAccel/finalAdder_i_5_n_0, ConvAccel/matrixAccel/finalAdder_i_5_n_0, ConvAccel/matrixAccel/finalAdder_i_5_n_0
Related violations: <none>

HDPR-35#61 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_6_n_0
	ConvAccel/matrixAccel/finalAdder_i_6_n_0
	ConvAccel/matrixAccel/finalAdder_i_6_n_0
ConvAccel/matrixAccel/finalAdder_i_6_n_0, ConvAccel/matrixAccel/finalAdder_i_6_n_0, ConvAccel/matrixAccel/finalAdder_i_6_n_0
Related violations: <none>

HDPR-35#62 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_7_n_0
	ConvAccel/matrixAccel/finalAdder_i_7_n_0
	ConvAccel/matrixAccel/finalAdder_i_7_n_0
ConvAccel/matrixAccel/finalAdder_i_7_n_0, ConvAccel/matrixAccel/finalAdder_i_7_n_0, ConvAccel/matrixAccel/finalAdder_i_7_n_0
Related violations: <none>

HDPR-35#63 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_8_n_0
	ConvAccel/matrixAccel/finalAdder_i_8_n_0
	ConvAccel/matrixAccel/finalAdder_i_8_n_0
ConvAccel/matrixAccel/finalAdder_i_8_n_0, ConvAccel/matrixAccel/finalAdder_i_8_n_0, ConvAccel/matrixAccel/finalAdder_i_8_n_0
Related violations: <none>

HDPR-35#64 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[1].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_9_n_0
	ConvAccel/matrixAccel/finalAdder_i_9_n_0
	ConvAccel/matrixAccel/finalAdder_i_9_n_0
ConvAccel/matrixAccel/finalAdder_i_9_n_0, ConvAccel/matrixAccel/finalAdder_i_9_n_0, ConvAccel/matrixAccel/finalAdder_i_9_n_0
Related violations: <none>

HDPR-35#65 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_10_n_0
	ConvAccel/matrixAccel/finalAdder_i_10_n_0
	ConvAccel/matrixAccel/finalAdder_i_10_n_0
ConvAccel/matrixAccel/finalAdder_i_10_n_0, ConvAccel/matrixAccel/finalAdder_i_10_n_0, ConvAccel/matrixAccel/finalAdder_i_10_n_0
Related violations: <none>

HDPR-35#66 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_11_n_0
	ConvAccel/matrixAccel/finalAdder_i_11_n_0
	ConvAccel/matrixAccel/finalAdder_i_11_n_0
ConvAccel/matrixAccel/finalAdder_i_11_n_0, ConvAccel/matrixAccel/finalAdder_i_11_n_0, ConvAccel/matrixAccel/finalAdder_i_11_n_0
Related violations: <none>

HDPR-35#67 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_12_n_0
	ConvAccel/matrixAccel/finalAdder_i_12_n_0
	ConvAccel/matrixAccel/finalAdder_i_12_n_0
ConvAccel/matrixAccel/finalAdder_i_12_n_0, ConvAccel/matrixAccel/finalAdder_i_12_n_0, ConvAccel/matrixAccel/finalAdder_i_12_n_0
Related violations: <none>

HDPR-35#68 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_13_n_0
	ConvAccel/matrixAccel/finalAdder_i_13_n_0
	ConvAccel/matrixAccel/finalAdder_i_13_n_0
ConvAccel/matrixAccel/finalAdder_i_13_n_0, ConvAccel/matrixAccel/finalAdder_i_13_n_0, ConvAccel/matrixAccel/finalAdder_i_13_n_0
Related violations: <none>

HDPR-35#69 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_14_n_0
	ConvAccel/matrixAccel/finalAdder_i_14_n_0
	ConvAccel/matrixAccel/finalAdder_i_14_n_0
ConvAccel/matrixAccel/finalAdder_i_14_n_0, ConvAccel/matrixAccel/finalAdder_i_14_n_0, ConvAccel/matrixAccel/finalAdder_i_14_n_0
Related violations: <none>

HDPR-35#70 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_15_n_0
	ConvAccel/matrixAccel/finalAdder_i_15_n_0
	ConvAccel/matrixAccel/finalAdder_i_15_n_0
ConvAccel/matrixAccel/finalAdder_i_15_n_0, ConvAccel/matrixAccel/finalAdder_i_15_n_0, ConvAccel/matrixAccel/finalAdder_i_15_n_0
Related violations: <none>

HDPR-35#71 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_16_n_0
	ConvAccel/matrixAccel/finalAdder_i_16_n_0
	ConvAccel/matrixAccel/finalAdder_i_16_n_0
ConvAccel/matrixAccel/finalAdder_i_16_n_0, ConvAccel/matrixAccel/finalAdder_i_16_n_0, ConvAccel/matrixAccel/finalAdder_i_16_n_0
Related violations: <none>

HDPR-35#72 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_17_n_0
	ConvAccel/matrixAccel/finalAdder_i_17_n_0
	ConvAccel/matrixAccel/finalAdder_i_17_n_0
ConvAccel/matrixAccel/finalAdder_i_17_n_0, ConvAccel/matrixAccel/finalAdder_i_17_n_0, ConvAccel/matrixAccel/finalAdder_i_17_n_0
Related violations: <none>

HDPR-35#73 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_18_n_0
	ConvAccel/matrixAccel/finalAdder_i_18_n_0
	ConvAccel/matrixAccel/finalAdder_i_18_n_0
ConvAccel/matrixAccel/finalAdder_i_18_n_0, ConvAccel/matrixAccel/finalAdder_i_18_n_0, ConvAccel/matrixAccel/finalAdder_i_18_n_0
Related violations: <none>

HDPR-35#74 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_19_n_0
	ConvAccel/matrixAccel/finalAdder_i_19_n_0
	ConvAccel/matrixAccel/finalAdder_i_19_n_0
ConvAccel/matrixAccel/finalAdder_i_19_n_0, ConvAccel/matrixAccel/finalAdder_i_19_n_0, ConvAccel/matrixAccel/finalAdder_i_19_n_0
Related violations: <none>

HDPR-35#75 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_1_n_0
	ConvAccel/matrixAccel/finalAdder_i_1_n_0
	ConvAccel/matrixAccel/finalAdder_i_1_n_0
ConvAccel/matrixAccel/finalAdder_i_1_n_0, ConvAccel/matrixAccel/finalAdder_i_1_n_0, ConvAccel/matrixAccel/finalAdder_i_1_n_0
Related violations: <none>

HDPR-35#76 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_20_n_0
	ConvAccel/matrixAccel/finalAdder_i_20_n_0
	ConvAccel/matrixAccel/finalAdder_i_20_n_0
ConvAccel/matrixAccel/finalAdder_i_20_n_0, ConvAccel/matrixAccel/finalAdder_i_20_n_0, ConvAccel/matrixAccel/finalAdder_i_20_n_0
Related violations: <none>

HDPR-35#77 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_21_n_0
	ConvAccel/matrixAccel/finalAdder_i_21_n_0
	ConvAccel/matrixAccel/finalAdder_i_21_n_0
ConvAccel/matrixAccel/finalAdder_i_21_n_0, ConvAccel/matrixAccel/finalAdder_i_21_n_0, ConvAccel/matrixAccel/finalAdder_i_21_n_0
Related violations: <none>

HDPR-35#78 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_22_n_0
	ConvAccel/matrixAccel/finalAdder_i_22_n_0
	ConvAccel/matrixAccel/finalAdder_i_22_n_0
ConvAccel/matrixAccel/finalAdder_i_22_n_0, ConvAccel/matrixAccel/finalAdder_i_22_n_0, ConvAccel/matrixAccel/finalAdder_i_22_n_0
Related violations: <none>

HDPR-35#79 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_23_n_0
	ConvAccel/matrixAccel/finalAdder_i_23_n_0
	ConvAccel/matrixAccel/finalAdder_i_23_n_0
ConvAccel/matrixAccel/finalAdder_i_23_n_0, ConvAccel/matrixAccel/finalAdder_i_23_n_0, ConvAccel/matrixAccel/finalAdder_i_23_n_0
Related violations: <none>

HDPR-35#80 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_24_n_0
	ConvAccel/matrixAccel/finalAdder_i_24_n_0
	ConvAccel/matrixAccel/finalAdder_i_24_n_0
ConvAccel/matrixAccel/finalAdder_i_24_n_0, ConvAccel/matrixAccel/finalAdder_i_24_n_0, ConvAccel/matrixAccel/finalAdder_i_24_n_0
Related violations: <none>

HDPR-35#81 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_25_n_0
	ConvAccel/matrixAccel/finalAdder_i_25_n_0
	ConvAccel/matrixAccel/finalAdder_i_25_n_0
ConvAccel/matrixAccel/finalAdder_i_25_n_0, ConvAccel/matrixAccel/finalAdder_i_25_n_0, ConvAccel/matrixAccel/finalAdder_i_25_n_0
Related violations: <none>

HDPR-35#82 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_26_n_0
	ConvAccel/matrixAccel/finalAdder_i_26_n_0
	ConvAccel/matrixAccel/finalAdder_i_26_n_0
ConvAccel/matrixAccel/finalAdder_i_26_n_0, ConvAccel/matrixAccel/finalAdder_i_26_n_0, ConvAccel/matrixAccel/finalAdder_i_26_n_0
Related violations: <none>

HDPR-35#83 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_27_n_0
	ConvAccel/matrixAccel/finalAdder_i_27_n_0
	ConvAccel/matrixAccel/finalAdder_i_27_n_0
ConvAccel/matrixAccel/finalAdder_i_27_n_0, ConvAccel/matrixAccel/finalAdder_i_27_n_0, ConvAccel/matrixAccel/finalAdder_i_27_n_0
Related violations: <none>

HDPR-35#84 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_28_n_0
	ConvAccel/matrixAccel/finalAdder_i_28_n_0
	ConvAccel/matrixAccel/finalAdder_i_28_n_0
ConvAccel/matrixAccel/finalAdder_i_28_n_0, ConvAccel/matrixAccel/finalAdder_i_28_n_0, ConvAccel/matrixAccel/finalAdder_i_28_n_0
Related violations: <none>

HDPR-35#85 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_29_n_0
	ConvAccel/matrixAccel/finalAdder_i_29_n_0
	ConvAccel/matrixAccel/finalAdder_i_29_n_0
ConvAccel/matrixAccel/finalAdder_i_29_n_0, ConvAccel/matrixAccel/finalAdder_i_29_n_0, ConvAccel/matrixAccel/finalAdder_i_29_n_0
Related violations: <none>

HDPR-35#86 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_2_n_0
	ConvAccel/matrixAccel/finalAdder_i_2_n_0
	ConvAccel/matrixAccel/finalAdder_i_2_n_0
ConvAccel/matrixAccel/finalAdder_i_2_n_0, ConvAccel/matrixAccel/finalAdder_i_2_n_0, ConvAccel/matrixAccel/finalAdder_i_2_n_0
Related violations: <none>

HDPR-35#87 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_30_n_0
	ConvAccel/matrixAccel/finalAdder_i_30_n_0
	ConvAccel/matrixAccel/finalAdder_i_30_n_0
ConvAccel/matrixAccel/finalAdder_i_30_n_0, ConvAccel/matrixAccel/finalAdder_i_30_n_0, ConvAccel/matrixAccel/finalAdder_i_30_n_0
Related violations: <none>

HDPR-35#88 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_31_n_0
	ConvAccel/matrixAccel/finalAdder_i_31_n_0
	ConvAccel/matrixAccel/finalAdder_i_31_n_0
ConvAccel/matrixAccel/finalAdder_i_31_n_0, ConvAccel/matrixAccel/finalAdder_i_31_n_0, ConvAccel/matrixAccel/finalAdder_i_31_n_0
Related violations: <none>

HDPR-35#89 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_32_n_0
	ConvAccel/matrixAccel/finalAdder_i_32_n_0
	ConvAccel/matrixAccel/finalAdder_i_32_n_0
ConvAccel/matrixAccel/finalAdder_i_32_n_0, ConvAccel/matrixAccel/finalAdder_i_32_n_0, ConvAccel/matrixAccel/finalAdder_i_32_n_0
Related violations: <none>

HDPR-35#90 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_3_n_0
	ConvAccel/matrixAccel/finalAdder_i_3_n_0
	ConvAccel/matrixAccel/finalAdder_i_3_n_0
ConvAccel/matrixAccel/finalAdder_i_3_n_0, ConvAccel/matrixAccel/finalAdder_i_3_n_0, ConvAccel/matrixAccel/finalAdder_i_3_n_0
Related violations: <none>

HDPR-35#91 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_4_n_0
	ConvAccel/matrixAccel/finalAdder_i_4_n_0
	ConvAccel/matrixAccel/finalAdder_i_4_n_0
ConvAccel/matrixAccel/finalAdder_i_4_n_0, ConvAccel/matrixAccel/finalAdder_i_4_n_0, ConvAccel/matrixAccel/finalAdder_i_4_n_0
Related violations: <none>

HDPR-35#92 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_5_n_0
	ConvAccel/matrixAccel/finalAdder_i_5_n_0
	ConvAccel/matrixAccel/finalAdder_i_5_n_0
ConvAccel/matrixAccel/finalAdder_i_5_n_0, ConvAccel/matrixAccel/finalAdder_i_5_n_0, ConvAccel/matrixAccel/finalAdder_i_5_n_0
Related violations: <none>

HDPR-35#93 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_6_n_0
	ConvAccel/matrixAccel/finalAdder_i_6_n_0
	ConvAccel/matrixAccel/finalAdder_i_6_n_0
ConvAccel/matrixAccel/finalAdder_i_6_n_0, ConvAccel/matrixAccel/finalAdder_i_6_n_0, ConvAccel/matrixAccel/finalAdder_i_6_n_0
Related violations: <none>

HDPR-35#94 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_7_n_0
	ConvAccel/matrixAccel/finalAdder_i_7_n_0
	ConvAccel/matrixAccel/finalAdder_i_7_n_0
ConvAccel/matrixAccel/finalAdder_i_7_n_0, ConvAccel/matrixAccel/finalAdder_i_7_n_0, ConvAccel/matrixAccel/finalAdder_i_7_n_0
Related violations: <none>

HDPR-35#95 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_8_n_0
	ConvAccel/matrixAccel/finalAdder_i_8_n_0
	ConvAccel/matrixAccel/finalAdder_i_8_n_0
ConvAccel/matrixAccel/finalAdder_i_8_n_0, ConvAccel/matrixAccel/finalAdder_i_8_n_0, ConvAccel/matrixAccel/finalAdder_i_8_n_0
Related violations: <none>

HDPR-35#96 Critical Warning
Asynchronous paths between two RPs  
A path connects Reconfigurable Partition 'ConvAccel/matrixAccel/genblk4[2].outputAdder' and 'ConvAccel/matrixAccel/finalAdder' without a synchronous timing point in the static design. This omission may lead to timing failures in hardware depending on the Reconfigurable Modules that are currently loaded. To close timing on all possible synchronous paths, ensure that any possible path contains at most a segment in only a single Reconfigurable Partition. The following is a list of nets (up to the first 15) betweenin the path:
	ConvAccel/matrixAccel/finalAdder_i_9_n_0
	ConvAccel/matrixAccel/finalAdder_i_9_n_0
	ConvAccel/matrixAccel/finalAdder_i_9_n_0
ConvAccel/matrixAccel/finalAdder_i_9_n_0, ConvAccel/matrixAccel/finalAdder_i_9_n_0, ConvAccel/matrixAccel/finalAdder_i_9_n_0
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP ConvAccel/matrixAccel/genblk3[0].inputMulti/product_man2 input ConvAccel/matrixAccel/genblk3[0].inputMulti/product_man2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP ConvAccel/matrixAccel/genblk3[0].inputMulti/product_man2 input ConvAccel/matrixAccel/genblk3[0].inputMulti/product_man2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP ConvAccel/matrixAccel/genblk3[1].inputMulti/product_man2 input ConvAccel/matrixAccel/genblk3[1].inputMulti/product_man2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP ConvAccel/matrixAccel/genblk3[1].inputMulti/product_man2 input ConvAccel/matrixAccel/genblk3[1].inputMulti/product_man2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP ConvAccel/matrixAccel/genblk3[2].inputMulti/product_man2 input ConvAccel/matrixAccel/genblk3[2].inputMulti/product_man2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP ConvAccel/matrixAccel/genblk3[2].inputMulti/product_man2 input ConvAccel/matrixAccel/genblk3[2].inputMulti/product_man2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP ConvAccel/matrixAccel/genblk3[0].inputMulti/product_man2 output ConvAccel/matrixAccel/genblk3[0].inputMulti/product_man2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP ConvAccel/matrixAccel/genblk3[1].inputMulti/product_man2 output ConvAccel/matrixAccel/genblk3[1].inputMulti/product_man2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP ConvAccel/matrixAccel/genblk3[2].inputMulti/product_man2 output ConvAccel/matrixAccel/genblk3[2].inputMulti/product_man2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP ConvAccel/matrixAccel/genblk3[0].inputMulti/product_man2 multiplier stage ConvAccel/matrixAccel/genblk3[0].inputMulti/product_man2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP ConvAccel/matrixAccel/genblk3[1].inputMulti/product_man2 multiplier stage ConvAccel/matrixAccel/genblk3[1].inputMulti/product_man2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP ConvAccel/matrixAccel/genblk3[2].inputMulti/product_man2 multiplier stage ConvAccel/matrixAccel/genblk3[2].inputMulti/product_man2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

HDPR-26#1 Warning
Improper Pblock column boundary  
The Reconfigurable Pblock 'pblock_2' has a 'right' edge that terminates on an improper column boundary at tile 'CLBLM_L_X60Y49' (SLICE_X95Y49 SLICE_X94Y49).
Resolution: Set the Pblock property SNAPPING_MODE to value of ON using the following constraint, or modify the X specification of the pblock to avoid this edge.
Example: set_property SNAPPING_MODE ON [get_pblocks 'pblock_2']
Please refer to the Xilinx Partial Reconfiguration User Guide.
Related violations: <none>


