#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:30:22 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue May 26 11:25:33 2015
# Process ID: 7208
# Log file: D:/LINUX_TEST/lab2/vivado.log
# Journal file: D:/LINUX_TEST/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:\LINUX_TEST\lab2\lab2.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/LINUX_TEST/lab2/lab2.srcs/sources_1/bd/system/hdl/system_wrapper.v]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2014.2/data/ip'.
open_project: Time (s): cpu = 00:00:53 ; elapsed = 00:00:31 . Memory (MB): peak = 873.855 ; gain = 94.617
open_bd_design {D:/LINUX_TEST/lab2/lab2.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.4 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - sw_4bit
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - btns_4bit
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <D:/LINUX_TEST/lab2/lab2.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:56 . Memory (MB): peak = 1094.535 ; gain = 220.680
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 26 11:28:32 2015...
