{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 30 17:29:25 2009 " "Info: Processing started: Mon Mar 30 17:29:25 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_8bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file delay_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 delay_8bits " "Info: Found entity 1: delay_8bits" {  } { { "delay_8bits.bdf" "" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_pll " "Info: Found entity 1: main_pll" {  } { { "main_pll.v" "" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/main_pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Info: Found entity 1: mux_2to1" {  } { { "mux_2to1.v" "" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/mux_2to1.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TDM_mult.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file TDM_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 TDM_mult " "Info: Found entity 1: TDM_mult" {  } { { "TDM_mult.v" "" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/TDM_mult.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "top.bdf" "" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/top.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Info: Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_pll main_pll:inst1 " "Info: Elaborating entity \"main_pll\" for hierarchy \"main_pll:inst1\"" {  } { { "top.bdf" "inst1" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/top.bdf" { { 72 376 648 256 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll main_pll:inst1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"main_pll:inst1\|altpll:altpll_component\"" {  } { { "main_pll.v" "altpll_component" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/main_pll.v" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "configupdate " "Warning: Variable or input pin \"configupdate\" is defined but never used" {  } { { "altpll.tdf" "" { Text "d:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 500 2 0 } } { "main_pll.v" "" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/main_pll.v" 102 0 0 } } { "top.bdf" "" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/top.bdf" { { 72 376 648 256 "inst1" "" } } } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "main_pll:inst1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"main_pll:inst1\|altpll:altpll_component\"" {  } { { "main_pll.v" "" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/main_pll.v" 102 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_pll:inst1\|altpll:altpll_component " "Info: Instantiated megafunction \"main_pll:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Info: Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info: Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Info: Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "main_pll.v" "" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/main_pll.v" 102 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TDM_mult TDM_mult:mult " "Info: Elaborating entity \"TDM_mult\" for hierarchy \"TDM_mult:mult\"" {  } { { "top.bdf" "mult" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/top.bdf" { { 416 1024 1192 528 "mult" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult TDM_mult:mult\|lpm_mult:lpm_mult_component " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"TDM_mult:mult\|lpm_mult:lpm_mult_component\"" {  } { { "TDM_mult.v" "lpm_mult_component" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/TDM_mult.v" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "TDM_mult:mult\|lpm_mult:lpm_mult_component " "Info: Elaborated megafunction instantiation \"TDM_mult:mult\|lpm_mult:lpm_mult_component\"" {  } { { "TDM_mult.v" "" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/TDM_mult.v" 57 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TDM_mult:mult\|lpm_mult:lpm_mult_component " "Info: Instantiated megafunction \"TDM_mult:mult\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Info: Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Info: Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Info: Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Info: Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Info: Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Info: Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "TDM_mult.v" "" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/TDM_mult.v" 57 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dcq.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_dcq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dcq " "Info: Found entity 1: mult_dcq" {  } { { "db/mult_dcq.tdf" "" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/db/mult_dcq.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_dcq TDM_mult:mult\|lpm_mult:lpm_mult_component\|mult_dcq:auto_generated " "Info: Elaborating entity \"mult_dcq\" for hierarchy \"TDM_mult:mult\|lpm_mult:lpm_mult_component\|mult_dcq:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/altera/80/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:mux_ax " "Info: Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:mux_ax\"" {  } { { "top.bdf" "mux_ax" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/top.bdf" { { 368 800 936 448 "mux_ax" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux_2to1:mux_ax\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"mux_2to1:mux_ax\|lpm_mux:lpm_mux_component\"" {  } { { "mux_2to1.v" "lpm_mux_component" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/mux_2to1.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "mux_2to1:mux_ax\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"mux_2to1:mux_ax\|lpm_mux:lpm_mux_component\"" {  } { { "mux_2to1.v" "" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/mux_2to1.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux_2to1:mux_ax\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"mux_2to1:mux_ax\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Info: Parameter \"lpm_size\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info: Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Info: Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "mux_2to1.v" "" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/mux_2to1.v" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Info: Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/db/mux_smc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc mux_2to1:mux_ax\|lpm_mux:lpm_mux_component\|mux_smc:auto_generated " "Info: Elaborating entity \"mux_smc\" for hierarchy \"mux_2to1:mux_ax\|lpm_mux:lpm_mux_component\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/80/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_8bits delay_8bits:inst24 " "Info: Elaborating entity \"delay_8bits\" for hierarchy \"delay_8bits:inst24\"" {  } { { "top.bdf" "inst24" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/top.bdf" { { 640 624 784 736 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst16\[0\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst16\[0\]\"" {  } { { "delay_8bits.bdf" "inst16\[0\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 968 1016 256 "inst16" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst16\[1\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst16\[1\]\"" {  } { { "delay_8bits.bdf" "inst16\[1\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 968 1016 256 "inst16" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst16\[2\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst16\[2\]\"" {  } { { "delay_8bits.bdf" "inst16\[2\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 968 1016 256 "inst16" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst16\[3\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst16\[3\]\"" {  } { { "delay_8bits.bdf" "inst16\[3\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 968 1016 256 "inst16" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst16\[4\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst16\[4\]\"" {  } { { "delay_8bits.bdf" "inst16\[4\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 968 1016 256 "inst16" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst16\[5\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst16\[5\]\"" {  } { { "delay_8bits.bdf" "inst16\[5\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 968 1016 256 "inst16" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst16\[6\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst16\[6\]\"" {  } { { "delay_8bits.bdf" "inst16\[6\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 968 1016 256 "inst16" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst16\[7\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst16\[7\]\"" {  } { { "delay_8bits.bdf" "inst16\[7\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 968 1016 256 "inst16" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst29\[0\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst29\[0\]\"" {  } { { "delay_8bits.bdf" "inst29\[0\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 904 952 256 "inst29" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst29\[1\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst29\[1\]\"" {  } { { "delay_8bits.bdf" "inst29\[1\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 904 952 256 "inst29" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst29\[2\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst29\[2\]\"" {  } { { "delay_8bits.bdf" "inst29\[2\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 904 952 256 "inst29" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst29\[3\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst29\[3\]\"" {  } { { "delay_8bits.bdf" "inst29\[3\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 904 952 256 "inst29" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst29\[4\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst29\[4\]\"" {  } { { "delay_8bits.bdf" "inst29\[4\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 904 952 256 "inst29" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst29\[5\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst29\[5\]\"" {  } { { "delay_8bits.bdf" "inst29\[5\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 904 952 256 "inst29" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst29\[6\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst29\[6\]\"" {  } { { "delay_8bits.bdf" "inst29\[6\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 904 952 256 "inst29" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst29\[7\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst29\[7\]\"" {  } { { "delay_8bits.bdf" "inst29\[7\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 904 952 256 "inst29" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst28\[0\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst28\[0\]\"" {  } { { "delay_8bits.bdf" "inst28\[0\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 840 888 256 "inst28" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst28\[1\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst28\[1\]\"" {  } { { "delay_8bits.bdf" "inst28\[1\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 840 888 256 "inst28" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst28\[2\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst28\[2\]\"" {  } { { "delay_8bits.bdf" "inst28\[2\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 840 888 256 "inst28" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst28\[3\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst28\[3\]\"" {  } { { "delay_8bits.bdf" "inst28\[3\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 840 888 256 "inst28" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst28\[4\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst28\[4\]\"" {  } { { "delay_8bits.bdf" "inst28\[4\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 840 888 256 "inst28" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst28\[5\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst28\[5\]\"" {  } { { "delay_8bits.bdf" "inst28\[5\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 840 888 256 "inst28" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst28\[6\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst28\[6\]\"" {  } { { "delay_8bits.bdf" "inst28\[6\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 840 888 256 "inst28" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst28\[7\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst28\[7\]\"" {  } { { "delay_8bits.bdf" "inst28\[7\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 840 888 256 "inst28" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst27\[0\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst27\[0\]\"" {  } { { "delay_8bits.bdf" "inst27\[0\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 776 824 256 "inst27" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst27\[1\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst27\[1\]\"" {  } { { "delay_8bits.bdf" "inst27\[1\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 776 824 256 "inst27" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst27\[2\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst27\[2\]\"" {  } { { "delay_8bits.bdf" "inst27\[2\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 776 824 256 "inst27" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst27\[3\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst27\[3\]\"" {  } { { "delay_8bits.bdf" "inst27\[3\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 776 824 256 "inst27" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst27\[4\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst27\[4\]\"" {  } { { "delay_8bits.bdf" "inst27\[4\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 776 824 256 "inst27" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst27\[5\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst27\[5\]\"" {  } { { "delay_8bits.bdf" "inst27\[5\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 776 824 256 "inst27" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst27\[6\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst27\[6\]\"" {  } { { "delay_8bits.bdf" "inst27\[6\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 776 824 256 "inst27" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst27\[7\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst27\[7\]\"" {  } { { "delay_8bits.bdf" "inst27\[7\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 776 824 256 "inst27" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst26\[0\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst26\[0\]\"" {  } { { "delay_8bits.bdf" "inst26\[0\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 712 760 256 "inst26" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst26\[1\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst26\[1\]\"" {  } { { "delay_8bits.bdf" "inst26\[1\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 712 760 256 "inst26" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst26\[2\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst26\[2\]\"" {  } { { "delay_8bits.bdf" "inst26\[2\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 712 760 256 "inst26" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst26\[3\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst26\[3\]\"" {  } { { "delay_8bits.bdf" "inst26\[3\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 712 760 256 "inst26" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst26\[4\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst26\[4\]\"" {  } { { "delay_8bits.bdf" "inst26\[4\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 712 760 256 "inst26" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst26\[5\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst26\[5\]\"" {  } { { "delay_8bits.bdf" "inst26\[5\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 712 760 256 "inst26" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst26\[6\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst26\[6\]\"" {  } { { "delay_8bits.bdf" "inst26\[6\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 712 760 256 "inst26" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst26\[7\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst26\[7\]\"" {  } { { "delay_8bits.bdf" "inst26\[7\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 712 760 256 "inst26" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst15\[0\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst15\[0\]\"" {  } { { "delay_8bits.bdf" "inst15\[0\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 640 688 256 "inst15" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst15\[1\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst15\[1\]\"" {  } { { "delay_8bits.bdf" "inst15\[1\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 640 688 256 "inst15" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst15\[2\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst15\[2\]\"" {  } { { "delay_8bits.bdf" "inst15\[2\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 640 688 256 "inst15" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst15\[3\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst15\[3\]\"" {  } { { "delay_8bits.bdf" "inst15\[3\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 640 688 256 "inst15" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst15\[4\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst15\[4\]\"" {  } { { "delay_8bits.bdf" "inst15\[4\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 640 688 256 "inst15" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst15\[5\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst15\[5\]\"" {  } { { "delay_8bits.bdf" "inst15\[5\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 640 688 256 "inst15" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst15\[6\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst15\[6\]\"" {  } { { "delay_8bits.bdf" "inst15\[6\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 640 688 256 "inst15" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst15\[7\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst15\[7\]\"" {  } { { "delay_8bits.bdf" "inst15\[7\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 640 688 256 "inst15" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst14\[0\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst14\[0\]\"" {  } { { "delay_8bits.bdf" "inst14\[0\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 576 624 256 "inst14" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst14\[1\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst14\[1\]\"" {  } { { "delay_8bits.bdf" "inst14\[1\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 576 624 256 "inst14" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst14\[2\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst14\[2\]\"" {  } { { "delay_8bits.bdf" "inst14\[2\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 576 624 256 "inst14" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst14\[3\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst14\[3\]\"" {  } { { "delay_8bits.bdf" "inst14\[3\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 576 624 256 "inst14" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst14\[4\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst14\[4\]\"" {  } { { "delay_8bits.bdf" "inst14\[4\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 576 624 256 "inst14" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst14\[5\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst14\[5\]\"" {  } { { "delay_8bits.bdf" "inst14\[5\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 576 624 256 "inst14" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst14\[6\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst14\[6\]\"" {  } { { "delay_8bits.bdf" "inst14\[6\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 576 624 256 "inst14" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst14\[7\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst14\[7\]\"" {  } { { "delay_8bits.bdf" "inst14\[7\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 576 624 256 "inst14" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst13\[0\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst13\[0\]\"" {  } { { "delay_8bits.bdf" "inst13\[0\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 512 560 256 "inst13" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst13\[1\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst13\[1\]\"" {  } { { "delay_8bits.bdf" "inst13\[1\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 512 560 256 "inst13" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst13\[2\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst13\[2\]\"" {  } { { "delay_8bits.bdf" "inst13\[2\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 512 560 256 "inst13" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst13\[3\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst13\[3\]\"" {  } { { "delay_8bits.bdf" "inst13\[3\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 512 560 256 "inst13" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst13\[4\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst13\[4\]\"" {  } { { "delay_8bits.bdf" "inst13\[4\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 512 560 256 "inst13" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst13\[5\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst13\[5\]\"" {  } { { "delay_8bits.bdf" "inst13\[5\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 512 560 256 "inst13" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst13\[6\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst13\[6\]\"" {  } { { "delay_8bits.bdf" "inst13\[6\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 512 560 256 "inst13" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst13\[7\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst13\[7\]\"" {  } { { "delay_8bits.bdf" "inst13\[7\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 512 560 256 "inst13" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst12\[0\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst12\[0\]\"" {  } { { "delay_8bits.bdf" "inst12\[0\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 448 496 256 "inst12" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst12\[1\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst12\[1\]\"" {  } { { "delay_8bits.bdf" "inst12\[1\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 448 496 256 "inst12" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst12\[2\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst12\[2\]\"" {  } { { "delay_8bits.bdf" "inst12\[2\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 448 496 256 "inst12" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst12\[3\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst12\[3\]\"" {  } { { "delay_8bits.bdf" "inst12\[3\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 448 496 256 "inst12" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst12\[4\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst12\[4\]\"" {  } { { "delay_8bits.bdf" "inst12\[4\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 448 496 256 "inst12" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst12\[5\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst12\[5\]\"" {  } { { "delay_8bits.bdf" "inst12\[5\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 448 496 256 "inst12" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst12\[6\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst12\[6\]\"" {  } { { "delay_8bits.bdf" "inst12\[6\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 448 496 256 "inst12" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst12\[7\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst12\[7\]\"" {  } { { "delay_8bits.bdf" "inst12\[7\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 448 496 256 "inst12" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst11\[0\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst11\[0\]\"" {  } { { "delay_8bits.bdf" "inst11\[0\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 384 432 256 "inst11" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst11\[1\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst11\[1\]\"" {  } { { "delay_8bits.bdf" "inst11\[1\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 384 432 256 "inst11" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst11\[2\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst11\[2\]\"" {  } { { "delay_8bits.bdf" "inst11\[2\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 384 432 256 "inst11" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst11\[3\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst11\[3\]\"" {  } { { "delay_8bits.bdf" "inst11\[3\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 384 432 256 "inst11" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst11\[4\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst11\[4\]\"" {  } { { "delay_8bits.bdf" "inst11\[4\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 384 432 256 "inst11" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst11\[5\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst11\[5\]\"" {  } { { "delay_8bits.bdf" "inst11\[5\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 384 432 256 "inst11" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst11\[6\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst11\[6\]\"" {  } { { "delay_8bits.bdf" "inst11\[6\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 384 432 256 "inst11" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst11\[7\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst11\[7\]\"" {  } { { "delay_8bits.bdf" "inst11\[7\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 384 432 256 "inst11" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst\[0\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst\[0\]\"" {  } { { "delay_8bits.bdf" "inst\[0\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 320 368 256 "inst" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst\[1\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst\[1\]\"" {  } { { "delay_8bits.bdf" "inst\[1\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 320 368 256 "inst" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst\[2\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst\[2\]\"" {  } { { "delay_8bits.bdf" "inst\[2\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 320 368 256 "inst" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst\[3\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst\[3\]\"" {  } { { "delay_8bits.bdf" "inst\[3\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 320 368 256 "inst" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst\[4\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst\[4\]\"" {  } { { "delay_8bits.bdf" "inst\[4\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 320 368 256 "inst" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst\[5\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst\[5\]\"" {  } { { "delay_8bits.bdf" "inst\[5\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 320 368 256 "inst" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst\[6\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst\[6\]\"" {  } { { "delay_8bits.bdf" "inst\[6\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 320 368 256 "inst" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "delay_8bits:inst24\|inst\[7\] " "Info (17048): Logic cell \"delay_8bits:inst24\|inst\[7\]\"" {  } { { "delay_8bits.bdf" "inst\[7\]" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Timing/delay_8bits.bdf" { { 224 320 368 256 "inst" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "288 " "Info: Implemented 288 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Info: Implemented 34 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "219 " "Info: Implemented 219 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Info: Implemented 1 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 30 17:29:30 2009 " "Info: Processing ended: Mon Mar 30 17:29:30 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
