#ifndef ARCH_UTIL_H
#define ARCH_UTIL_H

#include <regex>
#include <unordered_set>
#include "physical_types.h"

/**
 * @brief sets the architecture file name to be retrieved by the various parser functions
 */
void set_arch_file_name(const char* arch);

/**
 * @brief returns the architecture file name, requires that it was previously set
 */
const char* get_arch_file_name();

constexpr const char* EMPTY_BLOCK_NAME = "EMPTY";

class InstPort {
  public:
    static constexpr int UNSPECIFIED = -1;

    InstPort() = default;
    InstPort(const std::string& str);
    std::string instance_name() const { return instance_.name; }
    std::string port_name() const { return port_.name; }

    int instance_low_index() const { return instance_.low_idx; }
    int instance_high_index() const { return instance_.high_idx; }
    int port_low_index() const { return port_.low_idx; }
    int port_high_index() const { return port_.high_idx; }

    int num_instances() const;
    int num_pins() const;

  public:
    void set_port_low_index(int val) { port_.low_idx = val; }
    void set_port_high_index(int val) { port_.high_idx = val; }

  private:
    struct name_index {
        std::string name = "";
        int low_idx = UNSPECIFIED;
        int high_idx = UNSPECIFIED;
    };

    name_index parse_name_index(const std::string& str);

    name_index instance_;
    name_index port_;
};

void free_arch(t_arch* arch);
void free_arch_models(t_model* models);
t_model* free_arch_model(t_model* model);
void free_arch_model_ports(t_model_ports* model_ports);
t_model_ports* free_arch_model_port(t_model_ports* model_port);

void free_type_descriptors(std::vector<t_logical_block_type>& type_descriptors);
void free_type_descriptors(std::vector<t_physical_tile_type>& type_descriptors);

t_port* findPortByName(const char* name, t_pb_type* pb_type, int* high_index, int* low_index);

/** @brief Returns and empty physical tile type, assigned with the given name argument.
 *         The default empty string is assigned if no name is provided
 */
t_physical_tile_type get_empty_physical_type(const char* name = EMPTY_BLOCK_NAME);

/** @brief Returns and empty logical block type, assigned with the given name argument.
 *         The default empty string is assigned if no name is provided
 */
t_logical_block_type get_empty_logical_type(const char* name = EMPTY_BLOCK_NAME);

std::unordered_set<t_logical_block_type_ptr> get_equivalent_sites_set(t_physical_tile_type_ptr type);

void alloc_and_load_default_child_for_pb_type(t_pb_type* pb_type,
                                              char* new_name,
                                              t_pb_type* copy);

void ProcessLutClass(t_pb_type* lut_pb_type);

void ProcessMemoryClass(t_pb_type* mem_pb_type);

e_power_estimation_method power_method_inherited(e_power_estimation_method parent_power_method);

void CreateModelLibrary(t_arch* arch);

void SyncModelsPbTypes(t_arch* arch,
                       const std::vector<t_logical_block_type>& Types);

void SyncModelsPbTypes_rec(t_arch* arch,
                           t_pb_type* pb_type);

void primitives_annotation_clock_match(t_pin_to_pin_annotation* annotation,
                                       t_pb_type* parent_pb_type);

bool segment_exists(const t_arch* arch, std::string name);
const t_segment_inf* find_segment(const t_arch* arch, std::string name);
bool is_library_model(const char* model_name);
bool is_library_model(const t_model* model);

//Returns true if the specified block type contains the specified blif model name
bool block_type_contains_blif_model(t_logical_block_type_ptr type, const std::string& blif_model_name);

//Returns true of a pb_type (or it's children) contain the specified blif model name
bool pb_type_contains_blif_model(const t_pb_type* pb_type, const std::string& blif_model_name);

const t_pin_to_pin_annotation* find_sequential_annotation(const t_pb_type* pb_type, const t_model_ports* port, enum e_pin_to_pin_delay_annotations annot_type);
const t_pin_to_pin_annotation* find_combinational_annotation(const t_pb_type* pb_type, std::string in_port, std::string out_port);

/**
 * @brief Updates the physical and logical types based on the equivalence between one and the other.
 *
 * This function is required to check and synchronize all the information to be able to use the logical block
 * equivalence, and link all the logical block pins to the physical tile ones, given that multiple logical blocks (i.e. pb_types)
 * can be placed at the same physical location if this is allowed in the architecture description.
 *
 * See https://docs.verilogtorouting.org/en/latest/tutorials/arch/equivalent_sites/ for reference
 */
void link_physical_logical_types(std::vector<t_physical_tile_type>& PhysicalTileTypes,
                                 std::vector<t_logical_block_type>& LogicalBlockTypes);

void setup_pin_classes(t_physical_tile_type* type);
#endif
