 ** Message System Log
 ** Database: 
<<<<<<< HEAD
 ** Date:   Tue Jul 28 09:28:22 2020
=======
 ** Date:   Wed Jul 08 17:50:28 2020
>>>>>>> e296f02de89eba86bbe678e34dace66c718d9223


****************
Macro Parameters
****************

Name                            : Ram_scaling
Family                          : PA3LDP
Output Format                   : VHDL
Type                            : RAM
Write Enable                    : Active High
Read Enable                     : Active High
Reset                           : Active High
LP                              : None
FF                              : None
Read Clock                      : Rising
Write Clock                     : Rising
Write Depth                     : 1024
Write Width                     : 12
Read Depth                      : 1024
Read Width                      : 12
RAM Type                        : Two Port
Clocks                          : Independent Read and Write Clocks
Write Mode A                    : Hold Data
Write Mode B                    : Hold Data
Read Pipeline A                 : No
Read Pipeline B                 : Yes
<<<<<<< HEAD
Optimized for                   : Speed
=======
Optimized for                   : Power
>>>>>>> e296f02de89eba86bbe678e34dace66c718d9223
Portname DataIn                 : WD
Portname DataOut                : RD
Portname Write En               : WEN
Portname Read En                : REN
Portname WClock                 : WCLK
Portname RClock                 : RCLK
Portname WAddress               : WADDR
Portname RAddress               : RADDR
Portname Reset                  : RESET
Portname Clock                  :
Portname DataAIn                :
Portname DataBIn                :
Portname DataAOut               :
Portname DataBOut               :
Portname AddressA               :
Portname AddressB               :
Portname CLKA                   :
Portname CLKB                   :
Portname RWA                    :
Portname RWB                    :
Portname BLKA                   :
Portname BLKB                   :
Portname LP                     :
Portname FF                     :
Initialize RAM                  : False

Cascade Configuration:
<<<<<<< HEAD
     Write Port configuration   : 1024x4
     Read Port configuration    : 1024x4
     Number of blocks depth wise: 1
     Number of blocks width wise: 3
=======
     Write Port configuration   : 256x18
     Read Port configuration    : 256x18
     Number of blocks depth wise: 4
     Number of blocks width wise: 1
>>>>>>> e296f02de89eba86bbe678e34dace66c718d9223

**************
Compile Report
**************

<<<<<<< HEAD
=======
Warning:  CMP503: Remapped 2 enable flip-flop(s) to a 2-tile implementation because the CLR/PRE pin on the enable flip-flop is not being driven by a global net.
>>>>>>> e296f02de89eba86bbe678e34dace66c718d9223

Netlist Resource Report
=======================

<<<<<<< HEAD
    CORE                       Used:      3  Total:  75264   (0.00%)
=======
    CORE                       Used:     66  Total:  75264   (0.09%)
>>>>>>> e296f02de89eba86bbe678e34dace66c718d9223
    IO (W/ clocks)             Used:      0  Total:    341   (0.00%)
    Differential IO            Used:      0  Total:    168   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      0  Total:     18   (0.00%)
    PLL                        Used:      0  Total:      6   (0.00%)
<<<<<<< HEAD
    RAM/FIFO                   Used:      3  Total:    112   (2.68%)
=======
    RAM/FIFO                   Used:      4  Total:    112   (3.57%)
>>>>>>> e296f02de89eba86bbe678e34dace66c718d9223
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

<<<<<<< HEAD
Wrote VHDL netlist to G:/ACTELL/EKB/EKB_v1/EKB/Libero/smartgen\Ram_scaling\Ram_scaling.vhd.

 ** Log Ended:   Tue Jul 28 09:28:23 2020
=======
Wrote VHDL netlist to G:/ACTELL/EKB/EKB/Libero/smartgen\Ram_scaling\Ram_scaling.vhd.

 ** Log Ended:   Wed Jul 08 17:50:29 2020
>>>>>>> e296f02de89eba86bbe678e34dace66c718d9223

