module wideexpr_00384(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = +({4{((ctrl[1]?$signed(u6):1'sb0))>>((($signed($unsigned($signed((ctrl[1]?s4:s0)))))-(-((((5'sb10010)<<<(4'sb0100))^~(+(s1)))<<((-(3'b111))<<<(-(u3))))))>=((ctrl[7]?1'sb0:-({+(6'sb101000),+((ctrl[1]?s2:s2)),1'sb0,(1'sb0)!=(-(s5))}))))}});
  assign y1 = s1;
  assign y2 = {($signed(($unsigned(u5))|((ctrl[5]?5'b01000:6'sb110000))))+((($signed(3'b100))<<<((6'sb010011)<<(s1)))+(-(+(s0))))};
  assign y3 = $signed(u7);
  assign y4 = ((ctrl[3]?$signed(^(((s1)-(3'sb011))>(s6))):$signed((ctrl[3]?u4:$unsigned((1'sb0)^~(2'sb11))))))+(s3);
  assign y5 = (((ctrl[0]?((($signed({4{u6}}))>>(-(s3)))<<(s2))|(s5):($signed($signed(((ctrl[4]?4'sb0111:s0))^~((s0)^(6'sb001001)))))-((-({5'sb10000,{3{s1}}}))|((+((1'sb0)<(3'sb100)))<<<(2'b01)))))>>((s2)|(1'sb1)))+(+({3{~^(s2)}}));
  assign y6 = +((+(($signed(s3))>(($signed($signed(s0)))^(5'sb01000))))^~(+((6'sb110101)-(u1))));
  assign y7 = (ctrl[5]?(((ctrl[7]?-(((ctrl[1]?(ctrl[5]?u0:s3):$signed(s5)))>($unsigned((ctrl[5]?s1:s2)))):$signed(-(({s5,6'b110011,3'b110,3'sb100})<=({u4,4'b0010,s1,s3})))))>>(3'sb010))>>>(&((ctrl[4]?s5:s6))):+({4{({{(ctrl[5]?{4{3'sb100}}:{u3,1'sb1,1'b1}),1'sb1,(-(6'sb110111))<<<({3{s2}})},(+((ctrl[1]?4'sb0101:s7)))>>({(ctrl[1]?u1:u1),u1,&(6'b001111),$signed(u3)})})<<<((5'b01010)==(((ctrl[7]?(5'sb10100)>>(u0):s4))<=(((6'sb110011)+(1'sb1))<<((s7)>>(s6)))))}}));
endmodule
