/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Aug  4 16:32:18 2010
 *                 MD5 Checksum         27c5a1259680e8176595e9e88d9958c6
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_AUD_FMM_DP_CTRL0_H__
#define BCHP_AUD_FMM_DP_CTRL0_H__

/***************************************************************************
 *AUD_FMM_DP_CTRL0 - FMM-DP Control 0
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA   0x00394000 /* Mixer output enable */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG 0x00394004 /* Mixer0 input01 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG 0x00394008 /* Mixer0 input23 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG      0x0039400c /* Mixer 0 configuration */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG 0x00394010 /* Mixer1 input01 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG 0x00394014 /* Mixer1 input23 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG      0x00394018 /* Mixer 1 configuration */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG 0x0039401c /* Mixer2 input01 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG 0x00394020 /* Mixer2 input23 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG      0x00394024 /* Mixer 2 configuration */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG 0x00394028 /* Mixer3 input01 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG 0x0039402c /* Mixer3 input23 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG      0x00394030 /* Mixer 3 configuration */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG 0x00394034 /* Mixer4 input01 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG 0x00394038 /* Mixer4 input23 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG      0x0039403c /* Mixer 4 configuration */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG 0x00394040 /* Mixer5 input01 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG 0x00394044 /* Mixer5 input23 config */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG      0x0039404c /* Mixer 5 configuration */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS         0x00394094 /* ESR status */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0 0x00394098 /* Volume ramp status for mixers output 0 (FCI ID lsb = 0) */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1 0x0039409c /* Volume ramp status for mixers output 1 (FCI ID lsb = 1) */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STEP   0x003940a0 /* Volume ramp step */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL       0x003940a4 /* DP misc control */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM              0x003940a8 /* DP state machine values */
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF 0x003940ac /* Use the newly programmed scaling coefficients */
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_STATUS 0x003940b0 /* Group synchronised status of the USE_NEW_SCALING_COEFF */
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFF_RAMP_STEP 0x003940b4 /* Common input coefficients ramp step */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER00_LT_VOL_LEVEL 0x00394980 /* Mixer00 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER00_RT_VOL_LEVEL 0x00394984 /* Mixer00 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_LT_VOL_LEVEL 0x00394988 /* Mixer10 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_RT_VOL_LEVEL 0x0039498c /* Mixer10 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER20_LT_VOL_LEVEL 0x00394990 /* Mixer20 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER20_RT_VOL_LEVEL 0x00394994 /* Mixer20 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER30_LT_VOL_LEVEL 0x00394998 /* Mixer30 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER30_RT_VOL_LEVEL 0x0039499c /* Mixer30 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER40_LT_VOL_LEVEL 0x003949a0 /* Mixer40 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER40_RT_VOL_LEVEL 0x003949a4 /* Mixer40 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER50_LT_VOL_LEVEL 0x003949a8 /* Mixer50 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER50_RT_VOL_LEVEL 0x003949ac /* Mixer50 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER01_LT_VOL_LEVEL 0x003949b0 /* Mixer01 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER01_RT_VOL_LEVEL 0x003949b4 /* Mixer01 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_LT_VOL_LEVEL 0x003949b8 /* Mixer11 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_RT_VOL_LEVEL 0x003949bc /* Mixer11 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER21_LT_VOL_LEVEL 0x003949c0 /* Mixer21 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER21_RT_VOL_LEVEL 0x003949c4 /* Mixer21 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER31_LT_VOL_LEVEL 0x003949c8 /* Mixer31 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER31_RT_VOL_LEVEL 0x003949cc /* Mixer31 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER41_LT_VOL_LEVEL 0x003949d0 /* Mixer41 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER41_RT_VOL_LEVEL 0x003949d4 /* Mixer41 right volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER51_LT_VOL_LEVEL 0x003949d8 /* Mixer51 left volume level */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER51_RT_VOL_LEVEL 0x003949dc /* Mixer51 right volume level */

/***************************************************************************
 *MIXER_OUTPUT_ENA - Mixer output enable
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: reserved0 [31:30] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_reserved0_MASK      0xc0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_reserved0_SHIFT     30

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER5_HIGH_PRIORITY [29:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER5_HIGH_PRIORITY_MASK 0x20000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER5_HIGH_PRIORITY_SHIFT 29
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER5_HIGH_PRIORITY_High 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER5_HIGH_PRIORITY_Normal 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER4_HIGH_PRIORITY [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER4_HIGH_PRIORITY_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER4_HIGH_PRIORITY_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER4_HIGH_PRIORITY_High 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER4_HIGH_PRIORITY_Normal 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER3_HIGH_PRIORITY [27:27] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER3_HIGH_PRIORITY_MASK 0x08000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER3_HIGH_PRIORITY_SHIFT 27
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER3_HIGH_PRIORITY_High 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER3_HIGH_PRIORITY_Normal 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER2_HIGH_PRIORITY [26:26] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER2_HIGH_PRIORITY_MASK 0x04000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER2_HIGH_PRIORITY_SHIFT 26
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER2_HIGH_PRIORITY_High 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER2_HIGH_PRIORITY_Normal 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER1_HIGH_PRIORITY [25:25] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER1_HIGH_PRIORITY_MASK 0x02000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER1_HIGH_PRIORITY_SHIFT 25
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER1_HIGH_PRIORITY_High 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER1_HIGH_PRIORITY_Normal 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER0_HIGH_PRIORITY [24:24] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER0_HIGH_PRIORITY_MASK 0x01000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER0_HIGH_PRIORITY_SHIFT 24
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER0_HIGH_PRIORITY_High 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER0_HIGH_PRIORITY_Normal 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: reserved_for_eco1 [23:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_reserved_for_eco1_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: reserved2 [15:14] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_reserved2_MASK      0x0000c000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_reserved2_SHIFT     14

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER5_OUTPUT1_ENA [13:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER5_OUTPUT1_ENA_MASK 0x00002000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER5_OUTPUT1_ENA_SHIFT 13
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER5_OUTPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER5_OUTPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER4_OUTPUT1_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER4_OUTPUT1_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER4_OUTPUT1_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER4_OUTPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER4_OUTPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER3_OUTPUT1_ENA [11:11] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER3_OUTPUT1_ENA_MASK 0x00000800
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER3_OUTPUT1_ENA_SHIFT 11
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER3_OUTPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER3_OUTPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER2_OUTPUT1_ENA [10:10] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER2_OUTPUT1_ENA_MASK 0x00000400
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER2_OUTPUT1_ENA_SHIFT 10
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER2_OUTPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER2_OUTPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER1_OUTPUT1_ENA [09:09] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER1_OUTPUT1_ENA_MASK 0x00000200
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER1_OUTPUT1_ENA_SHIFT 9
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER1_OUTPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER1_OUTPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER0_OUTPUT1_ENA [08:08] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER0_OUTPUT1_ENA_MASK 0x00000100
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER0_OUTPUT1_ENA_SHIFT 8
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER0_OUTPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER0_OUTPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: reserved3 [07:06] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_reserved3_MASK      0x000000c0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_reserved3_SHIFT     6

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER5_OUTPUT0_ENA [05:05] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER5_OUTPUT0_ENA_MASK 0x00000020
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER5_OUTPUT0_ENA_SHIFT 5
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER5_OUTPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER5_OUTPUT0_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER4_OUTPUT0_ENA [04:04] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER4_OUTPUT0_ENA_MASK 0x00000010
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER4_OUTPUT0_ENA_SHIFT 4
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER4_OUTPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER4_OUTPUT0_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER3_OUTPUT0_ENA [03:03] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER3_OUTPUT0_ENA_MASK 0x00000008
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER3_OUTPUT0_ENA_SHIFT 3
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER3_OUTPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER3_OUTPUT0_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER2_OUTPUT0_ENA [02:02] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER2_OUTPUT0_ENA_MASK 0x00000004
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER2_OUTPUT0_ENA_SHIFT 2
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER2_OUTPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER2_OUTPUT0_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER1_OUTPUT0_ENA [01:01] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER1_OUTPUT0_ENA_MASK 0x00000002
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER1_OUTPUT0_ENA_SHIFT 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER1_OUTPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER1_OUTPUT0_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT_ENA :: MIXER0_OUTPUT0_ENA [00:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER0_OUTPUT0_ENA_MASK 0x00000001
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER0_OUTPUT0_ENA_SHIFT 0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER0_OUTPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT_ENA_MIXER0_OUTPUT0_ENA_Disable 0

/***************************************************************************
 *MIXER0_INPUT10_CONFIG - Mixer0 input01 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT10_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT10_CONFIG :: MIXER_INPUT1_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_MIXER_INPUT1_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_MIXER_INPUT1_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_MIXER_INPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_MIXER_INPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT10_CONFIG :: reserved1 [27:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_reserved1_MASK 0x0ff00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_reserved1_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT10_CONFIG :: MIXER_INPUT1_PB_NUMBER [19:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_MASK 0x000f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT10_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT10_CONFIG :: MIXER_INPUT0_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_MIXER_INPUT0_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_MIXER_INPUT0_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_MIXER_INPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_MIXER_INPUT0_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT10_CONFIG :: reserved3 [11:04] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_reserved3_MASK 0x00000ff0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_reserved3_SHIFT 4

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT10_CONFIG :: MIXER_INPUT0_PB_NUMBER [03:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_MASK 0x0000000f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER0_INPUT32_CONFIG - Mixer0 input23 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT32_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT32_CONFIG :: MIXER_INPUT3_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_MIXER_INPUT3_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_MIXER_INPUT3_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_MIXER_INPUT3_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_MIXER_INPUT3_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT32_CONFIG :: reserved1 [27:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_reserved1_MASK 0x0ff00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_reserved1_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT32_CONFIG :: MIXER_INPUT3_PB_NUMBER [19:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_MASK 0x000f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT32_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT32_CONFIG :: MIXER_INPUT2_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_MIXER_INPUT2_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_MIXER_INPUT2_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_MIXER_INPUT2_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_MIXER_INPUT2_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT32_CONFIG :: reserved3 [11:04] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_reserved3_MASK 0x00000ff0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_reserved3_SHIFT 4

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT32_CONFIG :: MIXER_INPUT2_PB_NUMBER [03:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_MASK 0x0000000f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER0_CONFIG - Mixer 0 configuration
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER0_CONFIG :: VOLUME_ENA [31:31] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_VOLUME_ENA_MASK        0x80000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_VOLUME_ENA_SHIFT       31
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_VOLUME_ENA_Enable      1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_VOLUME_ENA_Disable     0

/* AUD_FMM_DP_CTRL0 :: MIXER0_CONFIG :: VOLUME_MUTE_ENA_OUTPUT1 [30:30] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_MASK 0x40000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_SHIFT 30
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER0_CONFIG :: VOLUME_MUTE_ENA_OUTPUT0 [29:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_MASK 0x20000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_SHIFT 29
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER0_CONFIG :: reserved0 [28:23] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_reserved0_MASK         0x1f800000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_reserved0_SHIFT        23

/* AUD_FMM_DP_CTRL0 :: MIXER0_CONFIG :: MIXER_GROUP_BEGIN [22:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_MIXER_GROUP_BEGIN_MASK 0x00700000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_MIXER_GROUP_BEGIN_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: MIXER0_CONFIG :: reserved1 [19:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_reserved1_MASK         0x000fffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_CONFIG_reserved1_SHIFT        0

/***************************************************************************
 *MIXER1_INPUT10_CONFIG - Mixer1 input01 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT10_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT10_CONFIG :: MIXER_INPUT1_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_MIXER_INPUT1_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_MIXER_INPUT1_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_MIXER_INPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_MIXER_INPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT10_CONFIG :: reserved1 [27:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_reserved1_MASK 0x0ff00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_reserved1_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT10_CONFIG :: MIXER_INPUT1_PB_NUMBER [19:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_MASK 0x000f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT10_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT10_CONFIG :: MIXER_INPUT0_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_MIXER_INPUT0_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_MIXER_INPUT0_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_MIXER_INPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_MIXER_INPUT0_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT10_CONFIG :: reserved3 [11:04] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_reserved3_MASK 0x00000ff0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_reserved3_SHIFT 4

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT10_CONFIG :: MIXER_INPUT0_PB_NUMBER [03:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_MASK 0x0000000f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER1_INPUT32_CONFIG - Mixer1 input23 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT32_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT32_CONFIG :: MIXER_INPUT3_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_MIXER_INPUT3_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_MIXER_INPUT3_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_MIXER_INPUT3_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_MIXER_INPUT3_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT32_CONFIG :: reserved1 [27:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_reserved1_MASK 0x0ff00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_reserved1_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT32_CONFIG :: MIXER_INPUT3_PB_NUMBER [19:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_MASK 0x000f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT32_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT32_CONFIG :: MIXER_INPUT2_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_MIXER_INPUT2_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_MIXER_INPUT2_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_MIXER_INPUT2_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_MIXER_INPUT2_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT32_CONFIG :: reserved3 [11:04] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_reserved3_MASK 0x00000ff0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_reserved3_SHIFT 4

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT32_CONFIG :: MIXER_INPUT2_PB_NUMBER [03:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_MASK 0x0000000f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER1_CONFIG - Mixer 1 configuration
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER1_CONFIG :: VOLUME_ENA [31:31] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_VOLUME_ENA_MASK        0x80000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_VOLUME_ENA_SHIFT       31
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_VOLUME_ENA_Enable      1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_VOLUME_ENA_Disable     0

/* AUD_FMM_DP_CTRL0 :: MIXER1_CONFIG :: VOLUME_MUTE_ENA_OUTPUT1 [30:30] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_MASK 0x40000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_SHIFT 30
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER1_CONFIG :: VOLUME_MUTE_ENA_OUTPUT0 [29:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_MASK 0x20000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_SHIFT 29
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER1_CONFIG :: reserved0 [28:23] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_reserved0_MASK         0x1f800000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_reserved0_SHIFT        23

/* AUD_FMM_DP_CTRL0 :: MIXER1_CONFIG :: MIXER_GROUP_BEGIN [22:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_MIXER_GROUP_BEGIN_MASK 0x00700000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_MIXER_GROUP_BEGIN_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: MIXER1_CONFIG :: reserved1 [19:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_reserved1_MASK         0x000fffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_CONFIG_reserved1_SHIFT        0

/***************************************************************************
 *MIXER2_INPUT10_CONFIG - Mixer2 input01 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT10_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT10_CONFIG :: MIXER_INPUT1_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_MIXER_INPUT1_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_MIXER_INPUT1_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_MIXER_INPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_MIXER_INPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT10_CONFIG :: reserved1 [27:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_reserved1_MASK 0x0ff00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_reserved1_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT10_CONFIG :: MIXER_INPUT1_PB_NUMBER [19:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_MASK 0x000f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT10_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT10_CONFIG :: MIXER_INPUT0_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_MIXER_INPUT0_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_MIXER_INPUT0_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_MIXER_INPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_MIXER_INPUT0_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT10_CONFIG :: reserved3 [11:04] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_reserved3_MASK 0x00000ff0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_reserved3_SHIFT 4

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT10_CONFIG :: MIXER_INPUT0_PB_NUMBER [03:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_MASK 0x0000000f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER2_INPUT32_CONFIG - Mixer2 input23 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT32_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT32_CONFIG :: MIXER_INPUT3_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_MIXER_INPUT3_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_MIXER_INPUT3_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_MIXER_INPUT3_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_MIXER_INPUT3_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT32_CONFIG :: reserved1 [27:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_reserved1_MASK 0x0ff00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_reserved1_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT32_CONFIG :: MIXER_INPUT3_PB_NUMBER [19:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_MASK 0x000f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT32_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT32_CONFIG :: MIXER_INPUT2_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_MIXER_INPUT2_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_MIXER_INPUT2_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_MIXER_INPUT2_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_MIXER_INPUT2_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT32_CONFIG :: reserved3 [11:04] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_reserved3_MASK 0x00000ff0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_reserved3_SHIFT 4

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT32_CONFIG :: MIXER_INPUT2_PB_NUMBER [03:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_MASK 0x0000000f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER2_CONFIG - Mixer 2 configuration
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER2_CONFIG :: VOLUME_ENA [31:31] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_VOLUME_ENA_MASK        0x80000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_VOLUME_ENA_SHIFT       31
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_VOLUME_ENA_Enable      1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_VOLUME_ENA_Disable     0

/* AUD_FMM_DP_CTRL0 :: MIXER2_CONFIG :: VOLUME_MUTE_ENA_OUTPUT1 [30:30] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_MASK 0x40000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_SHIFT 30
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER2_CONFIG :: VOLUME_MUTE_ENA_OUTPUT0 [29:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_MASK 0x20000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_SHIFT 29
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER2_CONFIG :: reserved0 [28:23] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_reserved0_MASK         0x1f800000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_reserved0_SHIFT        23

/* AUD_FMM_DP_CTRL0 :: MIXER2_CONFIG :: MIXER_GROUP_BEGIN [22:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_MIXER_GROUP_BEGIN_MASK 0x00700000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_MIXER_GROUP_BEGIN_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: MIXER2_CONFIG :: reserved1 [19:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_reserved1_MASK         0x000fffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_CONFIG_reserved1_SHIFT        0

/***************************************************************************
 *MIXER3_INPUT10_CONFIG - Mixer3 input01 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT10_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT10_CONFIG :: MIXER_INPUT1_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_MIXER_INPUT1_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_MIXER_INPUT1_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_MIXER_INPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_MIXER_INPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT10_CONFIG :: reserved1 [27:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_reserved1_MASK 0x0ff00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_reserved1_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT10_CONFIG :: MIXER_INPUT1_PB_NUMBER [19:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_MASK 0x000f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT10_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT10_CONFIG :: MIXER_INPUT0_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_MIXER_INPUT0_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_MIXER_INPUT0_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_MIXER_INPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_MIXER_INPUT0_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT10_CONFIG :: reserved3 [11:04] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_reserved3_MASK 0x00000ff0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_reserved3_SHIFT 4

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT10_CONFIG :: MIXER_INPUT0_PB_NUMBER [03:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_MASK 0x0000000f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER3_INPUT32_CONFIG - Mixer3 input23 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT32_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT32_CONFIG :: MIXER_INPUT3_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_MIXER_INPUT3_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_MIXER_INPUT3_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_MIXER_INPUT3_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_MIXER_INPUT3_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT32_CONFIG :: reserved1 [27:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_reserved1_MASK 0x0ff00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_reserved1_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT32_CONFIG :: MIXER_INPUT3_PB_NUMBER [19:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_MASK 0x000f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT32_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT32_CONFIG :: MIXER_INPUT2_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_MIXER_INPUT2_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_MIXER_INPUT2_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_MIXER_INPUT2_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_MIXER_INPUT2_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT32_CONFIG :: reserved3 [11:04] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_reserved3_MASK 0x00000ff0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_reserved3_SHIFT 4

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT32_CONFIG :: MIXER_INPUT2_PB_NUMBER [03:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_MASK 0x0000000f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER3_CONFIG - Mixer 3 configuration
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER3_CONFIG :: VOLUME_ENA [31:31] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_VOLUME_ENA_MASK        0x80000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_VOLUME_ENA_SHIFT       31
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_VOLUME_ENA_Enable      1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_VOLUME_ENA_Disable     0

/* AUD_FMM_DP_CTRL0 :: MIXER3_CONFIG :: VOLUME_MUTE_ENA_OUTPUT1 [30:30] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_MASK 0x40000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_SHIFT 30
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER3_CONFIG :: VOLUME_MUTE_ENA_OUTPUT0 [29:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_MASK 0x20000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_SHIFT 29
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER3_CONFIG :: reserved0 [28:23] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_reserved0_MASK         0x1f800000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_reserved0_SHIFT        23

/* AUD_FMM_DP_CTRL0 :: MIXER3_CONFIG :: MIXER_GROUP_BEGIN [22:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_MIXER_GROUP_BEGIN_MASK 0x00700000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_MIXER_GROUP_BEGIN_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: MIXER3_CONFIG :: reserved1 [19:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_reserved1_MASK         0x000fffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_CONFIG_reserved1_SHIFT        0

/***************************************************************************
 *MIXER4_INPUT10_CONFIG - Mixer4 input01 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT10_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT10_CONFIG :: MIXER_INPUT1_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_MIXER_INPUT1_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_MIXER_INPUT1_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_MIXER_INPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_MIXER_INPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT10_CONFIG :: reserved1 [27:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_reserved1_MASK 0x0ff00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_reserved1_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT10_CONFIG :: MIXER_INPUT1_PB_NUMBER [19:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_MASK 0x000f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT10_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT10_CONFIG :: MIXER_INPUT0_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_MIXER_INPUT0_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_MIXER_INPUT0_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_MIXER_INPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_MIXER_INPUT0_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT10_CONFIG :: reserved3 [11:04] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_reserved3_MASK 0x00000ff0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_reserved3_SHIFT 4

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT10_CONFIG :: MIXER_INPUT0_PB_NUMBER [03:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_MASK 0x0000000f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER4_INPUT32_CONFIG - Mixer4 input23 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT32_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT32_CONFIG :: MIXER_INPUT3_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_MIXER_INPUT3_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_MIXER_INPUT3_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_MIXER_INPUT3_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_MIXER_INPUT3_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT32_CONFIG :: reserved1 [27:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_reserved1_MASK 0x0ff00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_reserved1_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT32_CONFIG :: MIXER_INPUT3_PB_NUMBER [19:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_MASK 0x000f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT32_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT32_CONFIG :: MIXER_INPUT2_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_MIXER_INPUT2_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_MIXER_INPUT2_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_MIXER_INPUT2_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_MIXER_INPUT2_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT32_CONFIG :: reserved3 [11:04] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_reserved3_MASK 0x00000ff0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_reserved3_SHIFT 4

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT32_CONFIG :: MIXER_INPUT2_PB_NUMBER [03:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_MASK 0x0000000f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER4_CONFIG - Mixer 4 configuration
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER4_CONFIG :: VOLUME_ENA [31:31] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_VOLUME_ENA_MASK        0x80000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_VOLUME_ENA_SHIFT       31
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_VOLUME_ENA_Enable      1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_VOLUME_ENA_Disable     0

/* AUD_FMM_DP_CTRL0 :: MIXER4_CONFIG :: VOLUME_MUTE_ENA_OUTPUT1 [30:30] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_MASK 0x40000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_SHIFT 30
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER4_CONFIG :: VOLUME_MUTE_ENA_OUTPUT0 [29:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_MASK 0x20000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_SHIFT 29
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER4_CONFIG :: reserved0 [28:23] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_reserved0_MASK         0x1f800000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_reserved0_SHIFT        23

/* AUD_FMM_DP_CTRL0 :: MIXER4_CONFIG :: MIXER_GROUP_BEGIN [22:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_MIXER_GROUP_BEGIN_MASK 0x00700000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_MIXER_GROUP_BEGIN_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: MIXER4_CONFIG :: reserved1 [19:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_reserved1_MASK         0x000fffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_CONFIG_reserved1_SHIFT        0

/***************************************************************************
 *MIXER5_INPUT10_CONFIG - Mixer5 input01 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT10_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT10_CONFIG :: MIXER_INPUT1_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_MIXER_INPUT1_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_MIXER_INPUT1_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_MIXER_INPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_MIXER_INPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT10_CONFIG :: reserved1 [27:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_reserved1_MASK 0x0ff00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_reserved1_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT10_CONFIG :: MIXER_INPUT1_PB_NUMBER [19:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_MASK 0x000f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_MIXER_INPUT1_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT10_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT10_CONFIG :: MIXER_INPUT0_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_MIXER_INPUT0_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_MIXER_INPUT0_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_MIXER_INPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_MIXER_INPUT0_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT10_CONFIG :: reserved3 [11:04] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_reserved3_MASK 0x00000ff0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_reserved3_SHIFT 4

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT10_CONFIG :: MIXER_INPUT0_PB_NUMBER [03:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_MASK 0x0000000f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT10_CONFIG_MIXER_INPUT0_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER5_INPUT32_CONFIG - Mixer5 input23 config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT32_CONFIG :: reserved0 [31:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_reserved0_MASK 0xe0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_reserved0_SHIFT 29

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT32_CONFIG :: MIXER_INPUT3_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_MIXER_INPUT3_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_MIXER_INPUT3_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_MIXER_INPUT3_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_MIXER_INPUT3_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT32_CONFIG :: reserved1 [27:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_reserved1_MASK 0x0ff00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_reserved1_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT32_CONFIG :: MIXER_INPUT3_PB_NUMBER [19:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_MASK 0x000f0000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_MIXER_INPUT3_PB_NUMBER_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT32_CONFIG :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_reserved2_MASK 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_reserved2_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT32_CONFIG :: MIXER_INPUT2_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_MIXER_INPUT2_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_MIXER_INPUT2_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_MIXER_INPUT2_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_MIXER_INPUT2_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT32_CONFIG :: reserved3 [11:04] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_reserved3_MASK 0x00000ff0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_reserved3_SHIFT 4

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT32_CONFIG :: MIXER_INPUT2_PB_NUMBER [03:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_MASK 0x0000000f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT32_CONFIG_MIXER_INPUT2_PB_NUMBER_SHIFT 0

/***************************************************************************
 *MIXER5_CONFIG - Mixer 5 configuration
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER5_CONFIG :: VOLUME_ENA [31:31] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_VOLUME_ENA_MASK        0x80000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_VOLUME_ENA_SHIFT       31
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_VOLUME_ENA_Enable      1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_VOLUME_ENA_Disable     0

/* AUD_FMM_DP_CTRL0 :: MIXER5_CONFIG :: VOLUME_MUTE_ENA_OUTPUT1 [30:30] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_MASK 0x40000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_SHIFT 30
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_VOLUME_MUTE_ENA_OUTPUT1_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER5_CONFIG :: VOLUME_MUTE_ENA_OUTPUT0 [29:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_MASK 0x20000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_SHIFT 29
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_VOLUME_MUTE_ENA_OUTPUT0_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER5_CONFIG :: reserved0 [28:23] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_reserved0_MASK         0x1f800000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_reserved0_SHIFT        23

/* AUD_FMM_DP_CTRL0 :: MIXER5_CONFIG :: MIXER_GROUP_BEGIN [22:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_MIXER_GROUP_BEGIN_MASK 0x00700000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_MIXER_GROUP_BEGIN_SHIFT 20

/* AUD_FMM_DP_CTRL0 :: MIXER5_CONFIG :: reserved1 [19:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_reserved1_MASK         0x000fffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_CONFIG_reserved1_SHIFT        0

/***************************************************************************
 *PB_FCI_ID%i - PB Number FCI ID
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_PB_FCI_IDi_ARRAY_BASE                0x00394050
#define BCHP_AUD_FMM_DP_CTRL0_PB_FCI_IDi_ARRAY_START               0
#define BCHP_AUD_FMM_DP_CTRL0_PB_FCI_IDi_ARRAY_END                 15
#define BCHP_AUD_FMM_DP_CTRL0_PB_FCI_IDi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *PB_FCI_ID%i - PB Number FCI ID
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: PB_FCI_IDi :: reserved0 [31:10] */
#define BCHP_AUD_FMM_DP_CTRL0_PB_FCI_IDi_reserved0_MASK            0xfffffc00
#define BCHP_AUD_FMM_DP_CTRL0_PB_FCI_IDi_reserved0_SHIFT           10

/* AUD_FMM_DP_CTRL0 :: PB_FCI_IDi :: PB_NUMBER_FCI_ID [09:00] */
#define BCHP_AUD_FMM_DP_CTRL0_PB_FCI_IDi_PB_NUMBER_FCI_ID_MASK     0x000003ff
#define BCHP_AUD_FMM_DP_CTRL0_PB_FCI_IDi_PB_NUMBER_FCI_ID_SHIFT    0


/***************************************************************************
 *ESR_STATUS - ESR status
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: reserved0 [31:20] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_reserved0_MASK            0xfff00000
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_reserved0_SHIFT           20

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER5_INPUT_NOT_KEEPUP [19:18] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER5_INPUT_NOT_KEEPUP_MASK 0x000c0000
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER5_INPUT_NOT_KEEPUP_SHIFT 18

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER4_INPUT_NOT_KEEPUP [17:16] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER4_INPUT_NOT_KEEPUP_MASK 0x00030000
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER4_INPUT_NOT_KEEPUP_SHIFT 16

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER3_INPUT_NOT_KEEPUP [15:14] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER3_INPUT_NOT_KEEPUP_MASK 0x0000c000
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER3_INPUT_NOT_KEEPUP_SHIFT 14

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER2_INPUT_NOT_KEEPUP [13:12] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER2_INPUT_NOT_KEEPUP_MASK 0x00003000
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER2_INPUT_NOT_KEEPUP_SHIFT 12

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER1_INPUT_NOT_KEEPUP [11:10] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER1_INPUT_NOT_KEEPUP_MASK 0x00000c00
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER1_INPUT_NOT_KEEPUP_SHIFT 10

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER0_INPUT_NOT_KEEPUP [09:08] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER0_INPUT_NOT_KEEPUP_MASK 0x00000300
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER0_INPUT_NOT_KEEPUP_SHIFT 8

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: reserved1 [07:06] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_reserved1_MASK            0x000000c0
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_reserved1_SHIFT           6

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER5_OUTPUT_UNDERFLOW [05:05] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER5_OUTPUT_UNDERFLOW_MASK 0x00000020
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER5_OUTPUT_UNDERFLOW_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER4_OUTPUT_UNDERFLOW [04:04] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER4_OUTPUT_UNDERFLOW_MASK 0x00000010
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER4_OUTPUT_UNDERFLOW_SHIFT 4

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER3_OUTPUT_UNDERFLOW [03:03] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER3_OUTPUT_UNDERFLOW_MASK 0x00000008
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER3_OUTPUT_UNDERFLOW_SHIFT 3

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER2_OUTPUT_UNDERFLOW [02:02] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER2_OUTPUT_UNDERFLOW_MASK 0x00000004
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER2_OUTPUT_UNDERFLOW_SHIFT 2

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER1_OUTPUT_UNDERFLOW [01:01] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER1_OUTPUT_UNDERFLOW_MASK 0x00000002
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER1_OUTPUT_UNDERFLOW_SHIFT 1

/* AUD_FMM_DP_CTRL0 :: ESR_STATUS :: MIXER0_OUTPUT_UNDERFLOW [00:00] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER0_OUTPUT_UNDERFLOW_MASK 0x00000001
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUS_MIXER0_OUTPUT_UNDERFLOW_SHIFT 0

/***************************************************************************
 *VOLUME_RAMP_STATUS0 - Volume ramp status for mixers output 0 (FCI ID lsb = 0)
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: reserved0 [31:14] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_reserved0_MASK   0xffffc000
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_reserved0_SHIFT  14

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER5_LEFT_VOLUME_RAMP [13:13] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER5_LEFT_VOLUME_RAMP_MASK 0x00002000
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER5_LEFT_VOLUME_RAMP_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER4_LEFT_VOLUME_RAMP [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER4_LEFT_VOLUME_RAMP_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER4_LEFT_VOLUME_RAMP_SHIFT 12

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER3_LEFT_VOLUME_RAMP [11:11] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER3_LEFT_VOLUME_RAMP_MASK 0x00000800
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER3_LEFT_VOLUME_RAMP_SHIFT 11

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER2_LEFT_VOLUME_RAMP [10:10] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER2_LEFT_VOLUME_RAMP_MASK 0x00000400
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER2_LEFT_VOLUME_RAMP_SHIFT 10

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER1_LEFT_VOLUME_RAMP [09:09] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER1_LEFT_VOLUME_RAMP_MASK 0x00000200
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER1_LEFT_VOLUME_RAMP_SHIFT 9

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER0_LEFT_VOLUME_RAMP [08:08] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER0_LEFT_VOLUME_RAMP_MASK 0x00000100
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER0_LEFT_VOLUME_RAMP_SHIFT 8

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: reserved1 [07:06] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_reserved1_MASK   0x000000c0
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_reserved1_SHIFT  6

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER5_RIGHT_VOLUME_RAMP [05:05] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER5_RIGHT_VOLUME_RAMP_MASK 0x00000020
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER5_RIGHT_VOLUME_RAMP_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER4_RIGHT_VOLUME_RAMP [04:04] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER4_RIGHT_VOLUME_RAMP_MASK 0x00000010
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER4_RIGHT_VOLUME_RAMP_SHIFT 4

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER3_RIGHT_VOLUME_RAMP [03:03] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER3_RIGHT_VOLUME_RAMP_MASK 0x00000008
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER3_RIGHT_VOLUME_RAMP_SHIFT 3

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER2_RIGHT_VOLUME_RAMP [02:02] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER2_RIGHT_VOLUME_RAMP_MASK 0x00000004
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER2_RIGHT_VOLUME_RAMP_SHIFT 2

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER1_RIGHT_VOLUME_RAMP [01:01] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER1_RIGHT_VOLUME_RAMP_MASK 0x00000002
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER1_RIGHT_VOLUME_RAMP_SHIFT 1

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS0 :: MIXER0_RIGHT_VOLUME_RAMP [00:00] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER0_RIGHT_VOLUME_RAMP_MASK 0x00000001
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS0_MIXER0_RIGHT_VOLUME_RAMP_SHIFT 0

/***************************************************************************
 *VOLUME_RAMP_STATUS1 - Volume ramp status for mixers output 1 (FCI ID lsb = 1)
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: reserved0 [31:14] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_reserved0_MASK   0xffffc000
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_reserved0_SHIFT  14

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER5_LEFT_VOLUME_RAMP [13:13] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER5_LEFT_VOLUME_RAMP_MASK 0x00002000
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER5_LEFT_VOLUME_RAMP_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER4_LEFT_VOLUME_RAMP [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER4_LEFT_VOLUME_RAMP_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER4_LEFT_VOLUME_RAMP_SHIFT 12

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER3_LEFT_VOLUME_RAMP [11:11] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER3_LEFT_VOLUME_RAMP_MASK 0x00000800
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER3_LEFT_VOLUME_RAMP_SHIFT 11

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER2_LEFT_VOLUME_RAMP [10:10] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER2_LEFT_VOLUME_RAMP_MASK 0x00000400
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER2_LEFT_VOLUME_RAMP_SHIFT 10

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER1_LEFT_VOLUME_RAMP [09:09] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER1_LEFT_VOLUME_RAMP_MASK 0x00000200
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER1_LEFT_VOLUME_RAMP_SHIFT 9

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER0_LEFT_VOLUME_RAMP [08:08] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER0_LEFT_VOLUME_RAMP_MASK 0x00000100
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER0_LEFT_VOLUME_RAMP_SHIFT 8

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: reserved1 [07:06] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_reserved1_MASK   0x000000c0
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_reserved1_SHIFT  6

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER5_RIGHT_VOLUME_RAMP [05:05] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER5_RIGHT_VOLUME_RAMP_MASK 0x00000020
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER5_RIGHT_VOLUME_RAMP_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER4_RIGHT_VOLUME_RAMP [04:04] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER4_RIGHT_VOLUME_RAMP_MASK 0x00000010
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER4_RIGHT_VOLUME_RAMP_SHIFT 4

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER3_RIGHT_VOLUME_RAMP [03:03] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER3_RIGHT_VOLUME_RAMP_MASK 0x00000008
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER3_RIGHT_VOLUME_RAMP_SHIFT 3

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER2_RIGHT_VOLUME_RAMP [02:02] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER2_RIGHT_VOLUME_RAMP_MASK 0x00000004
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER2_RIGHT_VOLUME_RAMP_SHIFT 2

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER1_RIGHT_VOLUME_RAMP [01:01] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER1_RIGHT_VOLUME_RAMP_MASK 0x00000002
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER1_RIGHT_VOLUME_RAMP_SHIFT 1

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUS1 :: MIXER0_RIGHT_VOLUME_RAMP [00:00] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER0_RIGHT_VOLUME_RAMP_MASK 0x00000001
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUS1_MIXER0_RIGHT_VOLUME_RAMP_SHIFT 0

/***************************************************************************
 *VOLUME_RAMP_STEP - Volume ramp step
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STEP :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STEP_reserved0_MASK      0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STEP_reserved0_SHIFT     28

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STEP :: VOLUME_RAMP_STEP [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STEP_VOLUME_RAMP_STEP_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STEP_VOLUME_RAMP_STEP_SHIFT 0

/***************************************************************************
 *DP_MISC_CTRL - DP misc control
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: reserved0 [31:16] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_reserved0_MASK          0xffff0000
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_reserved0_SHIFT         16

/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: reserved_for_eco1 [15:07] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_reserved_for_eco1_MASK  0x0000ff80
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_reserved_for_eco1_SHIFT 7

/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: DP_PACING_FIX [06:06] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_DP_PACING_FIX_MASK      0x00000040
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_DP_PACING_FIX_SHIFT     6
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_DP_PACING_FIX_Enable    1
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_DP_PACING_FIX_Disable   0

/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: CLEAR_ESR_STATUS [05:05] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_CLEAR_ESR_STATUS_MASK   0x00000020
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_CLEAR_ESR_STATUS_SHIFT  5
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_CLEAR_ESR_STATUS_Reset  1
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_CLEAR_ESR_STATUS_Unreset 0

/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: RESET_DP_OFIFO_SM [04:04] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_OFIFO_SM_MASK  0x00000010
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_OFIFO_SM_SHIFT 4
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_OFIFO_SM_Reset 1
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_OFIFO_SM_Unreset 0

/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: RESET_DP_VOL_SM [03:03] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_VOL_SM_MASK    0x00000008
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_VOL_SM_SHIFT   3
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_VOL_SM_Reset   1
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_VOL_SM_Unreset 0

/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: reserved2 [02:02] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_reserved2_MASK          0x00000004
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_reserved2_SHIFT         2

/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: RESET_DP_MIXER_SM [01:01] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_MIXER_SM_MASK  0x00000002
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_MIXER_SM_SHIFT 1
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_MIXER_SM_Reset 1
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_MIXER_SM_Unreset 0

/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: RESET_DP_IFIFO_SM [00:00] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_IFIFO_SM_MASK  0x00000001
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_IFIFO_SM_SHIFT 0
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_IFIFO_SM_Reset 1
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_IFIFO_SM_Unreset 0

/***************************************************************************
 *DP_SM - DP state machine values
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: DP_SM :: DP_OFIFO_SM [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_OFIFO_SM_MASK               0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_OFIFO_SM_SHIFT              28

/* AUD_FMM_DP_CTRL0 :: DP_SM :: reserved0 [27:27] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved0_MASK                 0x08000000
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved0_SHIFT                27

/* AUD_FMM_DP_CTRL0 :: DP_SM :: DP_VOL_SM [26:24] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_VOL_SM_MASK                 0x07000000
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_VOL_SM_SHIFT                24

/* AUD_FMM_DP_CTRL0 :: DP_SM :: reserved1 [23:13] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved1_MASK                 0x00ffe000
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved1_SHIFT                13

/* AUD_FMM_DP_CTRL0 :: DP_SM :: DP_MIXER_SM [12:08] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_MIXER_SM_MASK               0x00001f00
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_MIXER_SM_SHIFT              8

/* AUD_FMM_DP_CTRL0 :: DP_SM :: reserved2 [07:07] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved2_MASK                 0x00000080
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved2_SHIFT                7

/* AUD_FMM_DP_CTRL0 :: DP_SM :: DP_IFIFO_RD_SM [06:04] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_IFIFO_RD_SM_MASK            0x00000070
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_IFIFO_RD_SM_SHIFT           4

/* AUD_FMM_DP_CTRL0 :: DP_SM :: reserved3 [03:03] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved3_MASK                 0x00000008
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved3_SHIFT                3

/* AUD_FMM_DP_CTRL0 :: DP_SM :: DP_IFIFO_WR_SM [02:00] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_IFIFO_WR_SM_MASK            0x00000007
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_IFIFO_WR_SM_SHIFT           0

/***************************************************************************
 *USE_NEW_SCALING_COEFF - Use the newly programmed scaling coefficients
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: USE_NEW_SCALING_COEFF :: reserved0 [31:06] */
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_reserved0_MASK 0xffffffc0
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_reserved0_SHIFT 6

/* AUD_FMM_DP_CTRL0 :: USE_NEW_SCALING_COEFF :: USE_NEW_SCALING_COEFF_MIXER_5 [05:05] */
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_USE_NEW_SCALING_COEFF_MIXER_5_MASK 0x00000020
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_USE_NEW_SCALING_COEFF_MIXER_5_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: USE_NEW_SCALING_COEFF :: USE_NEW_SCALING_COEFF_MIXER_4 [04:04] */
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_USE_NEW_SCALING_COEFF_MIXER_4_MASK 0x00000010
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_USE_NEW_SCALING_COEFF_MIXER_4_SHIFT 4

/* AUD_FMM_DP_CTRL0 :: USE_NEW_SCALING_COEFF :: USE_NEW_SCALING_COEFF_MIXER_3 [03:03] */
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_USE_NEW_SCALING_COEFF_MIXER_3_MASK 0x00000008
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_USE_NEW_SCALING_COEFF_MIXER_3_SHIFT 3

/* AUD_FMM_DP_CTRL0 :: USE_NEW_SCALING_COEFF :: USE_NEW_SCALING_COEFF_MIXER_2 [02:02] */
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_USE_NEW_SCALING_COEFF_MIXER_2_MASK 0x00000004
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_USE_NEW_SCALING_COEFF_MIXER_2_SHIFT 2

/* AUD_FMM_DP_CTRL0 :: USE_NEW_SCALING_COEFF :: USE_NEW_SCALING_COEFF_MIXER_1 [01:01] */
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_USE_NEW_SCALING_COEFF_MIXER_1_MASK 0x00000002
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_USE_NEW_SCALING_COEFF_MIXER_1_SHIFT 1

/* AUD_FMM_DP_CTRL0 :: USE_NEW_SCALING_COEFF :: USE_NEW_SCALING_COEFF_MIXER_0 [00:00] */
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_USE_NEW_SCALING_COEFF_MIXER_0_MASK 0x00000001
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_USE_NEW_SCALING_COEFF_MIXER_0_SHIFT 0

/***************************************************************************
 *USE_NEW_SCALING_COEFF_STATUS - Group synchronised status of the USE_NEW_SCALING_COEFF
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: USE_NEW_SCALING_COEFF_STATUS :: reserved0 [31:06] */
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_STATUS_reserved0_MASK 0xffffffc0
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_STATUS_reserved0_SHIFT 6

/* AUD_FMM_DP_CTRL0 :: USE_NEW_SCALING_COEFF_STATUS :: USE_NEW_SCALING_COEFF_STATUS_MIXER_5 [05:05] */
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_STATUS_USE_NEW_SCALING_COEFF_STATUS_MIXER_5_MASK 0x00000020
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_STATUS_USE_NEW_SCALING_COEFF_STATUS_MIXER_5_SHIFT 5

/* AUD_FMM_DP_CTRL0 :: USE_NEW_SCALING_COEFF_STATUS :: USE_NEW_SCALING_COEFF_STATUS_MIXER_4 [04:04] */
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_STATUS_USE_NEW_SCALING_COEFF_STATUS_MIXER_4_MASK 0x00000010
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_STATUS_USE_NEW_SCALING_COEFF_STATUS_MIXER_4_SHIFT 4

/* AUD_FMM_DP_CTRL0 :: USE_NEW_SCALING_COEFF_STATUS :: USE_NEW_SCALING_COEFF_STATUS_MIXER_3 [03:03] */
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_STATUS_USE_NEW_SCALING_COEFF_STATUS_MIXER_3_MASK 0x00000008
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_STATUS_USE_NEW_SCALING_COEFF_STATUS_MIXER_3_SHIFT 3

/* AUD_FMM_DP_CTRL0 :: USE_NEW_SCALING_COEFF_STATUS :: USE_NEW_SCALING_COEFF_STATUS_MIXER_2 [02:02] */
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_STATUS_USE_NEW_SCALING_COEFF_STATUS_MIXER_2_MASK 0x00000004
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_STATUS_USE_NEW_SCALING_COEFF_STATUS_MIXER_2_SHIFT 2

/* AUD_FMM_DP_CTRL0 :: USE_NEW_SCALING_COEFF_STATUS :: USE_NEW_SCALING_COEFF_STATUS_MIXER_1 [01:01] */
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_STATUS_USE_NEW_SCALING_COEFF_STATUS_MIXER_1_MASK 0x00000002
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_STATUS_USE_NEW_SCALING_COEFF_STATUS_MIXER_1_SHIFT 1

/* AUD_FMM_DP_CTRL0 :: USE_NEW_SCALING_COEFF_STATUS :: USE_NEW_SCALING_COEFF_STATUS_MIXER_0 [00:00] */
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_STATUS_USE_NEW_SCALING_COEFF_STATUS_MIXER_0_MASK 0x00000001
#define BCHP_AUD_FMM_DP_CTRL0_USE_NEW_SCALING_COEFF_STATUS_USE_NEW_SCALING_COEFF_STATUS_MIXER_0_SHIFT 0

/***************************************************************************
 *PING_COEFF_RAMP_STEP - Common input coefficients ramp step
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: PING_COEFF_RAMP_STEP :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFF_RAMP_STEP_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFF_RAMP_STEP_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: PING_COEFF_RAMP_STEP :: COEFFICIENT_RAMP [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFF_RAMP_STEP_COEFFICIENT_RAMP_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFF_RAMP_STEP_COEFFICIENT_RAMP_SHIFT 0

/***************************************************************************
 *PING_COEFFICIENTS%i - MIXER 0-5 input scaling coefficients (Ping coefficient buffer)
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFFICIENTSi_ARRAY_BASE        0x00394800
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFFICIENTSi_ARRAY_START       0
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFFICIENTSi_ARRAY_END         95
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFFICIENTSi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *PING_COEFFICIENTS%i - MIXER 0-5 input scaling coefficients (Ping coefficient buffer)
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: PING_COEFFICIENTSi :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFFICIENTSi_reserved0_MASK    0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFFICIENTSi_reserved0_SHIFT   28

/* AUD_FMM_DP_CTRL0 :: PING_COEFFICIENTSi :: COEFFICIENTS [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFFICIENTSi_COEFFICIENTS_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFFICIENTSi_COEFFICIENTS_SHIFT 0


/***************************************************************************
 *MIXER00_LT_VOL_LEVEL - Mixer00 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER00_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER00_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER00_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER00_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER00_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER00_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER00_RT_VOL_LEVEL - Mixer00 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER00_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER00_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER00_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER00_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER00_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER00_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER10_LT_VOL_LEVEL - Mixer10 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER10_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER10_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER10_RT_VOL_LEVEL - Mixer10 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER10_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER10_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER20_LT_VOL_LEVEL - Mixer20 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER20_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER20_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER20_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER20_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER20_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER20_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER20_RT_VOL_LEVEL - Mixer20 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER20_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER20_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER20_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER20_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER20_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER20_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER30_LT_VOL_LEVEL - Mixer30 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER30_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER30_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER30_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER30_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER30_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER30_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER30_RT_VOL_LEVEL - Mixer30 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER30_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER30_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER30_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER30_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER30_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER30_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER40_LT_VOL_LEVEL - Mixer40 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER40_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER40_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER40_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER40_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER40_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER40_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER40_RT_VOL_LEVEL - Mixer40 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER40_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER40_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER40_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER40_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER40_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER40_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER50_LT_VOL_LEVEL - Mixer50 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER50_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER50_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER50_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER50_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER50_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER50_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER50_RT_VOL_LEVEL - Mixer50 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER50_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER50_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER50_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER50_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER50_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER50_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER01_LT_VOL_LEVEL - Mixer01 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER01_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER01_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER01_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER01_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER01_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER01_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER01_RT_VOL_LEVEL - Mixer01 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER01_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER01_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER01_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER01_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER01_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER01_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER11_LT_VOL_LEVEL - Mixer11 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER11_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER11_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER11_RT_VOL_LEVEL - Mixer11 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER11_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER11_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER21_LT_VOL_LEVEL - Mixer21 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER21_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER21_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER21_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER21_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER21_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER21_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER21_RT_VOL_LEVEL - Mixer21 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER21_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER21_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER21_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER21_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER21_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER21_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER31_LT_VOL_LEVEL - Mixer31 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER31_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER31_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER31_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER31_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER31_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER31_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER31_RT_VOL_LEVEL - Mixer31 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER31_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER31_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER31_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER31_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER31_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER31_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER41_LT_VOL_LEVEL - Mixer41 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER41_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER41_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER41_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER41_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER41_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER41_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER41_RT_VOL_LEVEL - Mixer41 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER41_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER41_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER41_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER41_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER41_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER41_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER51_LT_VOL_LEVEL - Mixer51 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER51_LT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER51_LT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER51_LT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER51_LT_VOL_LEVEL :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER51_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER51_LT_VOL_LEVEL_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0

/***************************************************************************
 *MIXER51_RT_VOL_LEVEL - Mixer51 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER51_RT_VOL_LEVEL :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER51_RT_VOL_LEVEL_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER51_RT_VOL_LEVEL_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER51_RT_VOL_LEVEL :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER51_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER51_RT_VOL_LEVEL_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0

#endif /* #ifndef BCHP_AUD_FMM_DP_CTRL0_H__ */

/* End of File */
