timestamp 0
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
parameters sky130_fd_pr__nfet_g5v0d10v5 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__nfet_20v0 l=l w=w a1=as a2=ad p1=ps p2=pd
parameters sky130_fd_pr__pfet_g5v0d10v5 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_20v0 l=l w=w a1=as a2=ad p1=ps p2=pd
parameters sky130_fd_pr__res_generic_nd__hv l=l w=w
port "D1_BUF" 13 3580 30 3580 30 m2
port "D0_BUF" 11 306 32 306 32 m2
port "VREFH" 12 396 40 396 40 m2
port "D2_BUF" 14 5144 1164 5144 1164 m2
port "D3_BUF" 15 5210 1160 5210 1160 m2
port "D4_BUF" 16 5294 1156 5294 1156 m2
port "D5_BUF" 17 5370 1156 5370 1156 m2
port "VOUT" 19 7434 20728 7434 20728 m2
port "D6_BUF" 18 5456 1154 5456 1154 m2
port "D6" 10 5456 39280 5456 39280 m2
port "D5" 9 5374 39286 5374 39286 m2
port "D4" 8 5292 39286 5292 39286 m2
port "D3" 7 5212 39288 5212 39288 m2
port "VREFL" 4 390 39234 390 39234 m2
port "D2" 6 5130 39288 5130 39288 m2
port "D1" 5 3572 39280 3572 39280 m2
port "D0" 3 306 39236 306 39236 m2
port "VCC" 1 70 19650 70 19650 m2
port "VSS" 2 178 19646 178 19646 m2
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0 7001.79 5522 1142 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1599900 76454 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].switch_n_3v3_0.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].switch_n_3v3_0.D7"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "switch_n_3v3_1.D7"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 4643 666.791 2922 406 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4615 1526.12 2176 406 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFL"
node "a_988_423#" 570 0 988 423 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 1472 1166.98 4196 416 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 55584 1530 0 0 13023 970 70576 3612 18972 994 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "D1_BUF"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 1992 1133.89 3888 416 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 2197 2534.44 1844 406 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 124326 3068 0 0 104748 4220 207786 8364 20662 856 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "D0_BUF"
node "a_1556_406#" 2220 1222.57 1556 406 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 2099 675.523 834 320 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_423#" 570 0 834 423 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2104 519.415 690 314 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_417#" 570 0 690 417 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 175 290.396 544 314 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 8652 374 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5528 332 17360 708 22350 916 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "VREFH"
node "a_544_417#" 570 0 544 417 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_837#" 2102 544.453 544 837 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 4650 1315.81 4548 418 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 179401 10572 29305 1672 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VREFH"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 4650 1082.66 4548 1646 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 176956 9760 83797 3920 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VREFL"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 4643 626.802 2922 1634 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 4615 1067.75 2176 1634 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFL"
node "a_988_1651#" 570 0 988 1651 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 1476 1141.93 6154 1644 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 55492 1532 0 0 13060 972 86263 4426 22941 1166 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].D2_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].D2_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.D2_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].D2_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "D2_BUF"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 1995 1139.28 5846 1644 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2012 1625.4 3654 567 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1992 1064.65 3888 1644 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2723 3259.2 1239 533 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0"
node "a_1556_1634#" 2220 1162.43 1556 1634 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 2099 662.657 834 1548 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_1651#" 570 0 834 1651 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 2104 467.167 690 1542 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_1645#" 570 0 690 1645 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 2105 1504.17 544 1542 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VREFL"
node "a_544_1645#" 570 0 544 1645 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_2065#" 2102 542.867 544 2065 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 4643 949.766 6348 2874 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 137642 7426 29437 1734 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VREFH"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 4643 632.875 2922 2862 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4615 1072.7 2176 2862 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFL"
node "a_988_2879#" 570 0 988 2879 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 1480 1172.86 6154 2872 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 55492 1532 0 0 13060 972 83158 4266 74437 3624 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].D3_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.D3_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].D3_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "D3_BUF"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 1995 1089.52 5846 2872 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2012 1607.5 3654 1795 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].D1"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].D1"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 1992 1064.56 3888 2872 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 2723 3246 1239 1761 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].D0"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].D0"
node "a_1556_2862#" 2220 1162.43 1556 2862 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 2099 662.657 834 2776 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_2879#" 570 0 834 2879 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2104 467.167 690 2770 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_2873#" 570 0 690 2873 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 2105 1420.5 544 2770 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].VREFL"
node "a_544_2873#" 570 0 544 2873 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_3293#" 2102 542.867 544 3293 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 4650 982.05 4548 2874 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 179401 10572 29305 1672 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VREFH"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 4645 875.341 6348 3110 mvpdif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 142767 7350 82301 3902 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VREFL"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 4650 984.294 4548 4102 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 176956 9760 83797 3920 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VREFL"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 4643 626.802 2922 4090 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 4615 1067.75 2176 4090 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFL"
node "a_988_4107#" 570 0 988 4107 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 2019 1867.1 5612 1796 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110776 3008 0 0 15532 1184 110170 5698 100992 4878 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].D2_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D2"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].D2"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.D2"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 1995 1076.93 5846 4100 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2012 1607.44 3654 3023 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1992 1064.65 3888 4100 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2723 3246 1239 2989 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0"
node "a_1556_4090#" 2220 1162.43 1556 4090 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 2099 662.657 834 4004 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_4107#" 570 0 834 4107 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 2104 467.167 690 3998 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_4101#" 570 0 690 4101 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 2105 1420.5 544 3998 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VREFL"
node "a_544_4101#" 570 0 544 4101 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_4521#" 2102 542.867 544 4521 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 4648 1460.88 6348 5330 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 147895 8178 70972 3754 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VREFH"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 4643 632.875 2922 5318 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4615 1075.06 2176 5318 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFL"
node "a_988_5335#" 570 0 988 5335 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 1487 1337.17 6154 5328 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 55492 1532 0 0 13060 972 79957 4102 177429 8540 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D4"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.D4"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.D4_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].D4_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "D4_BUF"
node "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 1995 1076.22 5846 5328 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2012 1607.5 3654 4251 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].D1"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].D1"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].D1"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 1992 1064.56 3888 5328 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 2723 3246 1239 4217 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].D0"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].D0"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].D0"
node "a_1556_5318#" 2220 1162.43 1556 5318 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 2099 662.657 834 5232 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_5335#" 570 0 834 5335 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2104 467.167 690 5226 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_5329#" 570 0 690 5329 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 2105 1420.5 544 5226 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].VREFL"
node "a_544_5329#" 570 0 544 5329 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_5749#" 2102 542.867 544 5749 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 4650 1015.73 4548 5330 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 179401 10572 29305 1672 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VREFH"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 4650 1020.12 4548 6558 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 176956 9760 83797 3920 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VREFL"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 4643 626.802 2922 6546 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 4615 1067.75 2176 6546 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFL"
node "a_988_6563#" 570 0 988 6563 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 2019 1857.69 5612 4252 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110776 3008 0 0 15532 1184 110170 5698 100992 4878 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].D2_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].D2_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D2"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].D2"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].D2"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.D2"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 1995 1077.29 5846 6556 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2012 1607.44 3654 5479 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1992 1064.65 3888 6556 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2723 3246 1239 5445 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0"
node "a_1556_6546#" 2220 1162.43 1556 6546 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 2099 662.657 834 6460 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_6563#" 570 0 834 6563 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 2104 467.167 690 6454 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_6557#" 570 0 690 6557 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 2105 1420.5 544 6454 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VREFL"
node "a_544_6557#" 570 0 544 6557 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_6977#" 2102 542.867 544 6977 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 4643 863.336 6348 7786 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 137642 7426 29437 1734 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VREFH"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 4651 1241.99 6348 5566 mvpdif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 125592 6220 181070 9016 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VREFL"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 4643 632.875 2922 7774 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4615 1072.7 2176 7774 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFL"
node "a_988_7791#" 570 0 988 7791 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 2026 1890.21 5612 3024 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110776 3008 0 0 15532 1184 103945 5378 203984 9794 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].D3_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D3"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.D3"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].D3"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.D3"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 1995 1078.31 5846 7784 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2012 1607.5 3654 6707 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].D1"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].D1"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 1992 1064.56 3888 7784 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 2723 3246 1239 6673 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].D0"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].D0"
node "a_1556_7774#" 2220 1162.43 1556 7774 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 2099 662.657 834 7688 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_7791#" 570 0 834 7791 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2104 467.167 690 7682 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_7785#" 570 0 690 7785 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 2105 1420.5 544 7682 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].VREFL"
node "a_544_7785#" 570 0 544 7785 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_8205#" 2102 542.867 544 8205 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 4650 982.263 4548 7786 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 179401 10572 29305 1672 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VREFH"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 4645 862.187 6348 8022 mvpdif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 142767 7350 82301 3902 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VREFL"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 4650 1042.47 4548 9014 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 176956 9760 83797 3920 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VREFL"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 4643 626.802 2922 9002 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 4615 1067.75 2176 9002 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFL"
node "a_988_9019#" 570 0 988 9019 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 2019 1858.74 5612 6708 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110776 3008 0 0 15532 1184 110170 5698 100992 4878 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].D2_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D2"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].D2"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.D2"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 1995 1077.96 5846 9012 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2012 1607.44 3654 7935 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1"
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1992 1064.65 3888 9012 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2723 3246 1239 7901 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0"
node "a_1556_9002#" 2220 1162.43 1556 9002 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 2099 662.657 834 8916 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_9019#" 570 0 834 9019 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 2104 467.167 690 8910 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_9013#" 570 0 690 9013 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 2105 1420.5 544 8910 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VREFL"
node "a_544_9013#" 570 0 544 9013 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_9433#" 2102 542.867 544 9433 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" 4658 2634.47 6348 10242 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 118588 6390 237871 12356 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].switch_n_3v3_0.VREFH"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 4643 632.875 2922 10230 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4615 1076.92 2176 10230 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFL"
node "a_988_10247#" 570 0 988 10247 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 1501 1691.36 6154 10240 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 55492 1532 0 0 13060 972 77051 3952 383413 18372 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D5"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.D5"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D5"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D5"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.D5"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.D5"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].switch_n_3v3_0.DX_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].D5_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "D5_BUF"
node "6_bit_dac_0[0].switch_n_3v3_0.DX_" 1995 1089.52 5846 10240 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2012 1607.5 3654 9163 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].D1"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].D1"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].D1"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.D1"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 1992 1064.56 3888 10240 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 2723 3246.34 1239 9129 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 107326 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].D0"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].D0"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].D0"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.D0"
node "a_1556_10230#" 2220 1162.43 1556 10230 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 2099 662.657 834 10144 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_10247#" 570 0 834 10247 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2104 467.167 690 10138 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_10241#" 570 0 690 10241 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 2105 1420.43 544 10138 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.VREFL"
node "a_544_10241#" 570 0 544 10241 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_10661#" 2102 542.867 544 10661 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 4650 1020.37 4548 10242 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 179401 10572 29305 1672 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VREFH"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 4650 1022.01 4548 11470 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 176956 9760 83797 3920 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VREFL"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 4643 626.802 2922 11458 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 4615 1067.75 2176 11458 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFL"
node "a_988_11475#" 570 0 988 11475 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 2019 1857.69 5612 9164 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110776 3008 0 0 15532 1184 110170 5698 100992 4878 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].D2_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].D2_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.D2_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].D2"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].D2"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.D2"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].switch_n_3v3_0.D2"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 1995 1078.4 5846 11468 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2012 1607.44 3654 10391 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1992 1064.65 3888 11468 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2723 3245.98 1239 10357 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0"
node "a_1556_11458#" 2220 1162.43 1556 11458 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 2099 662.657 834 11372 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_11475#" 570 0 834 11475 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 2104 467.167 690 11366 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_11469#" 570 0 690 11469 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 2105 1420.5 544 11366 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VREFL"
node "a_544_11469#" 570 0 544 11469 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_11889#" 2102 542.867 544 11889 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 4643 871.145 6348 12698 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 137642 7426 29437 1734 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VREFH"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 4643 632.875 2922 12686 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4615 1072.7 2176 12686 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFL"
node "a_988_12703#" 570 0 988 12703 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 2026 1889.1 5612 7936 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110776 3008 0 0 15532 1184 103945 5378 203984 9794 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].D3_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.D3_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.D3"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].D3"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.D3"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].switch_n_3v3_0.D3"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" 1995 1079.42 5846 12696 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2012 1607.5 3654 11619 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].D1"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].D1"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 1992 1064.56 3888 12696 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 2723 3246 1239 11585 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].D0"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].D0"
node "a_1556_12686#" 2220 1162.43 1556 12686 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 2099 662.657 834 12600 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_12703#" 570 0 834 12703 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2104 467.167 690 12594 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_12697#" 570 0 690 12697 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 2105 1420.5 544 12594 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].VREFL"
node "a_544_12697#" 570 0 544 12697 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_13117#" 2102 542.867 544 13117 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 4650 981.025 4548 12698 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 179401 10572 29305 1672 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VREFH"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 4645 848.263 6348 12934 mvpdif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 142767 7350 82301 3902 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VREFL"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 4650 984.294 4548 13926 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 176956 9760 83797 3920 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VREFL"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 4643 626.802 2922 13914 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 4615 1067.75 2176 13914 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFL"
node "a_988_13931#" 570 0 988 13931 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 2019 1858.74 5612 11620 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110776 3008 0 0 15532 1184 110170 5698 100992 4878 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].D2_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D2"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].D2"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.D2"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 1995 1076.93 5846 13924 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2012 1607.44 3654 12847 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1992 1064.65 3888 13924 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2723 3246 1239 12813 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0"
node "a_1556_13914#" 2220 1162.43 1556 13914 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 2099 662.657 834 13828 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_13931#" 570 0 834 13931 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 2104 467.167 690 13822 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_13925#" 570 0 690 13925 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 2105 1420.5 544 13822 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VREFL"
node "a_544_13925#" 570 0 544 13925 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_14345#" 2102 542.867 544 14345 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 4648 1221.71 6348 15154 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 147895 8178 70972 3754 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VREFH"
node "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" 4656 1612.59 6348 10478 mvpdif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 110425 5446 259050 12998 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].switch_n_3v3_0.VREFL"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 4643 632.875 2922 15142 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4615 1075.06 2176 15142 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFL"
node "a_988_15159#" 570 0 988 15159 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 2040 2213.54 5612 5480 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110776 3008 0 0 15532 1184 97546 5050 409968 19626 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D4"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.D4"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.D4_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D4"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.D4"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.D4"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.D4"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].switch_n_3v3_0.D4"
node "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 1995 1077.26 5846 15152 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2012 1607.5 3654 14075 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].D1"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].D1"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].D1"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 1992 1064.56 3888 15152 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 2723 3246 1239 14041 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].D0"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].D0"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].D0"
node "a_1556_15142#" 2220 1162.43 1556 15142 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 2099 662.657 834 15056 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_15159#" 570 0 834 15159 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2104 467.167 690 15050 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_15153#" 570 0 690 15153 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 2105 1420.5 544 15050 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].VREFL"
node "a_544_15153#" 570 0 544 15153 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_15573#" 2102 542.867 544 15573 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 4650 1015.9 4548 15154 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 179401 10572 29305 1672 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VREFH"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 4650 1020.12 4548 16382 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 176956 9760 83797 3920 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VREFL"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 4643 626.802 2922 16370 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 4615 1067.75 2176 16370 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFL"
node "a_988_16387#" 570 0 988 16387 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 2019 1857.69 5612 14076 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110776 3008 0 0 15532 1184 110170 5698 100992 4878 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].D2_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].D2_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D2"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].D2"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].D2"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.D2"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 1995 1077.29 5846 16380 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2012 1607.44 3654 15303 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1992 1064.65 3888 16380 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2723 3246 1239 15269 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0"
node "a_1556_16370#" 2220 1162.43 1556 16370 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 2099 662.657 834 16284 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_16387#" 570 0 834 16387 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 2104 467.167 690 16278 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_16381#" 570 0 690 16381 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 2105 1420.5 544 16278 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VREFL"
node "a_544_16381#" 570 0 544 16381 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_16801#" 2102 542.867 544 16801 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 4643 863.514 6348 17610 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 137642 7426 29437 1734 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VREFH"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 4651 1317.52 6348 15390 mvpdif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 125592 6220 181070 9016 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VREFL"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 4643 632.875 2922 17598 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4615 1072.7 2176 17598 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFL"
node "a_988_17615#" 570 0 988 17615 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 2026 1890.21 5612 12848 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110776 3008 0 0 15532 1184 103945 5378 203984 9794 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].D3_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D3"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.D3"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].D3"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.D3"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 1995 1078.31 5846 17608 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2012 1607.5 3654 16531 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].D1"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].D1"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 1992 1064.56 3888 17608 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 2723 3246 1239 16497 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].D0"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].D0"
node "a_1556_17598#" 2220 1162.43 1556 17598 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 2099 662.657 834 17512 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_17615#" 570 0 834 17615 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2104 467.167 690 17506 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_17609#" 570 0 690 17609 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 2105 1420.5 544 17506 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].VREFL"
node "a_544_17609#" 570 0 544 17609 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_18029#" 2102 542.867 544 18029 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 4650 982.443 4548 17610 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 179401 10572 29305 1672 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VREFH"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 4645 870.887 6348 17846 mvpdif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 142767 7350 82301 3902 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VREFL"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 4650 1054.82 4548 18838 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 176956 9760 83797 3920 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VREFL"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 4643 626.802 2922 18826 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 4615 1067.75 2176 18826 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFL"
node "a_988_18843#" 570 0 988 18843 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 2019 1858.75 5612 16532 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110776 3008 0 0 15532 1184 110170 5698 100992 4878 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].D2_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D2"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].D2"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.D2"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 1995 1079.02 5846 18836 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2012 1607.44 3654 17759 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1"
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1992 1064.65 3888 18836 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2723 3246 1239 17725 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0"
node "a_1556_18826#" 2220 1162.43 1556 18826 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 2099 662.657 834 18740 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_18843#" 570 0 834 18843 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 2104 467.167 690 18734 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_18837#" 570 0 690 18837 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 2105 1420.5 544 18734 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VREFL"
node "a_544_18837#" 570 0 544 18837 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_19257#" 2102 542.867 544 19257 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].switch_n_3v3_0.VOUT" 4673 3837.8 6348 20067 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 133975 7190 399509 20738 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "switch_n_3v3_1.VREFH"
node "switch_n_3v3_1.VOUT" 2858 438.793 6506 20067 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 11600 632 23200 1032 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21488 1536 75982 3360 35274 1940 0 0 0 0 0 0 0 0
equiv "switch_n_3v3_1.VOUT" "VOUT"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 4643 632.851 2922 20054 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4615 1078.74 2176 20054 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFL"
node "a_988_20071#" 570 0 988 20071 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 1530 2429.85 6154 20065 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 55492 1532 0 0 13060 972 73861 3790 795423 38038 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D6"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.D6"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D6"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D6"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.D6"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.D6"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D6"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.D6"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D6"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D6"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.D6"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.D6"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].switch_n_3v3_0.D6"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "switch_n_3v3_1.DX_BUF"
equiv "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "D6_BUF"
node "switch_n_3v3_1.DX_" 1995 1089.68 5846 20065 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 457 1876.6 5612 20217 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 55284 1476 0 0 2472 212 11427 632 802518 38380 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D6"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.D6"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D6"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D6"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.D6"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.D6"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D6"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.D6"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D6"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D6"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.D6"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.D6"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].switch_n_3v3_0.D6"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "switch_n_3v3_1.D6"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "switch_n_3v3_1.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "D6"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2012 1607.53 3654 18987 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].D1"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].D1"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].D1"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.D1"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].D1"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 1992 1064.58 3888 20064 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 2723 3246.32 1239 18953 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 107122 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].D0"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].D0"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].D0"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.D0"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].D0"
node "a_1556_20054#" 2220 1162.43 1556 20054 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 2099 662.657 834 19968 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_20071#" 570 0 834 20071 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2104 467.167 690 19962 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_20065#" 570 0 690 20065 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 2105 1420.45 544 19962 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].VREFL"
node "a_544_20065#" 570 0 544 20065 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_20485#" 2102 542.867 544 20485 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 4650 1021.25 4548 20066 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 179401 10572 29305 1672 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VREFH"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 4650 1023.41 4548 21294 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 176956 9760 83797 3920 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VREFL"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 4643 626.802 2922 21282 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 4615 1067.75 2176 21282 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFL"
node "a_988_21299#" 570 0 988 21299 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 2019 1857.86 5612 18988 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110776 3008 0 0 15532 1184 110170 5698 100992 4878 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].D2_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].D2_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.D2_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].D2_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].D2"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].D2"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.D2"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].D2"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "switch_n_3v3_1.D2"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 1995 1079.26 5846 21292 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2012 1607.44 3654 20215 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1992 1064.65 3888 21292 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2723 3245.98 1239 20181 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0"
node "a_1556_21282#" 2220 1162.43 1556 21282 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 2099 662.657 834 21196 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_21299#" 570 0 834 21299 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 2104 467.167 690 21190 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_21293#" 570 0 690 21293 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 2105 1420.5 544 21190 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VREFL"
node "a_544_21293#" 570 0 544 21293 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_21713#" 2102 542.867 544 21713 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 4643 877.857 6348 22522 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 137642 7426 29437 1734 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VREFH"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 4643 632.875 2922 22510 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4615 1072.7 2176 22510 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFL"
node "a_988_22527#" 570 0 988 22527 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 2026 1889.27 5612 17760 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110776 3008 0 0 15532 1184 103945 5378 203984 9794 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].D3_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.D3_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].D3_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.D3"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].D3"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.D3"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].D3"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "switch_n_3v3_1.D3"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 1995 1080.34 5846 22520 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2012 1607.5 3654 21443 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].D1"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].D1"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 1992 1064.56 3888 22520 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 2723 3246 1239 21409 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].D0"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].D0"
node "a_1556_22510#" 2220 1162.43 1556 22510 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 2099 662.657 834 22424 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_22527#" 570 0 834 22527 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2104 467.167 690 22418 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_22521#" 570 0 690 22521 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 2105 1420.5 544 22418 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].VREFL"
node "a_544_22521#" 570 0 544 22521 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_22941#" 2102 542.867 544 22941 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 4650 981.616 4548 22522 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 179401 10572 29305 1672 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VREFH"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 4645 851.26 6348 22758 mvpdif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 142767 7350 82301 3902 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VREFL"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 4650 984.294 4548 23750 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 176956 9760 83797 3920 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VREFL"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 4643 626.802 2922 23738 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 4615 1067.75 2176 23738 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFL"
node "a_988_23755#" 570 0 988 23755 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 2019 1858.73 5612 21444 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110776 3008 0 0 15532 1184 110170 5698 100992 4878 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].D2_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D2"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].D2"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.D2"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 1995 1076.93 5846 23748 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2012 1607.44 3654 22671 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1992 1064.65 3888 23748 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2723 3246 1239 22637 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0"
node "a_1556_23738#" 2220 1162.43 1556 23738 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 2099 662.657 834 23652 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_23755#" 570 0 834 23755 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 2104 467.167 690 23646 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_23749#" 570 0 690 23749 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 2105 1420.5 544 23646 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VREFL"
node "a_544_23749#" 570 0 544 23749 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_24169#" 2102 542.867 544 24169 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 4648 1253.72 6348 24978 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 147895 8178 70972 3754 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VREFH"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 4643 632.875 2922 24966 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4615 1075.06 2176 24966 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFL"
node "a_988_24983#" 570 0 988 24983 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 2040 2212.71 5612 15304 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110776 3008 0 0 15532 1184 97546 5050 409968 19626 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D4"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.D4"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.D4_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].D4_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D4"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.D4"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.D4"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.D4"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].D4"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "switch_n_3v3_1.D4"
node "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" 1995 1076.22 5846 24976 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2012 1607.5 3654 23899 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].D1"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].D1"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].D1"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 1992 1064.56 3888 24976 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 2723 3246 1239 23865 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].D0"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].D0"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].D0"
node "a_1556_24966#" 2220 1162.43 1556 24966 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 2099 662.657 834 24880 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_24983#" 570 0 834 24983 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2104 467.167 690 24874 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_24977#" 570 0 690 24977 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 2105 1420.5 544 24874 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].VREFL"
node "a_544_24977#" 570 0 544 24977 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_25397#" 2102 542.867 544 25397 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 4650 1015.29 4548 24978 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 179401 10572 29305 1672 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VREFH"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 4650 1020.12 4548 26206 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 176956 9760 83797 3920 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VREFL"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 4643 626.802 2922 26194 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 4615 1067.75 2176 26194 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFL"
node "a_988_26211#" 570 0 988 26211 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 2019 1857.69 5612 23900 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110776 3008 0 0 15532 1184 110170 5698 100992 4878 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].D2_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].D2_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D2"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].D2"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].D2"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.D2"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 1995 1077.29 5846 26204 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2012 1607.44 3654 25127 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1992 1064.65 3888 26204 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2723 3246 1239 25093 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0"
node "a_1556_26194#" 2220 1162.43 1556 26194 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 2099 662.657 834 26108 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_26211#" 570 0 834 26211 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 2104 467.167 690 26102 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_26205#" 570 0 690 26205 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 2105 1420.5 544 26102 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VREFL"
node "a_544_26205#" 570 0 544 26205 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_26625#" 2102 542.867 544 26625 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 4643 862.903 6348 27434 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 137642 7426 29437 1734 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VREFH"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 4651 1241.99 6348 25214 mvpdif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 125592 6220 181070 9016 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VREFL"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 4643 632.875 2922 27422 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4615 1072.7 2176 27422 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFL"
node "a_988_27439#" 570 0 988 27439 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 2026 1890.21 5612 22672 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110776 3008 0 0 15532 1184 103945 5378 203984 9794 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].D3_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D3"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.D3"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].D3"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.D3"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 1995 1078.31 5846 27432 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2012 1607.5 3654 26355 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].D1"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].D1"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 1992 1064.56 3888 27432 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 2723 3246 1239 26321 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].D0"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].D0"
node "a_1556_27422#" 2220 1162.43 1556 27422 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 2099 662.657 834 27336 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_27439#" 570 0 834 27439 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2104 467.167 690 27330 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_27433#" 570 0 690 27433 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 2105 1420.5 544 27330 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].VREFL"
node "a_544_27433#" 570 0 544 27433 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_27853#" 2102 542.867 544 27853 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 4650 981.83 4548 27434 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 179401 10572 29305 1672 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VREFH"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 4645 862.187 6348 27670 mvpdif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 142767 7350 82301 3902 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VREFL"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 4650 1042.47 4548 28662 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 176956 9760 83797 3920 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VREFL"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 4643 626.802 2922 28650 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 4615 1067.75 2176 28650 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFL"
node "a_988_28667#" 570 0 988 28667 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 2019 1858.74 5612 26356 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110776 3008 0 0 15532 1184 110170 5698 100992 4878 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].D2_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D2"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].D2"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.D2"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 1995 1077.96 5846 28660 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2012 1607.44 3654 27583 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1"
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1992 1064.65 3888 28660 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2723 3246 1239 27549 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0"
node "a_1556_28650#" 2220 1162.43 1556 28650 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 2099 662.657 834 28564 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_28667#" 570 0 834 28667 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 2104 467.167 690 28558 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_28661#" 570 0 690 28661 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 2105 1420.5 544 28558 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VREFL"
node "a_544_28661#" 570 0 544 28661 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_29081#" 2102 542.867 544 29081 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" 4658 1712.97 6348 29890 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 118588 6390 237871 12356 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].switch_n_3v3_0.VREFH"
node "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 4676 4053.67 6348 20303 mvpdif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 125451 6214 484982 24502 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "switch_n_3v3_1.VREFL"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 4643 632.875 2922 29878 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4615 1076.92 2176 29878 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFL"
node "a_988_29895#" 570 0 988 29895 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 2069 2915.18 5612 10392 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110776 3008 0 0 15532 1184 91637 4746 821936 39290 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D5"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.D5"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D5"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D5"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.D5"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.D5"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].switch_n_3v3_0.DX_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].D5_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D5"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.D5"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D5"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D5"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.D5"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.D5"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].switch_n_3v3_0.D5"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].switch_n_3v3_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].D5"
equiv "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "switch_n_3v3_1.D5"
node "6_bit_dac_0[1].switch_n_3v3_0.DX_" 1995 1080.34 5846 29888 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 427 1146.12 5612 30040 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 55284 1476 0 0 2472 212 14586 794 390592 18718 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D5"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.D5"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D5"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D5"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.D5"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.D5"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].switch_n_3v3_0.D5"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].switch_n_3v3_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].D5"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "D5"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2012 1607.5 3654 28811 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].D1"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].D1"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].D1"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.D1"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 1992 1064.56 3888 29888 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 2723 3246.34 1239 28777 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 107326 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].D0"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].D0"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].D0"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.D0"
node "a_1556_29878#" 2220 1162.43 1556 29878 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 2099 662.657 834 29792 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_29895#" 570 0 834 29895 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2104 467.167 690 29786 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_29889#" 570 0 690 29889 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 2105 1420.43 544 29786 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.VREFL"
node "a_544_29889#" 570 0 544 29889 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_30309#" 2102 542.867 544 30309 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 4650 1020.8 4548 29890 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 179401 10572 29305 1672 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VREFH"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 4650 1022.01 4548 31118 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 176956 9760 83797 3920 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VREFL"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 4643 626.802 2922 31106 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 4615 1067.75 2176 31106 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFL"
node "a_988_31123#" 570 0 988 31123 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 2019 1857.69 5612 28812 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110776 3008 0 0 15532 1184 110170 5698 100992 4878 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].D2_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].D2_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.D2_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].D2"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].D2"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.D2"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].switch_n_3v3_0.D2"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 1995 1078.4 5846 31116 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2012 1607.44 3654 30039 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1992 1064.65 3888 31116 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2723 3245.98 1239 30005 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0"
node "a_1556_31106#" 2220 1162.43 1556 31106 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 2099 662.657 834 31020 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_31123#" 570 0 834 31123 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 2104 467.167 690 31014 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_31117#" 570 0 690 31117 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 2105 1420.5 544 31014 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VREFL"
node "a_544_31117#" 570 0 544 31117 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_31537#" 2102 542.867 544 31537 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 4643 871.584 6348 32346 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 137642 7426 29437 1734 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VREFH"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 4643 632.875 2922 32334 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4615 1072.7 2176 32334 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFL"
node "a_988_32351#" 570 0 988 32351 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 2026 1889.1 5612 27584 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110776 3008 0 0 15532 1184 103945 5378 203984 9794 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].D3_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.D3_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.D3"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].D3"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.D3"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].switch_n_3v3_0.D3"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" 1995 1079.42 5846 32344 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2012 1607.5 3654 31267 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].D1"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].D1"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 1992 1064.56 3888 32344 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 2723 3246 1239 31233 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].D0"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].D0"
node "a_1556_32334#" 2220 1162.43 1556 32334 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 2099 662.657 834 32248 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_32351#" 570 0 834 32351 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2104 467.167 690 32242 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_32345#" 570 0 690 32345 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 2105 1420.5 544 32242 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].VREFL"
node "a_544_32345#" 570 0 544 32345 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_32765#" 2102 542.867 544 32765 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 4650 981.464 4548 32346 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 179401 10572 29305 1672 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VREFH"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 4645 848.263 6348 32582 mvpdif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 142767 7350 82301 3902 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VREFL"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 4650 984.294 4548 33574 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 176956 9760 83797 3920 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VREFL"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 4643 626.802 2922 33562 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 4615 1067.75 2176 33562 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFL"
node "a_988_33579#" 570 0 988 33579 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 2019 1858.74 5612 31268 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110776 3008 0 0 15532 1184 110170 5698 100992 4878 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].D2_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D2"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].D2"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.D2"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 1995 1076.93 5846 33572 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2012 1607.44 3654 32495 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1992 1064.65 3888 33572 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2723 3246 1239 32461 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0"
node "a_1556_33562#" 2220 1162.43 1556 33562 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 2099 662.657 834 33476 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_33579#" 570 0 834 33579 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 2104 467.167 690 33470 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_33573#" 570 0 690 33573 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 2105 1420.5 544 33470 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VREFL"
node "a_544_33573#" 570 0 544 33573 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_33993#" 2102 542.867 544 33993 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 4648 1222.15 6348 34802 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 147895 8178 70972 3754 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VREFH"
node "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" 4656 2366.39 6348 30126 mvpdif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 110425 5446 259050 12998 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].switch_n_3v3_0.VREFL"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 4643 632.875 2922 34790 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4615 1075.06 2176 34790 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFL"
node "a_988_34807#" 570 0 988 34807 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 2040 2213.54 5612 25128 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110776 3008 0 0 15532 1184 97546 5050 409968 19626 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D4"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.D4"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.D4_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D4"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.D4"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.D4"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.D4"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].switch_n_3v3_0.D4"
node "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" 1995 1086.48 5846 34800 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" 413 799.695 5612 34952 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 55284 1476 0 0 2472 212 17589 948 184608 8886 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D4"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.D4"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.D4"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.D4"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].D4"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "D4"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2012 1607.5 3654 33723 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].D1"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].D1"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].D1"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 1992 1064.56 3888 34800 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 2723 3246 1239 33689 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].D0"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].D0"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].D0"
node "a_1556_34790#" 2220 1162.43 1556 34790 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 2099 662.657 834 34704 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_34807#" 570 0 834 34807 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2104 467.167 690 34698 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_34801#" 570 0 690 34801 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 2105 1420.5 544 34698 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].VREFL"
node "a_544_34801#" 570 0 544 34801 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_35221#" 2102 542.867 544 35221 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 4650 1016.34 4548 34802 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 179401 10572 29305 1672 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VREFH"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 4650 1020.12 4548 36030 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 176956 9760 83797 3920 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VREFL"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 4643 626.802 2922 36018 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 4615 1067.75 2176 36018 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFL"
node "a_988_36035#" 570 0 988 36035 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 2019 1857.69 5612 33724 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110776 3008 0 0 15532 1184 110170 5698 100992 4878 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].D2_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].D2_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D2"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].D2"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].D2"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.D2"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 1995 1077.29 5846 36028 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2012 1607.44 3654 34951 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1992 1064.65 3888 36028 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2723 3246 1239 34917 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0"
node "a_1556_36018#" 2220 1162.43 1556 36018 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 2099 662.657 834 35932 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_36035#" 570 0 834 36035 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 2104 467.167 690 35926 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_36029#" 570 0 690 36029 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 2105 1420.5 544 35926 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VREFL"
node "a_544_36029#" 570 0 544 36029 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_36449#" 2102 542.867 544 36449 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 4643 863.952 6348 37258 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 137642 7426 29437 1734 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VREFH"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 4651 1734 6348 35038 mvpdif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 125592 6220 181070 9016 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VREFL"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 4643 632.875 2922 37246 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4615 1072.7 2176 37246 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFL"
node "a_988_37263#" 570 0 988 37263 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 2026 1890.21 5612 32496 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110776 3008 0 0 15532 1184 103945 5378 203984 9794 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].D3_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D3"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.D3"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].D3"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.D3"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 1995 1078.31 5846 37256 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" 406 641.04 5612 37408 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 55284 1476 0 0 2472 212 20787 1112 81616 3970 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.D3"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].D3"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.D3"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" "6_bit_dac_0[1].D3"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" "D3"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2012 1607.5 3654 36179 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].D1"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].D1"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 1992 1064.56 3888 37256 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 2723 3246 1239 36145 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].D0"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].D0"
node "a_1556_37246#" 2220 1162.43 1556 37246 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 2099 662.657 834 37160 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_37263#" 570 0 834 37263 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2104 467.167 690 37154 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_37257#" 570 0 690 37257 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 2105 1420.5 544 37154 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].VREFL"
node "a_544_37257#" 570 0 544 37257 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_37677#" 2102 542.867 544 37677 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 4650 984.206 4548 37258 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 179401 10572 29305 1672 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VREFH"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 4645 923.442 6348 37494 mvpdif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 142767 7350 82301 3902 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VREFL"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 4650 1358.19 4548 38486 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 176956 9760 83797 3920 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VOUT"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VREFL"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 4643 904.633 2922 38474 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32232 2304 193535 9800 0 0 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFH"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" 1575 1145.73 988 38388 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 14452 690 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16272 1100 100410 4570 108582 4754 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" "6_bit_dac_0[1].5_bit_dac_0.VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" "6_bit_dac_0[1].VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" "VREFL"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 4615 1111.79 2176 38474 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 34800 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48688 2748 232100 10564 54328 2346 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFL"
node "a_988_38491#" 570 0 988 38491 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 2019 1863.8 5612 36180 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110776 3008 0 0 15532 1184 110170 5698 100992 4878 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].D2_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D2"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].D2"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.D2"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 1995 1099.01 5846 38484 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109504 2972 0 0 15472 1180 27960 1472 38340 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2" 403 590.456 5612 38636 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 55284 1476 0 0 2472 212 23907 1272 30120 1512 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].D2"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].D2"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2" "6_bit_dac_0[1].5_bit_dac_0.D2"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2" "6_bit_dac_0[1].D2"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2" "D2"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2012 1612.69 3654 37407 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110800 3008 0 0 15462 1180 78794 4080 48540 2424 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].D1_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1992 1075.48 3888 38484 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109671 2970 0 0 15427 1178 28001 1470 37774 2008 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX" 403 480.05 3654 38635 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 55216 1478 0 0 2439 210 8218 468 29568 1512 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].D1"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].D1"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].D1"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX" "6_bit_dac_0[1].5_bit_dac_0.D1"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX" "6_bit_dac_0[1].D1"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX" "D1"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2723 3354.95 1239 37373 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 191337 4682 0 0 111301 4552 221006 8914 106990 4006 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].D0_BUF"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0"
node "a_1556_38474#" 2220 1175.63 1556 38474 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155642 3838 0 0 20396 1480 45724 2020 70930 2524 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX" 390 728.859 1239 38601 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67011 1614 0 0 6553 332 13220 550 86460 3254 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].D0"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].D0"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].D0"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX" "6_bit_dac_0[1].5_bit_dac_0.D0"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX" "6_bit_dac_0[1].D0"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX" "D0"
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 2099 680.297 834 38388 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61996 2886 44914 2498 53600 1900 0 0 0 0 0 0
node "a_834_38491#" 570 0 834 38491 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 2104 521.469 690 38382 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 61232 2864 143480 6686 0 0 0 0 0 0 0 0
node "a_690_38485#" 570 0 690 38485 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 2105 1420.96 544 38382 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 117770 5278 130932 5560 0 0 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VREFH"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFL"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VREFL"
node "a_544_38485#" 570 0 544 38485 mvrnd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35280 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_544_38905#" 2102 713.929 544 38905 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23104 1064 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21800 1432 80806 3648 114260 4850 0 0 0 0 0 0 0 0
node "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 1453 373509 1280 840 nw 0 0 0 0 74132960 398496 0 0 0 0 0 0 6314560 123648 2204000 98040 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8489840 220648 9394192 228516 9739136 205088 34614490 503426 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].switch_n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].switch_n_3v3_0.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "switch_n_3v3_1.VCC"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "VCC"
substrate "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 0 0 1324 220 ppd 0 0 0 0 0 0 0 0 0 0 7363760 134512 1102000 60040 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8309760 189304 8970356 193724 10207096 211804 34614490 503426 0 0 0 0 0 0
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].switch_n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].switch_n_3v3_0.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "switch_n_3v3_1.VSS"
equiv "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "VSS"
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 252.092
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0181194
cap "a_1556_4090#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 3.6531
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 176.299
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.168383
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" 0.0126356
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.610606
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 3.79375
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 140.118
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 127.808
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 2530.43
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 87.9888
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 264.761
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.605599
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 36.0952
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.172454
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 5.1733
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 26.792
cap "a_544_20485#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 55.0581
cap "a_544_32765#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 92.2964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 797.218
cap "a_1556_15142#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.197137
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 635.245
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 0.013412
cap "switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.0178999
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 29.3347
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 1.17403
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 125.353
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 1.13794
cap "6_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.94202
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.0361569
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 346.567
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 127.808
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.14466
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.0179241
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 66.7908
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 4.64887
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 613.149
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 32.3717
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 4.89172
cap "a_1556_5318#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2.99516
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.481152
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 3.06378
cap "a_544_6977#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 4.91461
cap "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 879.847
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.251275
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.251275
cap "a_544_22941#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 55.0581
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.000277649
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 1.43089
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 1.48979
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 8.05199
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 29.4945
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 5.93933
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1.64168
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.614078
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 39.128
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 8.93659
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 40.4069
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 622.101
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 4.26141
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 1.631
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 2.60044
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 21.0789
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 176.681
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 70.0823
cap "a_1556_18826#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.408927
cap "a_1556_10230#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 5.38267
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.13822
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.237817
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.775335
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.133468
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 75.723
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.0228558
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_3293#" 0.189749
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 26.792
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 546.708
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 613.149
cap "a_1556_26194#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 89.1676
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_544_30309#" 5.76623
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.0228558
cap "a_1556_31106#" "a_1556_29878#" 9.80542
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "switch_n_3v3_1.VOUT" 7.43573
cap "a_1556_7774#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.0268071
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 358.791
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 71.9466
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.0967898
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 1.80097
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 26.9912
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 379.516
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 71.9466
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0322782
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 110.964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 129.909
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 264.761
cap "a_544_25397#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 8.31782
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.0967898
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.336425
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.45014
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1062.81
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 10.4149
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 291.289
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_1556_15142#" 0.408927
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_1556_9002#" 0.603686
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 32.3921
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0181194
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0156739
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 264.761
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.631
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 18.9456
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_544_21713#" 472.287
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_544_13117#" 82.3666
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_544_30309#" 10.2017
cap "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 2.97428
cap "6_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.25432
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 85.8053
cap "a_1556_5318#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.48328
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.033752
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_544_13117#" 4.91461
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 61.7024
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.013412
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.033752
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 10.4149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 176.299
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_16801#" 1.05004
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 15.4826
cap "a_544_36449#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.0023446
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 84.8839
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.133468
cap "a_544_11889#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 835.681
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_1556_24966#" 2.99516
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 176.681
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0539532
cap "a_544_37677#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 205.324
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.169541
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 1.80097
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.415246
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.610606
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 9704.85
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 131.972
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.145934
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.336425
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.872557
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 523.697
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.80097
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 98.7929
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_544_15573#" 321.831
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 125.353
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 404.131
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.0361569
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.033752
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.583847
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.172454
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 323.054
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 2.60044
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 37.03
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 129.909
cap "a_544_20485#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 321.831
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 311.705
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_544_38905#" 0.0554847
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.145934
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0205159
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.891966
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 1249.35
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 8.05199
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_1556_12686#" 89.1676
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 5.70278
cap "a_544_11889#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 1.79844
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 131.972
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 552.391
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.336425
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.0250832
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 110.964
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 26.9912
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.0252066
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 129.909
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.820574
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 4.99711
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_544_31537#" 8.31782
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.1852
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.190173
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 504.089
cap "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 1.91224
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 57.8788
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 2.13018
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_1556_22510#" 0.48328
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 311.876
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 307.868
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 252.092
cap "a_1556_406#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 89.1676
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 8.71645
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 188.964
cap "a_544_25397#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1.05004
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 2530.43
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.64168
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.0252066
cap "a_1556_6546#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 325.32
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX" "a_544_38905#" 57.1654
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 3.94202
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 140.118
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 57.8788
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.891966
cap "a_1556_26194#" "a_544_26625#" 174.613
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 90.3993
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.0436451
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 39.6782
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 25.8607
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 8.19065
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.00981988
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 6.92166
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 8.19065
cap "a_544_837#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 236.37
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 1.89219
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.49728
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 311.579
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2.62489
cap "a_1556_406#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2.99516
cap "a_544_9433#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.0589228
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 338.9
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 125.353
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 66.7908
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.0184653
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 219.307
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 543.985
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 622.101
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 804.846
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 543.985
cap "a_544_25397#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.189749
cap "a_544_19257#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.2017
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.1852
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 80.1438
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.368109
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 393.751
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 1.27049
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 80.1438
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.145934
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.103057
cap "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.147409
cap "a_544_29081#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 8.31782
cap "a_544_837#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 4.91461
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 69.3875
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 37.03
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.0179241
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.179571
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.0122211
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.13794
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.606576
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_544_3293#" 92.2964
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 8.19065
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.312262
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 10.385
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 5.1733
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.514199
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 797.218
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 1.43089
cap "a_544_15573#" "a_544_14345#" 0.382409
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 19.0817
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 407.005
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 131.972
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_1556_9002#" 325.32
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 3.79375
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 3.79375
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 5.13684
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.0250832
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0205159
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 11.9315
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 70.0823
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 434.407
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.168383
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.705
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 4.26141
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.013412
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" 258.317
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.606576
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 3.68297
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 2.12717
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_544_13117#" 835.681
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 17.1545
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_544_5749#" 321.831
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.119045
cap "a_544_2065#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 92.2964
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 90.38
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" 1.34422
cap "6_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.606576
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.425314
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "a_544_5749#" 0.0554847
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 1.13794
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 92.7109
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 578.553
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 2506.12
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 90.38
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.558566
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.237817
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 8.71645
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 4685.01
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 25.8993
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_1556_32334#" 5.38267
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 346.567
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_16801#" 82.3666
cap "a_544_32765#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 321.831
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 140.118
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 10.385
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.891966
cap "a_1556_22510#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 713.007
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.891966
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 188.964
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.0967898
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 3.49888
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 1.96559
cap "a_1556_20054#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 89.1676
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 543.985
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.027917
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.237817
cap "a_544_4521#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 5.76623
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1179.26
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 3.49888
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 91.6228
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.897418
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.352647
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.148094
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 138.053
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 188.964
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 90.38
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 90.38
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.64168
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_544_14345#" 10.2017
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.43316
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.133468
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 291.236
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 797.218
cap "a_544_29081#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 835.681
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 3.68297
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 2.02008
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 3.94202
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 551.672
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.891966
cap "a_1556_15142#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 402.924
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 176.299
cap "a_544_26625#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 12.4355
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 54.7259
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0205159
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 131.972
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 19.9951
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 18.9456
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 13.5337
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 17.1545
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.237817
cap "switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.103057
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 613.149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.336425
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.0178556
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.14466
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 3.79375
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 393.751
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_1556_27422#" 5.38267
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 228.66
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.25432
cap "a_1556_12686#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 98.0672
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0361569
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 1.89219
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.169541
cap "a_1556_12686#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2.99516
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX" 0.00292876
cap "a_1556_4090#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 98.0672
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 712.335
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.583847
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1.64168
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 176.299
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0346525
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_1556_26194#" 0.128543
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 1.43089
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.66662
cap "a_1556_26194#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 396.823
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.354031
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].switch_n_3v3_0.DX_" 0.103057
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.0804211
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.13794
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.415246
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.352647
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_21282#" 713.007
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 74.4362
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 219.307
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 714.069
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 75.723
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.775335
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0244725
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 804.846
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 21.0789
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 15.4826
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 254.769
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.610606
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_1556_16370#" 0.197137
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 27.008
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 555.131
cap "a_544_2065#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.0023446
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_544_15573#" 205.324
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 26.9912
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 3.40325
cap "a_1556_13914#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 325.32
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.133468
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.0178556
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.352523
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" 0.49728
cap "a_1556_13914#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.603686
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.0369876
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_544_11889#" 0.0554847
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" 0.245378
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 3.49053
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 19.0817
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.876
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.415246
cap "a_1556_16370#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.128543
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_1556_6546#" 5.38267
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 92.7109
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0250832
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 8.71645
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0322782
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.013412
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_544_38905#" 92.2964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 140.118
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 26.792
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0205159
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" 4.89172
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.033752
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0252066
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 8.00882
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 110.964
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.94202
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 578.553
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.103057
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.775335
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 21.0789
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.425314
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0228558
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 10.4149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 66.7908
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 301.554
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 110.964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 20.4236
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" 879.847
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0252066
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 129.909
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 80.1438
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 10.4149
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 635.245
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.106081
cap "a_1556_5318#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 325.32
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 3.73125
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 10.4149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 29.9399
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.172454
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 712.023
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 92.3721
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_1556_2862#" 402.924
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.00269908
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.631
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 3.49888
cap "a_1556_7774#" "a_1556_9002#" 9.80542
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 10.385
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_1556_9002#" 396.823
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 10.4149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 188.964
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 404.131
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 511.485
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 1.631
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 22.2477
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 258.317
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 5.0536
cap "a_544_19257#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 1.05004
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_544_4521#" 92.2964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_544_27853#" 55.0581
cap "a_1556_22510#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 295.695
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_1556_26194#" 0.197137
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.0967898
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.775335
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 0.278357
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 404.131
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 90.38
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 4.72563
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.606576
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.207434
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 340.449
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 1.73828
cap "a_544_37677#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 236.37
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0181194
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 797.218
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.295861
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 533.387
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 110.964
cap "a_1556_20054#" "a_544_21713#" 0.0957149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 228.66
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 0.368109
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 10.8588
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 18.9456
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 291.432
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 17.8651
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 301.554
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" 6.49598
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.237817
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.631
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0156739
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 71.9466
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0205159
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 511.485
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" 60.6591
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_544_13117#" 5.76623
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_1556_1634#" 3.6531
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_1556_10230#" 325.32
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 24.0967
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 115.42
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 264.761
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.336425
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 504.089
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 5.1733
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" 0.105438
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 311.876
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.184662
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "a_1556_21282#" 89.1676
cap "a_1556_33562#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.0268071
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.470729
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.457718
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" 0.0122211
cap "a_544_18029#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 321.831
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 1.83246
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1062.81
cap "a_1556_26194#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 98.0672
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_544_19257#" 92.2964
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 140.118
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 8.71645
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 150.177
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 39.128
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 14.5241
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.207434
cap "a_544_37677#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX" 0.189749
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 110.964
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.0224625
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 57.8788
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.16055
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_6546#" 713.007
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 628.381
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 17.8651
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 17.3736
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_1556_29878#" 325.32
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_544_10661#" 8.31782
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_1556_17598#" 2.99516
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0244725
cap "a_544_9433#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 82.3666
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.033752
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.0897462
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.033752
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.033752
cap "a_1556_12686#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 713.007
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.0184653
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.0178556
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 346.567
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 1062.81
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 115.42
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 514.257
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 254.769
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" 5.1733
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 61.8242
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 393.751
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0181194
cap "a_1556_21282#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 5.38267
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.606576
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.27049
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 35.3149
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 129.909
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 129.909
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.145934
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.354031
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 404.131
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 511.485
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.89219
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 139.529
cap "a_1556_15142#" "a_544_16801#" 0.0957149
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 14.5241
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.614078
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.172454
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 22.2477
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 3.49053
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 176.509
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.179571
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.610606
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.268666
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 797.218
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.184662
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 17.1545
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 552.391
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 74.7824
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 1521.58
cap "a_1556_4090#" "a_544_5749#" 0.0957149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 8.19065
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 1.89219
cap "a_1556_13914#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 713.007
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.278357
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 1062.81
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "a_544_14345#" 0.0589228
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.558566
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX" 0.147685
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_544_14345#" 55.0581
cap "a_1556_1634#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 337.033
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 249.249
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 2.12717
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 4.99711
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 8.19065
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 349.228
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 115.179
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 1.73828
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 551.672
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 346.567
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 46.5922
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 235.57
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 3.18706
cap "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 699.473
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.000248615
cap "a_544_20485#" "a_1556_18826#" 0.0957149
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.0361569
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 98.7929
cap "a_1556_37246#" "a_544_38905#" 0.0957149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "a_544_15573#" 0.0589228
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.0178556
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 17.8651
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.207434
cap "a_1556_15142#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 98.0672
cap "a_1556_22510#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.0268071
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 3.94202
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.13822
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.000277649
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2.36762
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 981.113
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 3.94202
cap "a_544_9433#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 236.37
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 27.0505
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.190173
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.583847
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.190173
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 3.18706
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.368109
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 92.3721
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.49728
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 92.4848
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "a_1556_6546#" 0.0121008
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0178556
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 338.88
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 2503.56
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.583847
cap "a_1556_18826#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 295.695
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.1852
cap "a_544_33993#" "a_1556_32334#" 0.0957149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 27.008
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.133468
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 346.567
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.609961
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 98.7929
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 4.99711
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.0179241
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 110.964
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 511.485
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 129.909
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.0804211
cap "a_544_8205#" "a_1556_6546#" 0.0957149
cap "a_544_24169#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.0554847
cap "a_544_31537#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 205.324
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 622.101
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 140.118
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.169541
cap "a_1556_24966#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 5.38267
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.106081
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 1.80097
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.00208671
cap "a_1556_5318#" "a_544_5749#" 174.613
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 53.3781
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.514199
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 98.7929
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0244725
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 9.27239
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 10.4149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0228558
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 393.751
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 1.17403
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0252251
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.93023
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 26.3443
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0181194
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 710.326
cap "a_1556_33562#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 3.6531
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 2.02008
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.891966
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.172454
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_1556_9002#" 295.695
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2.36762
cap "a_544_2065#" "a_1556_406#" 0.0957149
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 219.307
cap "a_1556_37246#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 713.007
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 249.249
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 1.83246
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 239.86
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.609961
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 2.62489
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 69.3875
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.145934
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 23.377
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 311.579
cap "a_544_19257#" "a_1556_18826#" 174.613
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 127.808
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 4.26141
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0156739
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.0804211
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.614078
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_544_21713#" 0.189749
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 0.0179378
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 138.053
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.631
cap "a_1556_22510#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 396.823
cap "a_544_2065#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 8.31782
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 129.429
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 1.83246
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 37.03
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 8.05199
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "a_1556_1634#" 89.1676
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" 85.2862
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_1556_21282#" 337.033
cap "a_544_2065#" "a_544_837#" 0.382409
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 0.0436451
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.415246
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.61235
cap "a_544_10661#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 92.2964
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 57.8788
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX" 38.4328
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.820574
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 219.307
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 3.68297
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].switch_n_3v3_0.DX_" 235.57
cap "a_1556_15142#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.48328
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.336425
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.0465755
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 26.792
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 228.66
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 613.149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.415246
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.179571
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 1179.55
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 129.909
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 57.8788
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.251275
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 291.236
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.169541
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.425314
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 5.70278
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "a_1556_10230#" 0.0121008
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.25432
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.105438
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.614078
cap "a_1556_37246#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.408927
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.0804211
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.168383
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 12.9063
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 235.715
cap "switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.10563
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 39.6782
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 125.353
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1062.81
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.352647
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 80.1438
cap "a_1556_31106#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.0121008
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.610606
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 70.0823
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].switch_n_3v3_0.VOUT" 3.23707
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 138.053
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 80.1438
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 3.49888
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 239.86
cap "a_1556_33562#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2.99516
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 87.9888
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_1556_29878#" 0.48328
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 29.4661
cap "a_1556_31106#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.408927
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 5.0536
cap "a_544_37677#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 5.76623
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].switch_n_3v3_0.DX_" 247.458
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.354031
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 4.99711
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 5.83363
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 3.94202
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 17.8651
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_1556_18826#" 0.128543
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 46.5922
cap "a_544_8205#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 12.4355
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.775335
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 578.553
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.23361
cap "a_1556_12686#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.128543
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.133468
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0156739
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.0266452
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 3.68297
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_544_4521#" 1.79844
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 804.846
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.000277649
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 32.3921
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 17.8651
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 346.567
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 124.362
cap "a_1556_21282#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.48328
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 25.8583
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 3.68297
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 188.964
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.415246
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 302.858
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "switch_n_3v3_1.VOUT" 71.9374
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_13117#" 0.189749
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 514.257
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.207434
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.106081
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.609961
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 90.3993
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 19.0817
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" 0.0206625
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 74.4362
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 115.42
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.25432
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0250832
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].switch_n_3v3_0.DX_" 0.0179241
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_544_5749#" 12.4355
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 514.257
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.106081
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 8.05199
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 84.8839
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 54.0734
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 349.228
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 75.723
cap "a_544_38905#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 1394.01
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 622.101
cap "a_544_29081#" "a_544_27853#" 0.382409
cap "a_1556_28650#" "a_1556_29878#" 9.80542
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.897418
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.270184
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 131.972
cap "a_1556_29878#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 98.0672
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0181194
cap "a_1556_13914#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 402.924
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 3.06378
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.0266452
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.583847
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 714.069
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 0.0179241
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.168383
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.80097
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 17.8651
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0179378
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 450.187
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 15.4826
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.251275
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 62.5351
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 110.964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.14466
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 177.368
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_544_15573#" 12.4355
cap "a_1556_33562#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.603686
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 446.902
cap "a_1556_11458#" "a_544_10661#" 33.061
cap "a_1556_28650#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.603686
cap "a_1556_10230#" "a_1556_9002#" 9.80542
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 98.7929
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 628.381
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 6.92166
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.16055
cap "a_544_36449#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 3.74904
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 125.353
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_544_31537#" 4.91461
cap "a_1556_21282#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.29255
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 235.57
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_8205#" 0.189749
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.558566
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 18.9456
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 11.9314
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_1556_32334#" 98.0672
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "a_1556_21282#" 0.0121008
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 1.47044
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.148094
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.190173
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_544_30309#" 1.05004
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_544_5749#" 236.37
cap "a_544_32765#" "a_1556_32334#" 174.613
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.583847
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.43316
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.00208671
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.033752
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_544_5749#" 1.79844
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "switch_n_3v3_1.VOUT" 10.6088
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 92.7109
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.336425
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 543.985
cap "a_544_9433#" "a_1556_9002#" 174.613
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 804.846
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 5.1733
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.373626
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_31106#" 713.007
cap "a_1556_11458#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.0121008
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_544_26625#" 4.91461
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.184662
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.148094
cap "a_1556_38474#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.603686
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 17.8651
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1.64168
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.295861
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.0179241
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 312.144
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_544_15573#" 5.76623
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.0250832
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 1.27049
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.145934
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.49053
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.537511
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.579
cap "a_544_36449#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 4.91461
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 1.32344
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 39.6782
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.606576
cap "a_1556_33562#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 98.0672
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 26.4699
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 123.624
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "a_544_3293#" 0.0589228
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.033752
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 8.05199
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 249.249
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.00442711
cap "a_544_18029#" "a_1556_17598#" 174.613
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.0179241
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 635.245
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 804.846
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.251275
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.168383
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 1.27049
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.145934
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1179.26
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 26.792
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 131.972
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 11.9624
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0179378
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_1556_23738#" 325.32
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 1.17403
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 176.299
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_1556_24966#" 396.823
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 239.86
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.0266452
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.64168
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_1556_9002#" 0.29255
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 301.75
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.609961
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].switch_n_3v3_0.DX_" 0.519079
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 25.8993
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 87.9888
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0181194
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.866437
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 1.13794
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 301.75
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.891966
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 131.972
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 3.49913
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 511.485
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 714.069
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 52.0559
cap "a_544_37677#" "a_1556_37246#" 174.613
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.609961
cap "a_1556_27422#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 396.823
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.0179378
cap "a_544_6977#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 5.76623
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 219.398
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_1556_31106#" 402.924
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 346.567
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0322782
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 39.1561
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.14466
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.0126356
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.0244725
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 61.8242
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 404.131
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_1556_37246#" 5.38267
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 543.985
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.106081
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 44.9508
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1179.26
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.775335
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 219.398
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 61.5631
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.168383
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 797.219
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_1556_34790#" 2.99516
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 37.03
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_544_22941#" 205.324
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.354031
cap "a_544_33993#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.2017
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 8.19065
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.06378
cap "a_1556_38474#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 325.32
cap "a_544_25397#" "a_1556_26194#" 33.061
cap "a_1556_22510#" "a_544_22941#" 174.613
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 39.6782
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_1556_31106#" 295.695
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_1556_27422#" 0.128543
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 1.80097
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.033752
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 15.4826
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 543.985
cap "a_1556_28650#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 89.1676
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 17.8651
cap "switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 10.374
cap "a_544_2065#" "a_544_3293#" 0.382409
cap "a_544_37677#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 92.2964
cap "a_544_11889#" "a_544_10661#" 0.382409
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_1556_6546#" 0.603686
cap "a_544_19257#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.0554847
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "a_544_38905#" 0.0589228
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 17.8651
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 1.17249
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.579
cap "a_1556_406#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.128543
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0126356
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_544_24169#" 92.2964
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.354031
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 1.17403
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 340.449
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.352647
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 8.71645
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 176.681
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" 0.00981988
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 338.82
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 8.05325
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_544_14345#" 205.324
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 11.5218
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 4.76046
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.0361569
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.000277649
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 346.567
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.751315
cap "a_544_837#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 5.76623
cap "switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.753703
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_544_16801#" 0.189749
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 71.9466
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.00981988
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 8.19065
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 14.5241
cap "a_544_20485#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 5.76623
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" 0.0375666
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.169541
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 2.12717
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "a_544_24169#" 236.37
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 2.13018
cap "a_544_11889#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.0589228
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 774.366
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_9002#" 713.007
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 85.8053
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 346.567
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.352647
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 10.4149
cap "a_544_36449#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.0589228
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 333.471
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_24169#" 1.05004
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0290913
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.470729
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 3.49053
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.190173
cap "a_1556_1634#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 713.007
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.0250832
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "a_544_5749#" 0.0589228
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_1556_32334#" 396.823
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 37.03
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 66.7908
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 27.008
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.891966
cap "a_1556_6546#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 396.823
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 714.069
cap "a_544_22941#" "a_1556_21282#" 0.0957149
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 11.3163
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.172454
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.0244725
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 543.985
cap "a_544_4521#" "a_544_3293#" 0.382409
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.168383
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 232.798
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_17598#" 713.007
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 2.62489
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 177.368
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_1556_9002#" 0.48328
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2.36762
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_544_4521#" 10.2017
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 15.687
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.145934
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" 0.751315
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0252251
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.0967898
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.891966
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_544_21713#" 5.76623
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.49053
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "a_544_4521#" 236.37
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 110.964
cap "a_544_2065#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 1394.01
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 346.567
cap "a_1556_7774#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.29255
cap "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.368109
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 17.1545
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_1556_13914#" 98.0672
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_1556_10230#" 0.128543
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.0361569
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 86.6963
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 511.485
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.106081
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.184662
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 264.761
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 622.101
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.169541
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.133468
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.80097
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 349.228
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 57.8788
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 349.228
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 3.94202
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 90.38
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 40.7772
cap "a_1556_2862#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.0121008
cap "a_544_20485#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1.05004
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 1.80097
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.354031
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.0250832
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 338.88
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 150.195
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.80097
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 3.68297
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.0179241
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.14466
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.190173
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.0967898
cap "a_544_25397#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 205.324
cap "a_1556_15142#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 396.823
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 404.131
cap "a_544_37677#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 8.31782
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.145934
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 379.516
cap "a_544_10661#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 10.2017
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 3.18706
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 235.57
cap "a_1556_7774#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 325.32
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 3.79375
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 4.72563
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 481.704
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 511.485
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.705
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 235.715
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.583847
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.354031
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 150.195
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.64168
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 3.49053
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2.62489
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0290913
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.514199
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 129.429
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 1.43089
cap "a_544_37677#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 321.831
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.368109
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 115.42
cap "a_544_36449#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 1.05004
cap "a_544_8205#" "a_1556_9002#" 33.061
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.00981988
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 98.7929
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 1.83246
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 69.3875
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 219.307
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 26.4753
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.0178556
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_1556_34790#" 0.603686
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 14.2781
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 150.177
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.0266452
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 770.722
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.64168
cap "a_544_2065#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 1.79844
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 635.245
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 13.4249
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0181194
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 219.398
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.148094
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 804.846
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.6843
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 37.03
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0322782
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.207434
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.00981988
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 11.9314
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 0.00981988
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 26.792
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.00981988
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.168383
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.49053
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0228558
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 90.3993
cap "6_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.352523
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 0.133468
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 138.053
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 254.769
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.89219
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.308336
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.147685
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 127.808
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 47.6687
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.514199
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 1.09737
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 2.62489
cap "a_544_19257#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 472.287
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.606576
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 6.92166
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.0804211
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 302.858
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 131.972
cap "a_544_29081#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 472.287
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2.60044
cap "a_1556_38474#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.0268071
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 98.7929
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_1556_17598#" 0.197137
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 26.9912
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 1.13794
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.29778
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.251275
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 2.02008
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.352647
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 0.0346525
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_544_16801#" 0.0554847
cap "a_544_2065#" "a_1556_2862#" 33.061
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.190173
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 1.83246
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.89219
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 0.00981988
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 10.8588
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 20.4236
cap "a_1556_11458#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 325.32
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_544_16801#" 55.0581
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 249.249
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_544_26625#" 205.324
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 712.073
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0308458
cap "a_544_26625#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 835.681
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 114.141
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 19.8735
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 239.86
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 26.9912
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 599.229
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 254.769
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.0206625
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 543.985
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 11.9314
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.609961
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.0369876
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 80.1438
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "a_1556_27422#" 0.0121008
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.172454
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 80.1438
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.66662
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_544_16801#" 5.76623
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 92.7109
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 578.553
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 32.3717
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 25.8583
cap "switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.019885
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.237817
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.336425
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 4.99711
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 139.529
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.0361569
cap "6_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.103057
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 578.553
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 39.128
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.00442711
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 110.964
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.49728
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.179571
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 13.2888
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 0.133468
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 85.8053
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.43316
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0380319
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 40.5305
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 188.964
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 481.704
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.190173
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_544_5749#" 205.324
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0181194
cap "a_1556_11458#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.48328
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 15.4826
cap "a_544_36449#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 8.31782
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.190173
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.00981988
cap "a_1556_2862#" "a_544_4521#" 0.0957149
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.49728
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 219.398
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.89219
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0250832
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_1556_17598#" 0.603686
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "a_1556_34790#" 0.0121008
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 2.60044
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.1852
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 538.489
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0244725
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_1556_34790#" 325.32
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 33.1487
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 51.0077
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 514.257
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 176.299
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.49728
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 5.1733
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 176.299
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 29.4661
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 291.236
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.0308458
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 3.79375
cap "a_544_24169#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.2017
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 10.1852
cap "a_1556_20054#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 713.007
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 91.6228
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "a_1556_37246#" 0.0121008
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.190173
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 1.43089
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.609961
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_544_35221#" 4.91461
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 379.516
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 20.0044
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.609961
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 5.1733
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 301.75
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 70.0823
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 1179.55
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 311.705
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 770.423
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 2.13018
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 551.672
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.033752
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 85.2862
cap "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.540375
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 3.68297
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 1.64168
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.172454
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 5.50923
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.179571
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.66662
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 127.808
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_1556_27422#" 0.48328
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 15.687
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 1251.03
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.000277649
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 3.49053
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.268666
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.148094
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.558566
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 21.0789
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 551.672
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" 343.501
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 4.76046
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.425314
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.0369876
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.237817
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.00442711
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 1.43316
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 8.05199
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 54.7259
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.336425
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 249.249
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 264.761
cap "a_1556_33562#" "a_1556_34790#" 9.80542
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.583847
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.0436451
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.606576
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 379.516
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_544_30309#" 321.831
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 3.18706
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 75.723
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 219.307
cap "a_1556_4090#" "a_544_4521#" 174.613
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.354031
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 131.972
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 39.6782
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 27.008
cap "a_1556_22510#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.603686
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.184662
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 0.0179241
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 239.86
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.368109
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 3.68297
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_544_19257#" 12.4355
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.172454
cap "a_544_11889#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 472.287
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 98.7929
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.94202
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 239.86
cap "a_1556_11458#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.0268071
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.80097
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 30.5958
cap "a_1556_36018#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.0268071
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 1.16055
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 129.429
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.033752
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX" 0.352647
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 29.4945
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 712.073
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.352647
cap "a_544_5749#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1.05004
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 138.053
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 1.83246
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 613.149
cap "a_544_24169#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 82.3666
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.25432
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 3.18706
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 635.245
cap "a_544_837#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0023446
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.876
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 291.236
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 5.93933
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].switch_n_3v3_0.DX_" 0.606576
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 804.846
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_1556_6546#" 3.6531
cap "a_544_20485#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 1.79844
cap "a_1556_406#" "a_544_837#" 174.613
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_544_3293#" 5.76623
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_544_5749#" 5.76623
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.190173
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 4.76046
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 635.245
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 20.4236
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.0178556
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.0250832
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 25.849
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.820574
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0308458
cap "a_544_25397#" "a_1556_23738#" 0.0957149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 3.79375
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 69.3875
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 404.131
cap "a_1556_18826#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.197137
cap "a_1556_26194#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.0268071
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.610606
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 511.485
cap "a_544_20485#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 10.2017
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 57.8788
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.172454
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 70.0823
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 239.86
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 1.80097
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 110.964
cap "a_1556_20054#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.0268071
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.013412
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 8.19065
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 30.0906
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 61.7636
cap "a_544_27853#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1.05004
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.0311371
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 115.42
cap "a_1556_33562#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 89.1676
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 1174.22
cap "a_1556_15142#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2.99516
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.172454
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 3.49053
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_1556_23738#" 0.603686
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX" 0.00140535
cap "a_1556_10230#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 295.695
cap "a_544_11889#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 8.31782
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 8.19065
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 26.1196
cap "a_1556_5318#" "a_544_4521#" 33.061
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 314.83
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.106081
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1.43316
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 176.681
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.0361569
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_1556_21282#" 2.99516
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 1.43089
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 177.368
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.237817
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.0250832
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 12.8925
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 3.06378
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 129.909
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" 0.105438
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 15.0732
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_1556_9002#" 2.99516
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0282233
cap "a_1556_32334#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.197137
cap "a_1556_24966#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 98.0672
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 1.83246
cap "a_1556_1634#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.197137
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 8.05199
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 0.0145357
cap "a_544_9433#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.2017
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 264.761
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_1556_406#" 0.0268071
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.168383
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 3.68297
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.583847
cap "a_1556_16370#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 337.033
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 20.1686
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 1.43089
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 51.8416
cap "a_544_19257#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 1394.01
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_544_25397#" 3.74904
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.033752
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 379.516
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 32.447
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 62.5351
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 5.13684
cap "a_1556_22510#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 5.38267
cap "a_1556_28650#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.48328
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.470729
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_544_14345#" 0.0554847
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 98.7929
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.035406
cap "6_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 712.073
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" 0.354031
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 578.553
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 628.381
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 219.307
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 129.909
cap "switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0142698
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 140.118
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.775335
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_544_837#" 12.4355
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.184662
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1179.26
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 175.614
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.0369876
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_544_35221#" 3.74904
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_544_21713#" 0.0554847
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.457718
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 19.0817
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.14466
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 504.089
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.336425
cap "a_1556_11458#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.197137
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_544_15573#" 1.05004
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.0361569
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_544_31537#" 0.0554847
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 10.385
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 2.12717
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 127.808
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 393.751
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 26.3443
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_1556_32334#" 0.0268071
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.66662
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.144315
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.49728
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 578.553
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 379.516
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.251275
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 264.761
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 27.008
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.295861
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 1062.81
cap "a_544_6977#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 236.37
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_9433#" 1.05004
cap "a_1556_13914#" "a_1556_15142#" 9.80542
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_544_13117#" 1.05004
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.013412
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_1556_1634#" 98.0672
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 1179.26
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 5.93933
cap "a_544_25397#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 92.2964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 1.83246
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 235.57
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 3.79375
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 26.8939
cap "a_544_6977#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 55.0581
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 551.672
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 311.876
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 10.1852
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "a_544_18029#" 0.0023446
cap "a_1556_1634#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.0121008
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 85.8053
cap "a_1556_18826#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 89.1676
cap "a_544_11889#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 12.4355
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.47044
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 514.257
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0205159
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 138.053
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.0311371
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 66.7908
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.0250832
cap "a_544_27853#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.0554847
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 91.6228
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 4.26141
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" 25.8969
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 61.5631
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 3.68297
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 25.849
cap "a_1556_4090#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.128543
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.268666
cap "a_1556_16370#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.48328
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.0250832
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.461891
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 14.5241
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.000248615
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.0178556
cap "a_544_29081#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.0589228
cap "6_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 10.385
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 150.195
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_10661#" 472.287
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_544_4521#" 205.324
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 523.444
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_544_22941#" 1.05004
cap "a_1556_18826#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.29255
cap "a_544_5749#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 1394.01
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.705
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.295861
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.49053
cap "switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 6.87015
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.0252251
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.614078
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.470729
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.89219
cap "a_1556_36018#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.408927
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX" "a_1556_38474#" 97.4506
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.415246
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 404.131
cap "a_1556_28650#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 713.007
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 17.8651
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2.62489
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 26.792
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_544_13117#" 1394.01
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1179.26
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 139.529
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.631
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 15.6805
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 543.985
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 249.249
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 1.43089
cap "a_1556_33562#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 402.924
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 379.516
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 8.05199
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.06378
cap "a_1556_6546#" "a_544_5749#" 33.061
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 343.526
cap "a_1556_20054#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.197137
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 2.13018
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 346.567
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.610606
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.614078
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.457718
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.145934
cap "a_544_4521#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.0023446
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 4.99711
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 61.8242
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" 244.072
cap "a_544_36449#" "a_1556_34790#" 0.0957149
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 778.695
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.148094
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0250832
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_1556_2862#" 0.128543
cap "a_544_36449#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 205.324
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 115.42
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 25.849
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 177.368
cap "a_544_35221#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.0589228
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 340.449
cap "a_1556_33562#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.0121008
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 804.846
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1.43316
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_544_30309#" 55.0581
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_35221#" 472.287
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_544_4521#" 1394.01
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 311.579
cap "a_1556_5318#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 402.924
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 26.1196
cap "a_544_24169#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 205.324
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 188.964
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 139.529
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 228.66
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 3.49053
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.278357
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 379.516
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.145934
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 3.06378
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 254.769
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.0967898
cap "a_544_31537#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 5.76623
cap "a_1556_7774#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.128543
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 21.0789
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 804.846
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 311.579
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 346.567
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.820574
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.705
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 21.0789
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 75.723
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 302.858
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 115.42
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.271052
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.619173
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX" 3.18706
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "a_544_10661#" 0.0554847
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "a_1556_22510#" 0.0121008
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 3.06378
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.237817
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 3.49888
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 228.66
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 481.704
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 129.429
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.147685
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 71.9466
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 90.3993
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.000248615
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 349.228
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.0346525
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0179759
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_544_11889#" 55.0581
cap "6_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 712.073
cap "a_544_26625#" "a_544_27853#" 0.382409
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 314.83
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.425314
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 140.118
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 797.218
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 115.42
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "a_544_16801#" 0.0023446
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_544_15573#" 835.681
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 314.83
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 10.385
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4.72563
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.184662
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 1.1249
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 91.6228
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 452.296
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 61.5631
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 1.83246
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.033752
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 3.18706
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_544_14345#" 472.287
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_1556_32334#" 0.603686
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 1.19232
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 51.0077
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 3.49913
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 131.972
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_1556_21282#" 402.924
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 0.25432
cap "a_1556_33562#" "a_544_35221#" 0.0957149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_544_14345#" 3.74904
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_544_3293#" 1394.01
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.172454
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" 10.385
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 1179.26
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 379.516
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.583847
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1.43316
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_1556_4090#" 402.924
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 29.4945
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 481.704
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_544_29081#" 10.2017
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.25432
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 529.225
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 8.05199
cap "a_544_26625#" "a_1556_24966#" 0.0957149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 4.99711
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 10.3593
cap "a_544_5749#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 55.0581
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.168383
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.0126356
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 1.32344
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.93023
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_544_30309#" 92.2964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 61.7636
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.0228558
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 2.02008
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 500.4
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.147685
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 27.008
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 797.218
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 797.218
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.148094
cap "a_1556_20054#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 295.695
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 650.828
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.033752
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 3.68297
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 92.7109
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 1.83246
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.0179241
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 504.089
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0181194
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.470729
cap "a_1556_17598#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 325.32
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.820574
cap "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.56768
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 3.49913
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 62.5375
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 4.72563
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.0250832
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 61.8242
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.579
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 622.101
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 127.808
cap "a_1556_33562#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.128543
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.606576
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 7.25127
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 1.43316
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.147685
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 393.751
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 1.06773
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0413889
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 3.18706
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.49728
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_1556_34790#" 0.197137
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 89.5219
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 25.849
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 27.0505
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 4.99711
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 1.83246
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2.36762
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 6.50202
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "a_544_4521#" 0.0589228
cap "a_544_25397#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.0589228
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.0346525
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 57.8788
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 10.385
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 379.516
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 770.99
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0179378
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_27853#" 0.189749
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.184662
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.820574
cap "a_1556_36018#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 98.0672
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 75.723
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_1556_406#" 0.48328
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.0346525
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 35.0459
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 2.36762
cap "a_544_6977#" "a_1556_5318#" 0.0957149
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 797.218
cap "a_1556_7774#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2.99516
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 0.352523
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2.36762
cap "a_1556_12686#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 3.6531
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.25432
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 110.964
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 66.7908
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_1556_17598#" 0.128543
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "a_1556_11458#" 89.1676
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.0266452
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.207434
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.610606
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 15.4826
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.033752
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "a_544_10661#" 0.0589228
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.0156739
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.172454
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 10.4149
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 404.131
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0205159
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 10.385
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_544_837#" 8.31782
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 129.429
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 8.19065
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.0184653
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 3.49053
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 98.7929
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.00208671
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 35.3149
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.610606
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.106081
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.00981988
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "a_1556_29878#" 0.0121008
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 1.80097
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.237817
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 32.3921
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 650.828
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_8205#" 472.287
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.0266452
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 57.8788
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_1556_38474#" 402.924
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 49.2316
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 3.68297
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.0322197
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 131.592
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 1.83246
cap "a_544_32765#" "a_1556_31106#" 0.0957149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_544_13117#" 205.324
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.0361569
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 61.7636
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 176.509
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 714.069
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 60.6591
cap "a_1556_11458#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 337.033
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.610606
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 70.0823
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.583847
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.49728
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 1179.26
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 125.353
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.0181194
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 37.03
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.481152
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 219.307
cap "a_544_6977#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 8.31782
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 314.83
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.172454
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.49728
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_1556_23738#" 0.197137
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.558566
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 188.964
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "a_544_24169#" 0.0023446
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.295861
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0361569
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 14.5241
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 6.92166
cap "a_1556_12686#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 396.823
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "a_1556_23738#" 0.0121008
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_544_27853#" 1.79844
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_544_27853#" 92.2964
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2.60044
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 26.8939
cap "a_1556_18826#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2.99516
cap "a_1556_406#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 396.823
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 39.6782
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 404.131
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 358.791
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_544_25397#" 1.79844
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.94202
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 551.672
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.352647
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 80.1438
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 1.06773
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 2.12717
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 1.631
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_544_14345#" 835.681
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 125.353
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 17.1545
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 129.909
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 127.808
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.610606
cap "a_544_837#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 1394.01
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 578.553
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 710.326
cap "a_1556_16370#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 89.1676
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0156739
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 291.236
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 10.385
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2.36762
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 25.8969
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 2.62299
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.268666
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_1556_24966#" 0.48328
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 302.858
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 301.75
cap "a_1556_13914#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.408927
cap "a_544_10661#" "a_1556_9002#" 0.0957149
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.0342797
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 3.68297
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 60.6591
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.49728
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_544_4521#" 0.0554847
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 778.695
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.354031
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 543.985
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" 1.79304
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_544_29081#" 321.831
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0346525
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 131.972
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 139.529
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 1097.52
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.524088
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 481.704
cap "a_1556_2862#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 396.823
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 628.381
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 176.299
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 22.2477
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 797.218
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 110.964
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.404037
cap "a_544_31537#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.2017
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 264.761
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 75.723
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.457718
cap "a_544_19257#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.0589228
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_1556_26194#" 2.99516
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.583847
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 129.909
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.0311371
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 26.8939
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 264.761
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 228.66
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 11.5218
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 3.18706
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 3.79375
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 578.553
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.583847
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.00112767
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.00981988
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 80.1438
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0178556
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 17.1545
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 5.14883
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "a_544_38905#" 236.37
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 714.069
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_544_27853#" 205.324
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 57.8788
cap "a_1556_7774#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 98.0672
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.245378
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 301.75
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.237817
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 21.0789
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 239.86
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_1556_6546#" 2.99516
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 358.791
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.0184653
cap "a_1556_18826#" "a_1556_17598#" 9.80542
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "a_544_11889#" 236.37
cap "a_1556_406#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 295.695
cap "6_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.352523
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 635.245
cap "a_544_36449#" "a_544_35221#" 0.382409
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 132
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].switch_n_3v3_0.DX_" 0.00981988
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" 1.17403
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 514.257
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 219.398
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 804.846
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 2.12717
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.352647
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 481.704
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 804.846
cap "a_544_6977#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.0554847
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.0290913
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 188.964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.354031
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 25.8969
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 17.8651
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.0793415
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.25432
cap "a_544_837#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 321.831
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.00981988
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_544_25397#" 55.0581
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 139.529
cap "a_544_25397#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 835.681
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 797.218
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "a_544_38905#" 0.0023446
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.352647
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 176.299
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_27853#" 472.287
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 39.6782
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.43316
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0126356
cap "a_1556_24966#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 3.6531
cap "a_544_11889#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 205.324
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 1.43089
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" 0.619173
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 635.245
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.0266452
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 8.19065
cap "a_1556_38474#" "a_1556_37246#" 9.80542
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 631.306
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.0228558
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.0266452
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.0266452
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.25432
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 2.13018
cap "a_1556_4090#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.408927
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.698809
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 797.218
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_1556_22510#" 0.29255
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.775335
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 90.4271
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 714.069
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 140.118
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 622.094
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 349.228
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 7.7532
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 22.2477
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 19.8735
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 39.6782
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.033752
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 37.03
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 219.398
cap "a_1556_16370#" "a_544_16801#" 174.613
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.425314
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 511.485
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.94202
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 797.218
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4.72563
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 188.964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 37.03
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_1556_31106#" 0.48328
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.514199
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" 24.0967
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 2.02008
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0181194
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0178556
cap "a_544_9433#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 92.2964
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 26.3443
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.609961
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0252066
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.268666
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.0360123
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 346.567
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 0.243147
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 80.1438
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 139.529
cap "a_544_4521#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 55.0581
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 714.069
cap "a_1556_28650#" "a_544_27853#" 33.061
cap "a_1556_11458#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.603686
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 188.964
cap "a_544_37677#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 3.74904
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 1179.26
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.610606
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 4.72563
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 4.99711
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 9.27239
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 771.041
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 463.193
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_544_26625#" 0.189749
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 90.4271
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 504.089
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" 0.037298
cap "a_1556_16370#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 325.32
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 1.80097
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 115.42
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.606576
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 80.1438
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.237817
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 1.13794
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 98.7929
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.415246
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.610606
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 39.6782
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 66.7908
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 635.245
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 15.4826
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 3.06378
cap "a_544_29081#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 5.76623
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 2.12717
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 3.18706
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 85.2143
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 74.4362
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.169541
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.237817
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 301.554
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.00981988
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 3.40325
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 127.808
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_1556_15142#" 5.38267
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 2.02008
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 2.36762
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_1556_1634#" 0.128543
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 734.895
cap "a_544_20485#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.189749
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 25.8583
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 92.3721
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_544_3293#" 1.79844
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 74.4912
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 80.1438
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 3.40325
cap "a_1556_12686#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 337.033
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_544_14345#" 92.2964
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_1556_21282#" 295.695
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.0237996
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 0.0410365
cap "a_544_2065#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.189749
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 92.7109
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 31.9512
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.0967898
cap "6_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.013412
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 337.763
cap "a_544_35221#" "a_1556_34790#" 174.613
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 712.126
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 628.381
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 5.93933
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" 12.9063
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 5.1733
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.033752
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.609961
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_544_35221#" 55.0581
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 3.79375
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 578.553
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 75.723
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 635.245
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 1062.81
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 90.3993
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 3.49053
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.425314
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_544_38905#" 1.79844
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_1556_406#" 0.603686
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "a_544_13117#" 0.0554847
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 8.71645
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 1.64168
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.470729
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 8.19065
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 125.353
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.631
cap "a_1556_33562#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 713.007
cap "a_1556_13914#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.0268071
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.145934
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 21.0789
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 450.187
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.610606
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.14466
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.352647
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0380319
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_544_837#" 3.74904
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 3.68297
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 313.691
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 543.985
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 2.02008
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.0228558
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 404.131
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.0184653
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 47.6687
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 129.909
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].switch_n_3v3_0.DX_" 10.385
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_544_13117#" 12.4355
cap "a_1556_7774#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.48328
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.368109
cap "a_1556_7774#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.0121008
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_544_10661#" 5.76623
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_1556_34790#" 402.924
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 14.39
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.169541
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 8.05325
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 514.257
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.89219
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 217.907
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.13822
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 4.99711
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.373626
cap "a_544_22941#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 82.3666
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 379.516
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 481.704
cap "a_544_20485#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 472.287
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.352647
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 301.75
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 13.501
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 131.972
cap "a_1556_16370#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 396.823
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.0369876
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 6.92166
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "a_544_35221#" 0.0554847
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 14.5241
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 139.529
cap "a_544_4521#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 472.287
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 75.723
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 115.42
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.609961
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.14466
cap "a_1556_36018#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 325.32
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 8.05199
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0205159
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 124.876
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.184662
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 511.485
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 771.644
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.876
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_15573#" 472.287
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 27.008
cap "a_544_9433#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 3.74904
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.00981988
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 757.127
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.237817
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.0375666
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 92.7109
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0252066
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2.36762
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.237817
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 213.459
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 772.921
cap "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 13.6731
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].switch_n_3v3_0.VOUT" 0.281639
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 1.83246
cap "a_1556_38474#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 396.823
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.00208671
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 51.0077
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.000277649
cap "a_1556_20054#" "a_1556_18826#" 9.80542
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.897418
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 3.06378
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 2.02008
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 481.704
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.425314
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 0.0237996
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX" 8.81124
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.168383
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.0369876
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_1556_23738#" 2.99516
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 70.0823
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 92.7109
cap "a_1556_38474#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.29255
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" 769.608
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 3.18706
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 32.3717
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.687955
cap "a_1556_2862#" "a_544_3293#" 174.613
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.61235
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 291.236
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 124.876
cap "a_1556_11458#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 98.0672
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX" 110.687
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.0369876
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 10.3593
cap "a_544_11889#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 3.74904
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.033752
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 613.149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.614078
cap "a_1556_33562#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 396.823
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 714.069
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 314.83
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 228.66
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.00981988
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 17.8651
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.184662
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 177.368
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 91.6228
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 349.228
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 54.0734
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 628.381
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 129.909
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.251275
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.558566
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].switch_n_3v3_0.VOUT" 0.019744
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 1.17403
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.14466
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.425314
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 44.9508
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_1556_31106#" 0.29255
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.184662
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.0179378
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 4.99711
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 511.485
cap "a_544_19257#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 82.3666
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 481.704
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 264.761
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.148094
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.0967898
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 3.49888
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 379.516
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 543.985
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 8.05199
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.609961
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.775335
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 177.368
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 8.05199
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.354031
cap "a_544_20485#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 1394.01
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 219.307
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_1556_23738#" 0.128543
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_1556_17598#" 89.1676
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.425314
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 1.13794
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 3.49053
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.172454
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 404.131
cap "a_1556_16370#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.0121008
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 804.846
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 346.567
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_1556_26194#" 337.033
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.614078
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 71.9466
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.0156739
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_544_16801#" 205.324
cap "a_1556_26194#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 713.007
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 3.49913
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.133468
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 340.449
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.373626
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.465027
cap "a_1556_22510#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 89.1676
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 188.964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.0252066
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 578.553
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 3.94202
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.179571
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 5.93933
cap "a_1556_406#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 402.924
cap "a_1556_4090#" "a_544_3293#" 33.061
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 80.1438
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.0369876
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4.72563
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 622.101
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.49728
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.415246
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.000277649
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 26.8939
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 301.75
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.614078
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 622.193
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_1556_2862#" 0.408927
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.145934
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 69.3875
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 8.19065
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 71.9374
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_1556_10230#" 3.6531
cap "a_1556_4090#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 5.38267
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.64168
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.49728
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 10.4149
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.514199
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 8.05325
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "a_1556_4090#" 89.1676
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 314.83
cap "a_544_837#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 92.2964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.295861
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 175.614
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 543.985
cap "a_544_8205#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 5.76623
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 1069.21
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.0250832
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 578.553
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 1.13822
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 314.83
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 697.834
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.133468
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.147685
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.631
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1062.81
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 393.751
cap "a_544_19257#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 8.31782
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" 0.0311371
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 302.858
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 3.49913
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.184662
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.207434
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 2.02008
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 5.83363
cap "a_544_9433#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 472.287
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 8.05199
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 504.089
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 17.8651
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 613.149
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 11.8876
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 16.979
cap "a_1556_1634#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.603686
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.558471
cap "a_544_2065#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 4.91461
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 2.12717
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 7.33544
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 17.8651
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 29.2982
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 797.218
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 176.299
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 0.276016
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 26.4699
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_544_26625#" 10.2017
cap "a_1556_7774#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 5.38267
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 228.66
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 115.42
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_15573#" 0.189749
cap "a_544_4521#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 8.31782
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 358.791
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.190173
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.775335
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.610606
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.172454
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 1287.65
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 635.245
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_14345#" 82.3666
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 2.60044
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 54.7259
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_544_16801#" 8.31782
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 0.619173
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.605599
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 25.8583
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_1556_27422#" 0.197137
cap "a_544_20485#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 8.31782
cap "a_1556_38474#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.0121008
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 131.972
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 463.193
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.179571
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_11889#" 82.3666
cap "a_544_36449#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 835.681
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_1556_5318#" 295.695
cap "a_1556_7774#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 3.6531
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 51.0077
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 228.66
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 219.398
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 123.462
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 61.5631
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.80097
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 4.99711
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.0228558
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.762085
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.00981988
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 61.7636
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 37.03
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.0181194
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.172454
cap "a_544_6977#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 12.4355
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 19.0817
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.207434
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 5.59785
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0322782
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.481152
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.148094
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.64168
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 4.76046
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_1556_29878#" 396.823
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.751315
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0205159
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 1.43089
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 26.3057
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.0967898
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 635.245
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 613.149
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 35.9691
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 3.79375
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.237817
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.687955
cap "a_1556_12686#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.0268071
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 219.307
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.013412
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 578.553
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 176.509
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 804.846
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 9.27239
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.000991198
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 98.7929
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 313.691
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 138.053
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 32.3921
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 15.6805
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 140.118
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 140.118
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].switch_n_3v3_0.DX_" 124.362
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 70.0823
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 714.069
cap "a_1556_28650#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 325.32
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 5.0536
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 15.4826
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.0228558
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 2.66152
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.558566
cap "a_544_36449#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 1394.01
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 115.42
cap "a_544_33993#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 12.4355
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" 481.704
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.295861
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 314.83
cap "switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 90.5372
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4.72563
cap "a_544_37677#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 1394.01
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" 0.243147
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 2.02008
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.0361569
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 219.307
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 85.8053
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 1.16055
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 631.306
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_1556_9002#" 0.197137
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0432354
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_1556_17598#" 98.0672
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.891966
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.605599
cap "a_544_31537#" "a_1556_32334#" 33.061
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 139.529
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.336425
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 10.8588
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 463.193
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 5.0536
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 1.43089
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.190173
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 13.2888
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.06378
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0181194
cap "a_544_8205#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 4.91461
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 17.1545
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 11.9314
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.237817
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.514199
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 696.642
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.897418
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 0.0375482
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.00208671
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.897418
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 291.236
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.891966
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.27049
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_544_21713#" 835.681
cap "a_544_25397#" "a_1556_24966#" 174.613
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0181194
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_544_30309#" 236.37
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "a_544_29081#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 1.79844
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 8.19065
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 25.8583
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_544_35221#" 92.2964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.148094
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_1556_31106#" 337.033
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].switch_n_3v3_0.VOUT" 0.281937
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 26.8939
cap "a_544_10661#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 321.831
cap "a_544_32765#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 1.79844
cap "a_1556_36018#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 295.695
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_29878#" 713.007
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_544_3293#" 55.0581
cap "a_1556_32334#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 402.924
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 543.985
cap "a_1556_10230#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.408927
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.0156739
cap "a_544_33993#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.0554847
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 314.83
cap "a_1556_2862#" "a_1556_4090#" 9.80542
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 3.49053
cap "a_1556_27422#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.29255
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.033752
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 176.299
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 1179.26
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_34790#" 713.007
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 797.218
cap "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.28639
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.237817
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_544_29081#" 92.2964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 140.118
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.481152
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 44.9508
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" 51.9019
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.352523
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 1.43089
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 54.7259
cap "a_544_19257#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 1.79844
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 5.0536
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 2272.12
cap "a_544_6977#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 92.2964
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_13117#" 472.287
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.775335
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 2503.56
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 314.83
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.891966
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 188.964
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_544_30309#" 1.79844
cap "a_1556_7774#" "a_544_9433#" 0.0957149
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.190173
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.172454
cap "a_544_9433#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 1394.01
cap "a_544_20485#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.0589228
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 631.306
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.0179241
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 75.723
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_544_24169#" 12.4355
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 15.4826
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_1556_33562#" 295.695
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 5.0536
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 17.1545
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 1.64168
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.558566
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 393.751
cap "a_544_22941#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 92.2964
cap "a_1556_22510#" "a_544_24169#" 0.0957149
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 804.846
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0380319
cap "a_544_32765#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1.05004
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 3.79375
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 44.9508
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 138.053
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 124.876
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 0.515851
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0432354
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 514.257
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 138.053
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 545.727
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.0228558
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_544_3293#" 8.31782
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 1249.35
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 219.307
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 1064.26
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 1263.84
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 0.751315
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 37.03
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.80097
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 578.553
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.820574
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.891966
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 17.1545
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_1556_34790#" 0.48328
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.23361
cap "a_544_31537#" "a_544_30309#" 0.382409
cap "a_1556_16370#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.408927
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 138.053
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 393.751
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 110.964
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.558566
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 75.723
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.49728
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.0244725
cap "a_1556_13914#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2.99516
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 17.1545
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 504.089
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 2.02008
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_1556_23738#" 396.823
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2.36762
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 622.101
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_1556_29878#" 0.128543
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_544_18029#" 4.91461
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 393.751
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0156739
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 90.38
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 4.76046
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0205159
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 714.069
cap "a_544_33993#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 1.05004
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 17.1545
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.148094
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.0179241
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 0.103057
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 0.0204061
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.312262
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.06378
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 1.32344
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "a_544_21713#" 236.37
cap "a_1556_20054#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.128543
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.251275
cap "a_1556_7774#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 295.695
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 511.485
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 379.516
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 4.99711
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 127.808
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 44.9508
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 14.5241
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_1556_34790#" 0.408927
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.0179378
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" "a_1556_37246#" 0.197137
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.00269908
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_1556_29878#" 5.38267
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.425314
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 219.398
cap "switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 10.3959
cap "a_1556_15142#" "a_544_15573#" 174.613
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 1.83246
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.106081
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 2.60044
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 0.013412
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 228.66
cap "a_1556_22510#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.128543
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 4.72563
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 26.792
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 404.131
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 1.48979
cap "a_544_8205#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 82.3666
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.00208671
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1062.81
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 3.18706
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.0266452
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 0.605599
cap "a_544_36449#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 236.37
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.145934
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 1.43316
cap "a_544_32765#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 205.324
cap "a_544_37677#" "a_544_36449#" 0.382409
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.295861
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_1556_17598#" 337.033
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.14466
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_544_21713#" 10.2017
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.373626
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 74.4362
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 264.761
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.184662
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 481.704
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 37.03
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.237817
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" 0.013412
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 37.03
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 5.50923
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 188.964
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.519079
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 0.25432
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0126356
cap "a_1556_7774#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 89.1676
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1.64168
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.558566
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" 0.0793415
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 4.99711
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 92.7109
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 628.381
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.457672
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_544_24169#" 8.31782
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 1287.65
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 3.18706
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 17.3736
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 379.516
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.415246
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_1556_17598#" 402.924
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 127.808
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.352523
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 543.985
cap "a_544_22941#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 4.91461
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 379.516
cap "a_1556_4090#" "a_1556_5318#" 9.80542
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_1556_22510#" 325.32
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_1556_31106#" 2.99516
cap "a_544_33993#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 4.91461
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 622.101
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.106081
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "a_544_16801#" 236.37
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 393.751
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 379.516
cap "a_1556_20054#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 3.6531
cap "a_544_26625#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 92.2964
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 10.4149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" 10.385
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 4.99711
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 632.406
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 463.193
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 3.18706
cap "a_1556_15142#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 295.695
cap "a_544_29081#" "a_1556_27422#" 0.0957149
cap "switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 19.8489
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.425314
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.0432354
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 17.8651
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0252066
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 622.101
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.404037
cap "a_544_6977#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 1.79844
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 511.485
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.336425
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.775335
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.013412
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 1.83246
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 3.68297
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.336425
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.775335
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_23738#" 713.007
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 26.792
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 358.791
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.583847
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_1556_10230#" 0.29255
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_544_5749#" 10.2017
cap "a_544_32765#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 236.37
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.0266452
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 92.7109
cap "a_1556_7774#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 713.007
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 45.9724
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.876
cap "a_1556_2862#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.197137
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_1556_37246#" 325.32
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 714.069
cap "a_544_6977#" "a_1556_6546#" 174.613
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 4.76046
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.336425
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.207434
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 3.49888
cap "switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.0142506
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 302.858
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 2.12717
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 440.867
cap "a_1556_28650#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.29255
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 346.567
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 712.073
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 522.108
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 80.1438
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "a_544_3293#" 0.0023446
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0413889
cap "a_1556_26194#" "a_544_27853#" 0.0957149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 349.228
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2.62489
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 44.9508
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 578.553
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0156739
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 32.3906
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 0.155143
cap "a_544_33993#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 3.74904
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_544_13117#" 10.2017
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 2.32265
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_1556_17598#" 0.48328
cap "a_544_9433#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 321.831
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 731.855
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1.43316
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 1.13822
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 16.979
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.610606
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 3.79375
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 291.236
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 66.7908
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 75.723
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_1556_21282#" 98.0672
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.0174923
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 797.218
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 3.73125
cap "a_544_2065#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.2017
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 712.073
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2.62489
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.013412
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 314.83
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 4.76046
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.000248615
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.145934
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 26.9912
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.0126356
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 3.18706
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 127.808
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_5749#" 0.189749
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 2.02008
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 129.429
cap "a_1556_2862#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.48328
cap "a_1556_26194#" "a_1556_24966#" 9.80542
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 804.846
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 4.76046
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 1.43316
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 797.218
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.558566
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 5.70278
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 10.6843
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 92.7109
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_544_21713#" 205.324
cap "a_544_37677#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 12.4355
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 124.876
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 778.695
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 714.069
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_1556_32334#" 295.695
cap "a_544_32765#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.0589228
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 131.972
cap "a_1556_12686#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 325.32
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.105438
cap "a_544_32765#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 472.287
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.0967898
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 37.03
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 17.8651
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 6.92166
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 8.19065
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 2.13018
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 138.053
cap "a_1556_15142#" "a_544_14345#" 33.061
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.207434
cap "a_544_33993#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 82.3666
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1.64168
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 129.909
cap "a_1556_4090#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 337.033
cap "a_1556_28650#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.0121008
cap "a_544_2065#" "a_1556_1634#" 174.613
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 29.4661
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 10.6843
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 17.1545
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 18.9456
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.0266452
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 219.398
cap "switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.0114109
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 551.672
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.0179241
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 393.751
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0184653
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 4.99711
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.0156739
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.013412
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 32.3921
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.0369876
cap "a_1556_7774#" "a_544_8205#" 174.613
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_1556_21282#" 3.6531
cap "a_1556_13914#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 3.6531
cap "a_544_8205#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.0589228
cap "a_544_8205#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 8.31782
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 291.236
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 80.1438
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" 0.25432
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 4.99711
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_544_3293#" 236.37
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 140.118
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 613.149
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 1.1249
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 138.053
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 3.49053
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 3.68297
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "switch_n_3v3_1.DX_" 85.2862
cap "a_544_6977#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 205.324
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 18.9456
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_1556_6546#" 0.128543
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 772.921
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].switch_n_3v3_0.DX_" 3.94202
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 804.846
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 5.35473
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 463.193
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.037298
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 12.6426
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 772.921
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 511.485
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_544_21713#" 8.31782
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_544_35221#" 835.681
cap "a_1556_4090#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 396.823
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.89219
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 0.0179378
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_544_16801#" 472.287
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 511.485
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.268666
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 3.49053
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 92.4848
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 804.846
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 2.60044
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.49053
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 17.8651
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 177.368
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 188.964
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_1556_23738#" 0.29255
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.61235
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.145934
cap "a_1556_16370#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.603686
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.295861
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.023862
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 393.751
cap "a_1556_33562#" "a_544_33993#" 174.613
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_1556_9002#" 337.033
cap "a_1556_5318#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.0268071
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.354031
cap "a_544_29081#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 1394.01
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 8.19065
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 10.4149
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.352647
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.237817
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2.62489
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.64168
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 13.2888
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 635.245
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.237817
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0181194
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1.64168
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.25432
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.610606
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 44.9508
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.000277649
cap "a_544_9433#" "a_1556_10230#" 33.061
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" 40.4069
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 74.2607
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 622.101
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.470729
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 125.353
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 504.089
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 29.4875
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.0126356
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 232.798
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 0.0126356
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.606576
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 3.79375
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 546.12
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 2.36762
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 712.335
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.145934
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0380319
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 0.0396181
cap "a_544_35221#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 8.31782
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 0.751315
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 291.236
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 393.751
cap "a_544_31537#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 3.74904
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 17.8651
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_1556_24966#" 337.033
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 1062.81
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 26.792
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 379.516
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "a_544_21713#" 0.0589228
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.179571
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.705
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 529.225
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 551.672
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 546.12
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.169541
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_1556_21282#" 0.408927
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.168383
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_1556_5318#" 89.1676
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0228558
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 92.7109
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 115.42
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 1.43089
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.614078
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 16.979
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.0252066
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 797.218
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 0.606576
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.457718
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 622.101
cap "a_1556_5318#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.408927
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2.62489
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 252.092
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2.62489
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 17.8651
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.0250832
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_1556_34790#" 0.29255
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.25432
cap "a_544_32765#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 4.91461
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.0179241
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 127.808
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1179.26
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.49728
cap "a_1556_15142#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 337.033
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.00269908
cap "a_1556_28650#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 5.38267
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.0228558
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.268666
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.237817
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_544_35221#" 1.79844
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.0369876
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 543.985
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_544_16801#" 1394.01
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 4.99711
cap "a_1556_22510#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.408927
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 127.808
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 1.83246
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 529.225
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.0369876
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.190173
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0178556
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.6843
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 22.2477
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.169541
cap "a_1556_20054#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.408927
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2.36762
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_544_27853#" 4.91461
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 404.131
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 1.631
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0205159
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 8.19065
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 2.60044
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_1556_20054#" 5.38267
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.775335
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 80.1438
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 239.86
cap "a_1556_4090#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.0121008
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.820574
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 4.72563
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 0.352523
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 131.972
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 264.761
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_1556_12686#" 5.38267
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.168383
cap "a_544_31537#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 12.4355
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.0174924
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 239.86
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.0771888
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_544_13117#" 8.31782
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 3.68297
cap "a_544_32765#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.189749
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0181194
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" 2.13018
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 75.723
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.013412
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 578.553
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.0179378
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 10.4149
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 1.65141
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 0.606576
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0380319
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 110.964
cap "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 150.177
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2.60044
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.0250832
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 2.02008
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.0361569
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 2506.12
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.147685
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 0.368109
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.0967898
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 504.089
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.16055
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0238012
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.0124757
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_544_8205#" 10.2017
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.148094
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.019744
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 5.1733
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 314.83
cap "a_1556_21282#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 396.823
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_1556_13914#" 295.695
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 115.42
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.276016
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 17.3736
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 0.751315
cap "a_544_9433#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.0554847
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.470729
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 3.06378
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_1556_2862#" 89.1676
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.583847
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.352647
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.583847
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 404.131
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 138.053
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 2.02008
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0228558
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.033752
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.14466
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 301.75
cap "a_544_8205#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1.05004
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" 1019.12
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 75.723
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 61.7636
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2.36762
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 8.05199
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.000248615
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "a_544_16801#" 0.0589228
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 712.073
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 21.0789
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 7.25127
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 714.069
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 217.907
cap "a_1556_10230#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 713.007
cap "a_1556_16370#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 5.38267
cap "a_544_20485#" "a_544_19257#" 0.382409
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 138.053
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].switch_n_3v3_0.VOUT" 36.8242
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 14.5241
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 5.1733
cap "a_1556_33562#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 325.32
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 129.429
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 85.2862
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 2.02008
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 712.335
cap "a_544_32765#" "a_1556_33562#" 33.061
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 110.964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 2.02008
cap "switch_n_3v3_1.DX_" "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 124.362
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_544_5749#" 3.74904
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 1062.81
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].switch_n_3v3_0.DX_" 0.751315
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.133468
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.336425
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_1556_23738#" 0.408927
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 2.02008
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 778.695
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 110.964
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 2.02008
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.133468
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.106081
cap "a_544_19257#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 321.831
cap "a_544_3293#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 82.3666
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 3.49053
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 29.2982
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.295861
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 1.13794
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 1.73828
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.89219
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.0967898
cap "a_1556_10230#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 396.823
cap "switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 3.76131
cap "a_544_9433#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 835.681
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 3.49053
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 1179.26
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.0361569
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 3.79375
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_1556_37246#" 3.6531
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.583847
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_544_18029#" 835.681
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 346.567
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 797.218
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 578.553
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 349.228
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 219.398
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.168383
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 1.80097
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].switch_n_3v3_0.DX_" 0.25432
cap "a_544_30309#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0023446
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2.62489
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_1556_11458#" 0.128543
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0178556
cap "a_1556_1634#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 402.924
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 1.91224
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 529.225
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.169541
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 1.43089
cap "a_1556_5318#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.0121008
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 3.06378
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.415246
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.354031
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 239.86
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 0.0469771
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 36.0952
cap "a_544_9433#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 8.31782
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.172454
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 37.03
cap "a_544_22941#" "a_544_21713#" 0.382409
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 26.8939
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 4.72563
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 514.257
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 37.03
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 1.32344
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 1.93023
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 219.398
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 75.723
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.00442711
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 778.961
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 264.761
cap "a_544_20485#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 92.2964
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 8.71645
cap "a_1556_15142#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.0121008
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 804.846
cap "a_1556_28650#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 295.695
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 481.704
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.190173
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 710.326
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 650.828
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 25.8513
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.876
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_544_27853#" 236.37
cap "a_544_4521#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 321.831
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX" 77.7721
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 714.069
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 404.131
cap "a_1556_36018#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.197137
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_544_14345#" 1.79844
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 57.8788
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 138.053
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.610606
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.579
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 635.245
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 3.94202
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 30.1063
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 188.964
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 10.385
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.66662
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 311.876
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0178556
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 44.9508
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 90.38
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 176.299
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 44.9508
cap "a_1556_36018#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 402.924
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.14466
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.558566
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 302.858
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 25.849
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 778.695
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.0179241
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.148094
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 778.695
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.415246
cap "a_544_2065#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 472.287
cap "a_544_24169#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.189749
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 301.75
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 2.02008
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.0174924
cap "a_1556_24966#" "a_1556_23738#" 9.80542
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 18.9456
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 70.0823
cap "a_1556_11458#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 396.823
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 545.727
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 127.808
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 8.19065
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX" 5.70278
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.43316
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.820574
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 1.631
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.148094
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0161845
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.354031
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_544_38905#" 835.985
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.606576
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 543.985
cap "a_544_9433#" "a_544_8205#" 0.382409
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.106081
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0346525
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 14.5241
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 1.13822
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 622.101
cap "6_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 10.385
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.425314
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_544_19257#" 5.76623
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.80097
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 27.008
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.13794
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.94202
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.558566
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_544_18029#" 55.0581
cap "a_1556_7774#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.408927
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 1.43089
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.168383
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 4.99711
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 0.133468
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 228.66
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.415246
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.0709509
cap "6_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 0.519079
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 13.2888
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_544_15573#" 236.37
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.425314
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" 343.501
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.614078
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.184662
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 98.7929
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 17.1545
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.0179241
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 98.7929
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" 0.558471
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 98.7929
cap "a_544_32765#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.0554847
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.145934
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 90.38
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 26.8939
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.172454
cap "a_1556_22510#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.197137
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 613.149
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 8.19065
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 3.68297
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.775335
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 1.17403
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_1556_12686#" 0.48328
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 26.8939
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 71.9466
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.000277649
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_1556_24966#" 0.603686
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 88.8113
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 4.76046
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.000277649
cap "a_544_33993#" "a_1556_34790#" 33.061
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 131.972
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.0967898
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.0346525
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 140.118
cap "a_1556_4090#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.197137
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.775335
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 127.808
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 39.6782
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 349.228
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 2.02008
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.035406
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 27.008
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_1556_33562#" 0.408927
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 51.7558
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_544_11889#" 5.76623
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 1.1249
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.13822
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_544_8205#" 321.831
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 773.557
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 32.2281
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0228558
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 301.75
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.891966
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.179571
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 177.368
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 115.42
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.14466
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.558566
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 25.8993
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 3.49888
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.207434
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 1.06773
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 98.7929
cap "a_1556_2862#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 98.0672
cap "a_1556_28650#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.128543
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_1556_13914#" 396.823
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.0179241
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 92.7109
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 13.6517
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.49053
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 264.761
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 346.567
cap "a_1556_27422#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 3.6531
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 228.66
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 311.876
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_1556_6546#" 0.29255
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 92.7109
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 578.553
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 4.99711
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 1062.81
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "a_1556_17598#" 0.0121008
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 18.9456
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_544_18029#" 3.74904
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 0.25432
cap "a_1556_38474#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 89.1676
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 61.7024
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.033752
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 338.88
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.145934
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 16.979
cap "a_1556_24966#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 402.924
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 314.83
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 349.228
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 80.1438
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.103057
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.00981988
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 650.828
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 311.876
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" 219.398
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 124.362
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.0250832
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.470729
cap "a_544_8205#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 236.37
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.0126356
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 712.023
cap "a_544_33993#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 236.37
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_1556_29878#" 3.6531
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 8.05199
cap "a_544_2065#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 321.831
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 635.245
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" 14.2781
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 37.03
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 132.012
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0632615
cap "a_1556_5318#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 337.033
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 110.964
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 13.2888
cap "switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.105248
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_544_3293#" 3.74904
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 61.7636
cap "a_1556_15142#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.0268071
cap "a_544_26625#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 8.31782
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.352647
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_1556_10230#" 89.1676
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2.62489
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 38.9399
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.000248615
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.614078
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 291.236
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 36.0952
cap "a_544_22941#" "a_1556_23738#" 33.061
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 0.61235
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.184662
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 712.073
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_544_10661#" 1.05004
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_544_11889#" 1394.01
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.169541
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0250832
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_544_16801#" 1.79844
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 57.8788
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.876
cap "switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 54.5493
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.0252066
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 1.43089
cap "a_544_27853#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0023446
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.168383
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.614078
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 1.1249
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 714.069
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 3.49913
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 228.66
cap "6_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 219.398
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_544_27853#" 3.74904
cap "a_544_8205#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 835.681
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 311.705
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 17.1545
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 3.94202
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 17.8651
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.295861
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 75.723
cap "a_1556_4090#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 325.32
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2.62489
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.147685
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 39.6782
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 3.06378
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 11.5218
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.558566
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_544_14345#" 12.4355
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 622.101
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.251275
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2.62489
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.168383
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.271052
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 140.118
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 110.964
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 0.013412
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 2.12717
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0179378
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.49728
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.336425
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_1556_15142#" 0.128543
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_1556_26194#" 5.38267
cap "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 86.6963
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 115.42
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 129.909
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.336425
cap "a_1556_6546#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 89.1676
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 0.0237996
cap "6_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.133468
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 2.31353
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 26.9912
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 1.73828
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 92.7109
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 17.8651
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.0266452
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 3.49913
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_1556_6546#" 0.197137
cap "a_544_31537#" "a_1556_31106#" 174.613
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.336425
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_544_13117#" 92.2964
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.0346525
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" 124.362
cap "a_1556_37246#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.29255
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 0.00981988
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.0204061
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 311.579
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.0967898
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 37.03
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 129.909
cap "a_1556_16370#" "a_1556_17598#" 9.80542
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 15.4826
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0361569
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 26.792
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 511.485
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 1.32344
cap "a_544_25397#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 5.76623
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.172454
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.019744
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 981.283
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 3.18706
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 734.335
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.558566
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.0228558
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.148094
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.336425
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 6.92166
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 124.362
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 1062.81
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 1.631
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 239.86
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0178556
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_1556_34790#" 3.6531
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.0804211
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 115.42
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.43316
cap "a_1556_5318#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 3.6531
cap "a_544_37677#" "a_544_38905#" 0.382409
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 25.5415
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.0250832
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 188.964
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 2.02008
cap "a_1556_31106#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.128543
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 74.4362
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 3.94202
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.610606
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.354031
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 98.7929
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.033752
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 613.149
cap "a_1556_5318#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.128543
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.033752
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_544_38905#" 321.831
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_1556_38474#" 0.408927
cap "a_1556_10230#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.603686
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 797.218
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.169541
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 264.761
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 219.398
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 80.1438
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2.36762
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 188.964
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 484.693
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 291.236
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.0266452
cap "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 32.5646
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 314.83
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.368109
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.16055
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.0361569
cap "a_1556_406#" "a_1556_1634#" 9.80542
cap "a_1556_36018#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.29255
cap "a_544_33993#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 92.2964
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 252.092
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 66.7908
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.133468
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.43316
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 115.42
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 346.567
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_1556_16370#" 295.695
cap "a_1556_1634#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.48328
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_544_13117#" 1.79844
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 0.0410365
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 6.49598
cap "a_544_9433#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 4.91461
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 302.858
cap "a_1556_1634#" "a_544_837#" 33.061
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.352523
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 622.101
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_544_21713#" 4.91461
cap "a_544_20485#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 4.91461
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 264.761
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.169541
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.0369876
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.06378
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 804.846
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 346.567
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.23361
cap "a_544_33993#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.0589228
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1.43316
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0432354
cap "a_544_37677#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 835.681
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.336425
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 176.299
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.49728
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.607715
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 61.7636
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 11.9314
cap "a_1556_13914#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.128543
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 1287.65
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 8.93659
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 98.7929
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.354031
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 20.4236
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.354031
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.571
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.0967898
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.0228558
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 39.6782
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 176.299
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 239.86
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 1.43089
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "a_1556_24966#" 0.0121008
cap "a_544_26625#" "a_1556_27422#" 33.061
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_544_30309#" 12.4355
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 69.3875
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_1556_2862#" 0.603686
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 511.485
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_544_10661#" 1.79844
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.013412
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 622.101
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 35.9691
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.106081
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 61.8242
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 504.089
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_544_4521#" 3.74904
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 37.03
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.145934
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_544_30309#" 3.74904
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.000248615
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.16055
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.237817
cap "6_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 90.4691
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.106081
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 129.429
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 140.118
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0205159
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 5.70278
cap "a_544_2065#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 12.4355
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 26.8939
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.0266452
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 393.751
cap "a_1556_4090#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.48328
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 14.5241
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1.32344
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.614078
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.169541
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 127.808
cap "a_544_37677#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 1.79844
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 131.972
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0250832
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 393.751
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 90.38
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 3.49913
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 2.02008
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.558566
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 543.985
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 176.509
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 125.353
cap "a_544_33993#" "a_544_35221#" 0.382409
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.00981988
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 37.03
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 2.13018
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.179571
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 4.99711
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 25.8583
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].switch_n_3v3_0.VOUT" 0.245378
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 3.94202
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.0228558
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 10.4149
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 5.1733
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 201.043
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 0.0410365
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 1062.81
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 0.0204061
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.415246
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.373626
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" 26.792
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 176.509
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.013412
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 138.053
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 150.177
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 219.307
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 1.32344
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2.60044
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.13794
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 10.1852
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_1556_18826#" 0.603686
cap "a_544_36449#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.0554847
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.0228558
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2.62489
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.352647
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.0436451
cap "a_1556_11458#" "a_544_11889#" 174.613
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.0308458
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 0.245378
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 546.12
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_1556_24966#" 0.408927
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.25432
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 188.964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 1.17403
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1.64168
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.368109
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 8.05199
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 3.06378
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_544_26625#" 0.0554847
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 311.876
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 239.86
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.172454
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 1.83246
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.631
cap "a_1556_5318#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 396.823
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 16.979
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 69.3875
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 1251.03
cap "a_544_20485#" "a_1556_21282#" 33.061
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" 0.368109
cap "a_544_33993#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 5.76623
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 131.972
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "switch_n_3v3_1.DX_" 0.353329
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0252066
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 13.6731
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0311371
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 239.86
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_544_15573#" 3.74904
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.184662
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_544_16801#" 3.74904
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1.32344
cap "a_1556_5318#" "a_1556_6546#" 9.80542
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 10.385
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1.64168
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 62.5351
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 60.6591
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 543.985
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 3.18706
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.0361569
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 228.66
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.891966
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 5.54585
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 1.27049
cap "a_1556_33562#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 337.033
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 140.118
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_1556_12686#" 402.924
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.705
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 10.385
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 797.218
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_1556_17598#" 0.0268071
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 6.92166
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.190173
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.631
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 314.83
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 0.0174924
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.415246
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 314.83
cap "a_544_32765#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 5.76623
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 311.51
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 27.0505
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.0178556
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2.62489
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 8.05199
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.0369876
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 714.069
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 3.06378
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].switch_n_3v3_0.DX_" 26.792
cap "a_544_24169#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 472.287
cap "6_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 90.4691
cap "a_1556_28650#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.408927
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].switch_n_3v3_0.VOUT" 54.0295
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.0967898
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" 85.2862
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 797.218
cap "a_1556_20054#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 325.32
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 511.485
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_544_27853#" 12.4355
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2.36762
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.583847
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_544_27853#" 835.681
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_1556_6546#" 0.48328
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 75.723
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.168383
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 219.307
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_1556_27422#" 402.924
cap "a_1556_27422#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.408927
cap "a_1556_26194#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 402.924
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 10.8588
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.00342397
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 635.245
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.168383
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.033752
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 92.7109
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 26.8939
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 712.023
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 778.695
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 125.353
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 2.12717
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 8.05325
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2.36762
cap "a_1556_33562#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.197137
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_544_3293#" 321.831
cap "a_1556_28650#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 402.924
cap "a_1556_31106#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 5.38267
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 3.94202
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 1179.26
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.0967898
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].switch_n_3v3_0.VOUT" 175.566
cap "a_544_20485#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0023446
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.583847
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0181194
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.000248615
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 302.858
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 6.92166
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.251275
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.25432
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_1556_24966#" 0.197137
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.00981988
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 1179.26
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 404.131
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0311371
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 4.0554
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 110.964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_24966#" 713.007
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_544_21713#" 92.2964
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 714.069
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 1.631
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 545.727
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_1556_37246#" 2.99516
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_1556_34790#" 89.1676
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 92.7109
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.558566
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.540375
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 219.307
cap "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.179571
cap "a_544_18029#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 472.287
cap "a_1556_12686#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.408927
cap "a_544_22941#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0023446
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 3.94202
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 302.858
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 4.72563
cap "a_544_20485#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 205.324
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_1556_17598#" 396.823
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.145934
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 115.42
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.64168
cap "a_1556_11458#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 295.695
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 57.8788
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 74.4912
cap "a_544_37677#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.0554847
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4.72563
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.891966
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0178556
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.583847
cap "switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 712.195
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 19.8735
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 311.876
cap "a_1556_5318#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.197137
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 346.567
cap "a_1556_11458#" "a_544_13117#" 0.0957149
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 131.972
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 314.83
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.0361569
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 358.791
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_544_35221#" 1.05004
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 6.92166
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.0179241
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.268666
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.614078
cap "a_1556_1634#" "a_544_3293#" 0.0957149
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.425314
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 19.0817
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2.36762
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_544_22941#" 8.31782
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.631
cap "a_544_37677#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 10.2017
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" 397.595
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 0.0237996
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 1.43089
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.0266452
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 219.398
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2.62489
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 5005.9
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0322782
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 115.42
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 3.18706
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.368109
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.0311371
cap "a_1556_20054#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 396.823
cap "a_544_6977#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 321.831
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_544_18029#" 5.76623
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].switch_n_3v3_0.VOUT" 1.13285
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 2.12717
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 3.49913
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 1.631
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 219.307
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_1556_27422#" 337.033
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.033752
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 578.553
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 346.567
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.558566
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 219.398
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 69.3875
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 0.314482
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 631.306
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 393.751
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 92.7109
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.80097
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.0361569
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.0179241
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 129.909
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 131.972
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.103057
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 85.2143
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.891966
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.00269908
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 91.6228
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 235.715
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.0967898
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 57.8788
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_544_14345#" 4.91461
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 1.17403
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_544_4521#" 4.91461
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.190173
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 2.31353
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.106081
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 1.83246
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 66.7908
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_1556_29878#" 295.695
cap "a_544_19257#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 55.0581
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_544_16801#" 10.2017
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 379.516
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 0.013412
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 1.43089
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.103057
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 129.429
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_1556_23738#" 295.695
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 5.83363
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.66662
cap "a_1556_27422#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 325.32
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.415246
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 69.3875
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 26.4699
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 8.19065
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 1.43089
cap "a_544_6977#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 82.3666
cap "a_1556_37246#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 98.0672
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_31537#" 1.05004
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 177.368
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.775335
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 1.43089
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 1.83246
cap "a_1556_406#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 98.0672
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 239.86
cap "a_544_29081#" "a_544_30309#" 0.382409
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 5.48676
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 5.94999
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_544_30309#" 4.91461
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 92.7109
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 235.715
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 0.0174924
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.94202
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 1.83246
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 0.606576
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.0181194
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.251275
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 92.7109
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 8.19065
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 714.069
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 1287.65
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" 12.9063
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 3.79375
cap "a_544_29081#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 205.324
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_1556_1634#" 396.823
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 10.4149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.352647
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4.72563
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0361569
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0205159
cap "a_544_837#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 82.3666
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0250832
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 29.2982
cap "a_544_8205#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 1.79844
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].switch_n_3v3_0.DX_" 26.792
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 3.68297
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.49053
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.207434
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2.62489
cap "a_544_26625#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 1.05004
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 27.0505
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0156739
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 69.3875
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_544_29081#" 4.91461
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.0252066
cap "a_1556_10230#" "a_544_10661#" 174.613
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 0.368109
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.43316
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 219.307
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.49728
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.148094
cap "a_544_20485#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.0554847
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.103057
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 1.83246
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 7.25127
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 264.761
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_1556_9002#" 0.0268071
cap "a_1556_28650#" "a_1556_27422#" 9.80542
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.25432
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.268666
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.336425
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 8.05199
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_544_22941#" 835.681
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1.64168
cap "a_1556_20054#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.48328
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 80.1438
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 481.704
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.47044
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 32.3717
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 578.553
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 349.228
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.583847
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.148094
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 1.11526
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 1179.26
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 127.808
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 61.8242
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 3.79375
cap "a_544_9433#" "a_544_10661#" 0.382409
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 98.7929
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.035406
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0181194
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.425314
cap "a_1556_33562#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.48328
cap "a_544_11889#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 321.831
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 228.66
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 57.8788
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].switch_n_3v3_0.DX_" 0.00981988
cap "a_544_11889#" "a_544_13117#" 0.382409
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 2.36762
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 40.5829
cap "a_1556_36018#" "a_1556_37246#" 9.80542
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 80.1438
cap "a_1556_2862#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 295.695
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 778.695
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.168383
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.0156739
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.0156739
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "switch_n_3v3_1.DX_" 0.133468
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0205159
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_544_30309#" 205.324
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 10.4149
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 3.06378
cap "a_1556_1634#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.408927
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.0709509
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 8.05199
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.6843
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 213.459
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 176.299
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 511.485
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "a_544_21713#" 0.0023446
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.00442711
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 631.306
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 25.849
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 1.43089
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.514199
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 772.921
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 264.761
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 75.723
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 98.7929
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.897418
cap "a_1556_18826#" "a_544_18029#" 33.061
cap "a_544_19257#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 236.37
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 110.964
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.354031
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 291.236
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.179571
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.168383
cap "a_544_5749#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 82.3666
cap "a_1556_13914#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 89.1676
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 650.828
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 150.177
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.354031
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 552.391
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 314.83
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.891966
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "a_544_26625#" 0.0589228
cap "a_544_36449#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 12.4355
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.147409
cap "a_1556_36018#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.128543
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 349.228
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 74.2607
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 39.6782
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.0266452
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 3.79375
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 57.8788
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 61.5631
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 27.008
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 346.567
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.558566
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 3.49913
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 139.529
cap "a_1556_2862#" "a_1556_1634#" 9.80542
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 17.3736
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0156739
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 523.021
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0205159
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.56768
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 69.3875
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0126356
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 51.0077
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 14.5241
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 44.9508
cap "a_544_33993#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 835.681
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.16055
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_1556_15142#" 3.6531
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 1.89219
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 511.485
cap "a_1556_406#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 5.38267
cap "6_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.105438
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 481.704
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 11.5218
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.64168
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 1.32344
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 4.99711
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 8.19065
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 17.8651
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.145934
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 10.3716
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.0250832
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 10.385
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 3.06378
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" 1.27049
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 22.2477
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 313.691
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.610606
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 338.88
cap "a_1556_16370#" "a_544_15573#" 33.061
cap "a_544_837#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 10.2017
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "a_544_22941#" 0.0554847
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0181194
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 3.79375
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 301.75
cap "a_1556_4090#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.29255
cap "a_1556_11458#" "a_1556_12686#" 9.80542
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 228.66
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_1556_29878#" 0.29255
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.14466
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.336425
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.207434
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 635.245
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 40.1667
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.49728
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 16.979
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 239.86
cap "6_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 219.398
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.49728
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.6843
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 29.2556
cap "a_1556_1634#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.29255
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0282233
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 635.245
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_544_3293#" 10.2017
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 219.398
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 3.94202
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.237817
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 75.723
cap "a_1556_34790#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.0268071
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 1.83246
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 1.19232
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 33.6714
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0413889
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 514.257
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 10.1852
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 3.79375
cap "a_1556_37246#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 337.033
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 613.149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_14345#" 1.05004
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" 0.0369876
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 578.553
cap "a_544_22941#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 321.831
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 80.1438
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 18.9456
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 4.76046
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 3.49053
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.93023
cap "a_544_31537#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 1394.01
cap "a_1556_20054#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.0121008
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 3.49913
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 10.4149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.775335
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 219.398
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 5.0536
cap "a_1556_28650#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 396.823
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 314.83
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 26.792
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 0.013412
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 1179.26
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 3.94202
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 12.9063
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.148094
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.207434
cap "a_544_35221#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 236.37
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 228.66
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.0369876
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 2530.43
cap "a_1556_7774#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.603686
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 481.704
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.415246
cap "a_544_33993#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 1394.01
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0228558
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_1556_29878#" 0.197137
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 219.307
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.25432
cap "a_1556_16370#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.29255
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.891966
cap "a_544_10661#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 835.681
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 2181.95
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1.64168
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.295861
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2.62489
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.354031
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0205159
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 1179.26
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.148094
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2.60044
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 26.8939
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "a_544_14345#" 0.0023446
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 3.49913
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 481.704
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 91.6228
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2.62489
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 88.8113
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 5.59785
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_1556_34790#" 337.033
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.606576
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 219.307
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 9804.05
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 3.68297
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.610606
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.0156739
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 98.7929
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2.62489
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.43316
cap "a_544_31537#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 472.287
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 4776.03
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 17.1545
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 17.1545
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 14.2781
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0205159
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.172454
cap "a_544_37677#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.0589228
cap "a_544_10661#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 1394.01
cap "a_1556_18826#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 713.007
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 2.62489
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_544_21713#" 321.831
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 0.0396181
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_1556_22510#" 337.033
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 0.0469771
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 0.25432
cap "a_1556_36018#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 5.38267
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 1249.35
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.80097
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 714.069
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.775335
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 543.985
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 75.723
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 20.043
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 578.553
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 18.9456
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.14466
cap "a_544_20485#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 82.3666
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 358.791
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.207434
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" 124.876
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.0196104
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.354031
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 1.19232
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 176.299
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 2.12717
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 613.149
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 8.19065
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_544_3293#" 1.05004
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 131.972
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 393.751
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.0178556
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.1852
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 3.18706
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.606576
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.147685
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_1556_21282#" 0.603686
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 0.0237996
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.190173
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.897418
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 60.6591
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 219.398
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 219.307
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.00442711
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 239.86
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 71.9374
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 125.353
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 37.03
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 17.8651
cap "a_544_25397#" "a_544_24169#" 0.382409
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 6.92166
cap "a_1556_15142#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 713.007
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 751.034
cap "a_544_36449#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 1.79844
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 74.4912
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.0156739
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_1556_29878#" 402.924
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.013412
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0263939
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0205159
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 61.7636
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.145934
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 1179.26
cap "a_1556_12686#" "a_544_11889#" 33.061
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 37.03
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 17.1545
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 3.49888
cap "switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.93984
cap "a_1556_11458#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 3.6531
cap "a_544_32765#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 835.681
cap "a_544_24169#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 3.74904
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 1.16055
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 176.299
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 314.83
cap "a_544_20485#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 3.74904
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_1556_9002#" 0.408927
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 10.385
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_544_22941#" 12.4355
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 578.553
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0156739
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_544_31537#" 55.0581
cap "a_1556_17598#" "a_544_16801#" 33.061
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 15.4826
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.0360123
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 71.9374
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.14466
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.470729
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 712.023
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_1556_21282#" 0.197137
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 2.36762
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.820574
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 712.073
cap "a_1556_22510#" "a_1556_21282#" 9.80542
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.013412
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.609961
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.614078
cap "a_544_19257#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.189749
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.106081
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0156739
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 313.691
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.583847
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 8.05199
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 87.9888
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 138.053
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.0361569
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 511.485
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 26.4699
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.481152
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.0266452
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 51.0077
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 13.4249
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 176.299
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 10.385
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.0346525
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_1556_406#" 337.033
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_1556_6546#" 0.0268071
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 650.828
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.14466
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 51.0077
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.207434
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 228.66
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 0.000277649
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 28.5556
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 51.0077
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 504.089
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 239.86
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 929.115
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_1556_18826#" 337.033
cap "a_1556_17598#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 3.6531
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 481.704
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 57.8788
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 35.9966
cap "a_1556_31106#" "a_1556_32334#" 9.80542
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 23.3935
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 228.66
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_544_18029#" 236.37
cap "a_1556_2862#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 5.38267
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.348586
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 62.5351
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_544_837#" 205.324
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 6.92166
cap "a_1556_10230#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 98.0672
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].switch_n_3v3_0.DX_" 85.2862
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 404.131
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 712.023
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 4.72563
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 32.5646
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 291.236
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.425314
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.000277649
cap "a_544_19257#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 4.91461
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 67.0362
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0250832
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_544_14345#" 321.831
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 8.05325
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_544_15573#" 55.0581
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 10.385
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX" 252.685
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.0967898
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_544_16801#" 321.831
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 15.0732
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 368.55
cap "a_544_22941#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 1394.01
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 115.42
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 69.3875
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 239.86
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.169541
cap "a_1556_13914#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.48328
cap "a_544_29081#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 55.0581
cap "a_544_25397#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.0554847
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 481.704
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.169541
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.0266452
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 129.429
cap "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 16.9787
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 0.280287
cap "a_544_32765#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 8.31782
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.0228558
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.169541
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 4.72563
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.207434
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.415246
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 797.218
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 13.2888
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 650.828
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.172454
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.425314
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 26.792
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 546.12
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.461891
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_544_5749#" 835.681
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 264.761
cap "a_544_9433#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.189749
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.66662
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 5.0536
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "a_544_31537#" 0.0023446
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 3.18706
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 176.299
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" 0.278357
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 543.985
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 0.0174924
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.25432
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.035406
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 17.8651
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_1556_34790#" 396.823
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.66662
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 17.8651
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.0369876
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 74.7824
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_1556_17598#" 5.38267
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 379.516
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 2.02008
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].switch_n_3v3_0.VOUT" 2.21744
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX" "a_544_38905#" 4.91461
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 129.909
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 228.66
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 1.80097
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" 0.408675
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.583847
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 98.7663
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.0228558
cap "a_1556_12686#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.29255
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.609961
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 90.38
cap "a_1556_12686#" "a_544_13117#" 174.613
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.606576
cap "a_1556_16370#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.0268071
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.0266452
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 3.79375
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.000248615
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 4.99711
cap "a_1556_4090#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 295.695
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1.43316
cap "a_1556_17598#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.408927
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0250832
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 129.429
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.184662
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_544_15573#" 1.79844
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.66662
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 0.0179241
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_544_26625#" 3.74904
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 8.71645
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 18.9456
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_11889#" 1.05004
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 3.18706
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 3.68297
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 98.7929
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_31537#" 82.3666
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 129.909
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 0.0179241
cap "a_1556_2862#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 3.6531
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.013412
cap "a_1556_31106#" "a_544_30309#" 33.061
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 25.849
cap "a_544_36449#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 82.3666
cap "a_544_19257#" "a_1556_17598#" 0.0957149
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1.32344
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.169541
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 37.03
cap "a_1556_26194#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.48328
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.033752
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 778.695
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.368109
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 39.6918
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.00981988
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 15.0732
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.579
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_544_10661#" 236.37
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_1556_6546#" 402.924
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.145934
cap "a_1556_13914#" "a_544_13117#" 33.061
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0205159
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.614078
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0205159
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 10.6843
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 92.3721
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.558566
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.278357
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.106081
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 2.36762
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_544_25397#" 236.37
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 31.7986
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 458.542
cap "a_544_35221#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 12.4355
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0228558
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_1556_9002#" 0.128543
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.0361569
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.891966
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 543.985
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.94202
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.876
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 115.42
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.425314
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 311.705
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 5.1733
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 25.849
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 337.205
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 314.83
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.184662
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_544_33993#" 321.831
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_1556_37246#" 89.1676
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 80.1438
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.14466
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 2.62299
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 514.257
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.0252066
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 127.808
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.0266452
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_1556_21282#" 0.0268071
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 6.92166
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 115.42
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.352647
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.0346525
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 17.1545
cap "a_1556_5318#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.29255
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.237817
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1.43316
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.891966
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 622.101
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 73.4057
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 228.66
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 254.769
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.00208671
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0432354
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 131.972
cap "a_1556_10230#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 337.033
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0282233
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 1.83246
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 3.49053
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 90.38
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 635.245
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 51.0077
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_544_18029#" 82.3666
cap "switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.60544
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.0126356
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_544_35221#" 205.324
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 10.385
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 3.49888
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0632615
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0380319
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 301.75
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 4.76046
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.106081
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.415246
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 150.195
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 635.245
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 0.368109
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 1.80097
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.0174152
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_544_3293#" 4.91461
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" 90.4271
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 714.069
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 13.501
cap "a_544_2065#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 1.05004
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.415246
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 1.16055
cap "a_544_9433#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 55.0581
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0252066
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 87.9888
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 129.429
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 125.353
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 66.5313
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 1179.26
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.891966
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 176.299
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 0.606576
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 6.92166
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 301.75
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 17.1545
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 3.68297
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 2.02008
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 1.16055
cap "a_1556_38474#" "a_544_38905#" 174.613
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 219.398
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 804.846
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.374645
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 578.553
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 18.1354
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.470729
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 8.05199
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.514199
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.035406
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 115.42
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.0967898
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 1.96559
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 481.704
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.820574
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 622.101
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.0266452
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "switch_n_3v3_1.DX_" 0.517708
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 3.49053
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 313.691
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 481.704
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 129.909
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 35.3149
cap "a_1556_7774#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.197137
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 138.053
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.0361569
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 529.225
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 1062.81
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_544_10661#" 3.74904
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0178556
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 602.96
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 10.4149
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0361569
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 7.90716
cap "a_1556_2862#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.29255
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.147685
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.481152
cap "6_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 10.385
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.251275
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 74.4362
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 26.792
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 127.808
cap "a_544_20485#" "a_1556_20054#" 174.613
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 235.715
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 504.089
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 404.131
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 2.36762
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 291.236
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 712.023
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_544_27853#" 82.3666
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 19.8735
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 311.876
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "a_544_26625#" 0.0023446
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_544_14345#" 1394.01
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 793.312
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 26.9912
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.820574
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.0967898
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 15.4826
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 635.245
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 5.70278
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.336425
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 301.554
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 17.8651
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.610606
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 5.13804
cap "a_1556_38474#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 713.043
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 38.5572
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0156739
cap "a_1556_20054#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.29255
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.558566
cap "a_544_25397#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 321.831
cap "a_544_2065#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 205.324
cap "a_1556_6546#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.408927
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 3.18706
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.610606
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 404.131
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 1.52213
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 543.985
cap "6_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.751315
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 3.79375
cap "a_1556_18826#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 5.38267
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 4.76046
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 578.553
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 1.43316
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 15.4826
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.897418
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 5.93933
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.6843
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 712.073
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 87.9888
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 10.6843
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 2.02008
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 1.16055
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.415246
cap "a_1556_26194#" "a_1556_27422#" 9.80542
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 5.1733
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 714.069
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 529.225
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0413889
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 61.7636
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 176.299
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0322782
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 302.858
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 8.05325
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.168383
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 1062.81
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.147685
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_544_15573#" 92.2964
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 8.05325
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 1.27049
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.169541
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 17.1545
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.579
cap "a_1556_20054#" "a_544_19257#" 33.061
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.558566
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.27049
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.0179241
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "a_544_13117#" 0.0589228
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 98.7929
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.169541
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 1.631
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_544_24169#" 55.0581
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 578.553
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.481152
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 115.42
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.0804211
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 75.723
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 379.516
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.0228558
cap "a_544_24169#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.0589228
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_544_32765#" 10.2017
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 578.553
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 176.509
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 3.79375
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 3.18706
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.49728
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0205159
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.106081
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 1179.26
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 37.03
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 177.368
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 87.9888
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.179571
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 90.3993
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.0967898
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 710.326
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 17.1545
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.66662
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.00981988
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.614078
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.14466
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.93023
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 2.02008
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 379.516
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1.64168
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 0.368109
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.0237996
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.415246
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.0410365
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 44.9508
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 4.26141
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 1.89219
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.190173
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.184662
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0205159
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 176.299
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 0.408675
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 57.8788
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_544_18029#" 205.324
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.000248615
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 117.134
cap "a_1556_13914#" "a_1556_12686#" 9.80542
cap "a_544_25397#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 472.287
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 140.118
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 35.3362
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 631.306
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 532.927
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 32.5952
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 2.97428
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0250832
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 797.218
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 5.0536
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.614078
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.133468
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 21.0789
cap "a_544_2065#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 236.37
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 127.808
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 90.38
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 1.80097
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 5.70278
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_544_35221#" 1394.01
cap "a_544_6977#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.189749
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.00442711
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_544_18029#" 92.2964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 5.1733
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX" 7.00024
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_1556_15142#" 325.32
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 0.105438
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.472113
cap "a_1556_2862#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2.99516
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 1521.58
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 188.964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 3.49888
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.172454
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.0369876
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2.36762
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 2.60044
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 138.053
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 5.0536
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2.62489
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 74.4362
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 8.19065
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.251275
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 1161.85
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_1556_20054#" 402.924
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 71.9374
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.0369876
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.0361569
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 127.808
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 481.704
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 3.94202
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_1556_37246#" 0.128543
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 5.13784
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.415246
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.179571
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 4.99711
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 26.9912
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 5.70278
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 346.567
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 379.516
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.106081
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.425314
cap "a_1556_6546#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 337.033
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.352647
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "a_544_8205#" 0.0023446
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.43316
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 481.704
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 176.509
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 150.195
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 92.7109
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 291.236
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 14.5241
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 804.846
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.614078
cap "a_1556_31106#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.603686
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.295861
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 10.6843
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 66.7908
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0205159
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 404.131
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 138.053
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.0156739
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.0361569
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 31.7986
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 61.7636
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.775335
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 313.691
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.415246
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0432354
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 1.19232
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 18.9456
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 92.7109
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.49728
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 18.9456
cap "a_1556_22510#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 3.6531
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 368.55
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 188.964
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" 73.177
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 87.9888
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.243147
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 110.964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.23361
cap "a_544_4521#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.189749
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 1251.03
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.352523
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 543.985
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.614078
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_544_18029#" 8.31782
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 127.808
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 0.133468
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.89219
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 771.407
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 127.808
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_544_5749#" 4.91461
cap "a_1556_5318#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 5.38267
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 8.71645
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 61.8242
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 314.83
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 124.876
cap "switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.0279639
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 578.553
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 110.964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4.72563
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.631
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.775335
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 1.32344
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 635.245
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.251275
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 3.68297
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.0369876
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 15.0686
cap "a_1556_4090#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.603686
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.897418
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 3.49053
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 264.761
cap "a_544_36449#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 472.287
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.336425
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.285599
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 80.1438
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_544_8205#" 3.74904
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 1.13794
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.614078
cap "a_1556_11458#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 402.924
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 2.02008
cap "a_544_37677#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0023446
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 15.687
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 140.118
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.179571
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 4.72563
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 124.876
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 69.3875
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.168383
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.190173
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.013412
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 264.761
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0250832
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 51.0077
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_544_14345#" 5.76623
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 4.99711
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.891966
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.470729
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.172454
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 313.691
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 25.8607
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" 23.6309
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 393.751
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.820574
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 51.0077
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1.43316
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 5.83363
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.14466
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_21713#" 82.3666
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 90.3993
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.614078
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 2.60044
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 5.35473
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.457718
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 66.7908
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0205159
cap "a_1556_18826#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 3.6531
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 393.751
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 66.7908
cap "a_1556_31106#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.0268071
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 622.101
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.705
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.80097
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 522.667
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 140.118
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 17.1545
cap "a_1556_16370#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 402.924
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 140.118
cap "a_544_37677#" "a_1556_38474#" 33.061
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 463.193
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_1556_21282#" 325.32
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 12.9063
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 15.4826
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 27.0505
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 404.131
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 51.0077
cap "a_544_15573#" "a_544_16801#" 0.382409
cap "a_544_5749#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 8.31782
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.891966
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 25.8969
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.106081
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_30309#" 472.287
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.237817
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.891966
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_1556_27422#" 2.99516
cap "a_544_31537#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 236.37
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" 32.2147
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 90.3993
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0228558
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 404.131
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.0252066
cap "a_1556_38474#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 295.695
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 25.8583
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 291.236
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.145934
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.891966
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_544_27853#" 321.831
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 8.05199
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 0.0179241
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 1064.26
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 219.307
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.251275
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 481.704
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 10.3593
cap "a_1556_26194#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.29255
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" 0.408675
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 1.631
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.373626
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.352647
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_1556_18826#" 402.924
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 2.62489
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 349.228
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_35221#" 0.189749
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 60.6591
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 804.846
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 18.9456
cap "a_1556_7774#" "a_544_6977#" 33.061
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 21.0789
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 358.791
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 33.9768
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 61.7636
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 239.86
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_544_15573#" 82.3666
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_1556_10230#" 0.0268071
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 140.118
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.184662
cap "a_1556_12686#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.0121008
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 778.695
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_21713#" 1.05004
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 481.704
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 37.03
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 514.257
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 140.118
cap "a_544_26625#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 321.831
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 804.846
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 19.8735
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.470729
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" 0.103057
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 26.4699
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 228.66
cap "a_1556_10230#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.197137
cap "a_544_25397#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 12.4355
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 219.398
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 511.485
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.0308458
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 139.529
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 22.2477
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "a_1556_406#" 0.0121008
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.352647
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 44.9508
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0178556
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 129.909
cap "a_544_24169#" "a_1556_23738#" 174.613
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "a_544_35221#" 0.0023446
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 110.964
cap "a_544_9433#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 205.324
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.514199
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 14.5241
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_1556_34790#" 98.0672
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_1556_24966#" 0.29255
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.558566
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.0967898
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 543.985
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.354031
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 138.053
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1.32344
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 714.069
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "a_544_837#" 0.0589228
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].switch_n_3v3_0.VOUT" 309.799
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 15.6805
cap "a_1556_37246#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 402.924
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.876
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 125.353
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 4.99711
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 44.9508
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.14466
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 631.306
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 10.4149
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.631
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].switch_n_3v3_0.DX_" 19.8735
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 7.25127
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 110.964
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 27.0505
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 26.792
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.16055
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 481.704
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.0469771
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 57.8788
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 19.0817
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 0.179571
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.705
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_1556_32334#" 0.408927
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.207434
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.184662
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 264.761
cap "a_544_11889#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 92.2964
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 98.7929
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 22.2477
cap "a_1556_26194#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 3.6531
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 511.485
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "a_1556_9002#" 0.0121008
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.237817
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 0.0396181
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" "switch_n_3v3_1.VOUT" 0.520455
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.251275
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 504.089
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1062.81
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_1556_29878#" 89.1676
cap "a_544_33993#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 472.287
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 3.49888
cap "a_544_32765#" "a_544_33993#" 0.382409
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 481.704
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.0156739
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 4.99711
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 4.76046
cap "a_544_22941#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 3.74904
cap "a_544_11889#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.0023446
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 26.792
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 3.65841
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 291.236
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.184662
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 213.459
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_544_24169#" 4.91461
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_544_15573#" 8.31782
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 8.19065
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 51.0077
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 5.59785
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 213.459
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_544_21713#" 1.79844
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 110.964
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 523.923
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 75.723
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.354031
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 1.80097
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.0369876
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.0266452
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.0178556
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.354031
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0156739
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.66662
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.606576
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 0.000277649
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_1556_23738#" 402.924
cap "a_1556_33562#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.29255
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0205159
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 404.131
cap "a_1556_36018#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.603686
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 712.023
cap "a_1556_32334#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 3.6531
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.00981988
cap "a_1556_7774#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 402.924
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.47044
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.425314
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 91.6228
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.425314
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.14466
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1.32344
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.00981988
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 25.849
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.207434
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 89.5219
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 25.8583
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 404.131
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_1556_29878#" 0.408927
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.354031
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 1.83246
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 85.8053
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1.64168
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.775335
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 188.964
cap "a_544_2065#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 835.681
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 177.368
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0181194
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 232.798
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 1.631
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "a_544_29081#" 0.0023446
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 75.723
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_1556_27422#" 89.1676
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 772.921
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 98.7929
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 2.36762
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "a_1556_23738#" 89.1676
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1.43316
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 61.5631
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].switch_n_3v3_0.DX_" 0.013412
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.00208671
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.352647
cap "switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 5.81892
cap "a_544_24169#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 5.76623
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.179571
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.184662
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_1556_23738#" 3.6531
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.354031
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.168383
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0361569
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 2.36762
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.0266452
cap "a_544_31537#" "a_1556_29878#" 0.0957149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.336425
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "a_544_5749#" 0.0023446
cap "a_1556_36018#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2.99516
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 26.9912
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "a_1556_26194#" 0.0121008
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2.36762
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 92.7109
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.148094
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 138.053
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 219.307
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 3.18706
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0181194
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 20.4236
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 4.72563
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.0250832
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_544_30309#" 8.31782
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 92.3721
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 797.218
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 3.40325
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 39.128
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 22.2477
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 84.8839
cap "a_1556_4090#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2.99516
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 504.089
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_544_14345#" 0.189749
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 578.553
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.49728
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.184662
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 90.4271
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 61.5631
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "a_544_15573#" 0.0554847
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.49053
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 60.6591
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 17.8651
cap "a_1556_37246#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.48328
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.0178556
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 67.0362
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 92.3721
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 115.42
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 622.101
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.000248615
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.145934
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 70.0823
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.251275
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 1.83246
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 87.9888
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.425314
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_1556_20054#" 2.99516
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_544_22941#" 10.2017
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 176.299
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_1556_32334#" 337.033
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.374645
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 20.4236
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.354031
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 481.704
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 123.462
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_1556_37246#" 295.695
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.352523
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 92.7109
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 75.723
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 129.429
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 140.118
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 80.1438
cap "a_544_4521#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 835.681
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.558566
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 2.31007
cap "a_544_21713#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 1394.01
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 3.77632
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 311.876
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 635.245
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.295861
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.207434
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 188.964
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 92.7109
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 543.985
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 514.257
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.13822
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.0967898
cap "a_544_6977#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 472.287
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 88.8113
cap "a_1556_28650#" "a_544_30309#" 0.0957149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.168383
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.179571
cap "a_544_36449#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 321.831
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 628.381
cap "a_544_30309#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 82.3666
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.000820275
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 346.567
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.1852
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 140.118
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.514199
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 138.053
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 69.3875
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.106081
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" "a_544_38905#" 201.319
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 346.567
cap "a_1556_11458#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 5.38267
cap "a_1556_10230#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2.99516
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0178556
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 302.858
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 21.0789
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 5.1733
cap "a_1556_28650#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 337.033
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 57.8788
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 26.792
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 75.723
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 10.4149
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 87.9888
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 188.964
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.00208671
cap "a_1556_11458#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.29255
cap "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 90.4639
cap "a_1556_28650#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2.99516
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 8.47207
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 1.43089
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 14.5241
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.280287
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 32.3717
cap "a_1556_5318#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.603686
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 75.723
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 511.485
cap "a_544_25397#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 4.91461
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 80.1438
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0244725
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.0967898
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.0369876
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 3.18706
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.0250832
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_1556_1634#" 2.99516
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.425314
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.470729
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.0156739
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0178556
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.614078
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 228.66
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 18.9456
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.775335
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.0967898
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.0179241
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 635.245
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 17.1545
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_1556_32334#" 89.1676
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.00208671
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_544_26625#" 1.79844
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 1409.54
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 38.5442
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.0237996
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 0.0396181
cap "a_544_32765#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 82.3666
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 1.631
cap "a_1556_11458#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2.99516
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_544_16801#" 12.4355
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 379.516
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.0266452
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 9.27239
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_544_33993#" 1.79844
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 511.485
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 481.704
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.25432
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 0.515851
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0228558
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_5749#" 472.287
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 8.05199
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 177.368
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "switch_n_3v3_1.VOUT" 311.404
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.251275
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 219.307
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.0228558
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_1556_406#" 325.32
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.354031
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 32.3717
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 17.8651
cap "a_544_29081#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 82.3666
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.583847
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 393.751
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 144.381
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 2.31353
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.764457
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 37.03
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 16.979
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 346.567
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 772.921
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 176.299
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.13822
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.000248615
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 981.113
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 249.249
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.172454
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 3.18706
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_837#" 472.287
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 1251.03
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 74.2607
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4.72563
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_544_8205#" 55.0581
cap "a_1556_36018#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.0121008
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.558566
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.237817
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 177.368
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 25.8993
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1062.81
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.352647
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 228.66
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 6.92166
cap "a_1556_20054#" "a_1556_21282#" 9.80542
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 71.9374
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 622.101
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "switch_n_3v3_1.DX_" 219.398
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 1.79304
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_38905#" 1.05004
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_1556_24966#" 0.128543
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 349.228
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.169541
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 89.5219
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.190173
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.368109
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 15.4826
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 514.257
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "a_1556_32334#" 0.0121008
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.0709509
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.0228558
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.237817
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.145934
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 33.6714
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 176.509
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.610606
cap "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 3.65841
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_1556_32334#" 325.32
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_1556_34790#" 5.38267
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 797.218
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 22.2477
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 37.03
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 1.80097
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 404.131
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.606576
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0179378
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 404.131
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 404.131
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 26.9912
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "a_544_14345#" 236.37
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_1556_27422#" 0.603686
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 10.385
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "a_544_22941#" 0.0589228
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_544_35221#" 82.3666
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 219.398
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.43316
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.103057
cap "a_1556_406#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.197137
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 281.432
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 543.985
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 712.073
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 30.996
cap "a_1556_17598#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 295.695
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 26.4699
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.169541
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_1556_9002#" 98.0672
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_544_27853#" 10.2017
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 26.792
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.352523
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.820574
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.133468
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.14466
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 10.4149
cap "a_544_11889#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.2017
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 291.236
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 57.8788
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "switch_n_3v3_1.DX_" 0.36869
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 1179.26
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 22.2477
cap "a_544_837#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 55.0581
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 26.792
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.179571
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 2.12717
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 70.0823
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_1556_23738#" 5.38267
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 3.49913
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 773.8
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 3.06378
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 254.769
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 219.398
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 57.8788
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 5.1733
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 91.6228
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 4.26141
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 5.70278
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 66.3256
cap "a_1556_36018#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 3.6531
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 131.972
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.0266452
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 264.761
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 346.567
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.820574
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 1.27049
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 131.972
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.0346525
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 1.1249
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 80.1438
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.583847
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 228.66
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 87.9888
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 511.485
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 176.299
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1062.81
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 17.8651
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.06378
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.0181194
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.0156739
cap "a_1556_22510#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 98.0672
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 37.03
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 219.307
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_544_6977#" 10.2017
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 291.236
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 797.218
cap "a_544_11889#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 4.91461
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 552.391
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 124.876
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.000248615
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 5036.26
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 0.0282233
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "a_544_18029#" 0.0589228
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 98.7929
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 129.909
cap "a_1556_20054#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 337.033
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 32.3717
cap "a_544_10661#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 82.3666
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 15.687
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 524.51
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.147685
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.1852
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" 10.385
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 0.133468
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.168383
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 0.000184537
cap "a_544_29081#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 12.4355
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.352647
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 1.83246
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 129.909
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_30309#" 0.189749
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.425314
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 60.6591
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 635.245
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 314.83
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.0228558
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "a_1556_9002#" 89.1676
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_544_24169#" 1394.01
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 1.13822
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.891966
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 10.385
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 91.6228
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 37.03
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 129.909
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 75.723
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 2.62299
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" 26.792
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 3.73125
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 54.0734
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.033752
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0205159
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 0.276016
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_544_32765#" 1394.01
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.0237996
cap "a_544_15573#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0023446
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 714.069
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.14466
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0126356
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.6843
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.207434
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 8.19065
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 3.68297
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 578.553
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_1556_23738#" 98.0672
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.558566
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 1.1249
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1062.81
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_1556_32334#" 2.99516
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.43316
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.583847
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 1.43089
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 1.13822
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 127.808
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.537511
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 51.0077
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_544_15573#" 1394.01
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 57.8788
cap "a_544_29081#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 1.05004
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 67.2305
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.27049
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 311.876
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 92.7109
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 91.6228
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2.36762
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 91.6228
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.583847
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].switch_n_3v3_0.DX_" 85.2862
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 188.964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 8.71645
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 62.5351
cap "switch_n_3v3_1.VOUT" "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 499.196
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.472113
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.415246
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 10.4149
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 291.236
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 25.849
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.1852
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_1556_26194#" 0.603686
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 228.66
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 291.236
cap "a_544_2065#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 55.0581
cap "a_1556_36018#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.48328
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.514199
cap "a_544_13117#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 321.831
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 44.9508
cap "a_544_6977#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 835.681
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 804.846
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 3.79375
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 139.529
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "a_544_6977#" 0.0023446
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 770.066
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.6843
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 302.858
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 1.13822
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 12.9063
cap "a_544_37677#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" 55.0581
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 301.75
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 8.19065
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 0.0436451
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 2.62489
cap "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 45.9724
cap "a_1556_28650#" "a_544_29081#" 174.613
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 1.09737
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 188.964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2.62489
cap "a_544_29081#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.189749
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0228558
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 37.03
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.373626
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 1.631
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 3.49053
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 27.0505
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 17.1545
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 115.42
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.0178556
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" 404.131
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.190173
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.00110724
cap "a_1556_16370#" "a_544_18029#" 0.0957149
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 110.964
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 90.38
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 3.18706
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.64168
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 1.89219
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 8.05199
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 712.023
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 27.0505
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.145934
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 393.751
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.148094
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.415246
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 8.05199
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.184662
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.415246
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_544_24169#" 835.681
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 127.808
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_544_13117#" 3.74904
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 92.7109
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 3.79375
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 29.4945
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 1179.26
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.80097
cap "a_544_19257#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.0023446
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 57.8788
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 4339.05
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.184662
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 648.238
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 543.985
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 39.6782
cap "a_544_2065#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 82.3666
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.80097
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 545.727
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 0.751315
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 314.83
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 714.069
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 188.964
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 5.70278
cap "a_544_4521#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 12.4355
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.169541
cap "a_544_2065#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.0589228
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_544_10661#" 205.324
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_18029#" 0.189749
cap "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" 13.8769
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.147685
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "a_544_10661#" 0.0023446
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 314.83
cap "a_1556_18826#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 325.32
cap "a_1556_33562#" "a_1556_32334#" 9.80542
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.148094
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" 0.133468
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 219.307
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.268666
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 37.03
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 379.516
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 17.8651
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.0252251
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.147685
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 765.109
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 176.299
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 29.4945
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 1.93023
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 635.245
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.190173
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.619173
cap "a_1556_28650#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.197137
cap "a_544_6977#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.0589228
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 13.2888
cap "a_544_20485#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 236.37
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.336425
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1062.81
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.610606
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 4.99711
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.610606
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 1.83246
cap "a_544_37677#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 472.287
cap "a_544_6977#" "a_544_8205#" 0.382409
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 3.06378
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.251275
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 1.17403
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 26.792
cap "a_1556_1634#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 5.38267
cap "a_544_36449#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.189749
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 1.06773
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.179571
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 228.66
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.775335
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 291.236
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 291.236
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 264.761
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 3.49913
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 3.49053
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.0967898
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 1.631
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 138.053
cap "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 3.73125
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 26.8939
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 346.567
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 4.26141
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_544_3293#" 12.4355
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" 0.00981988
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 1.43316
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.168383
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_544_14345#" 8.31782
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.169541
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_4521#" 1.05004
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 2.62489
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 3.79375
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 74.2607
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.0436451
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 26.792
cap "a_544_33993#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 205.324
cap "a_1556_7774#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 337.033
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.465027
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 5.83363
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0252066
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.558566
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 57.8788
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.179571
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 21.0789
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 1.13822
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_544_35221#" 10.2017
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.610606
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.0184653
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 2.02008
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.105438
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.51974
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_1556_27422#" 0.0268071
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 61.8242
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.172454
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 622.101
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.14466
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.897418
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 393.751
cap "a_1556_27422#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 713.007
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 613.149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 3.79375
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.207434
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 1.43316
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.352647
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 1.43089
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 1179.26
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0181194
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 10.385
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 3.18706
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 3.06378
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 22.2477
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 70.0823
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 5.1733
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.470729
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 22.2477
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.184662
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 17.1545
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1.43316
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 80.1438
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 75.723
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 10.4149
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.0184653
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_1556_23738#" 337.033
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_544_16801#" 92.2964
cap "a_1556_16370#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 713.007
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 150.195
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 393.751
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 38.5442
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 219.307
cap "a_1556_36018#" "a_544_36449#" 174.613
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 0.352523
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 75.723
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0308458
cap "a_544_33993#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 55.0581
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 219.398
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.404037
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 804.846
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 53.2816
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 2.02008
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 3.49888
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0432354
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 127.808
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 219.307
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 17.1545
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 635.245
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 239.86
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 713.939
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 1.93023
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 1.43089
cap "a_544_25397#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 10.2017
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.66662
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 379.516
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.606576
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.145934
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 27.008
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 61.7024
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 138.053
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.25432
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 92.4848
cap "a_544_14345#" "a_544_13117#" 0.382409
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 15.0732
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 1287.65
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 314.83
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "a_544_3293#" 0.0554847
cap "a_544_8205#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 92.2964
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 714.069
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.106081
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.000277649
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.00110724
cap "switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.179571
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 1179.26
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 8.05199
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 17.1545
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 228.66
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.251275
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.891966
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 1179.28
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 219.398
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.169541
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 129.909
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.145934
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.610606
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.237817
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.0178556
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 87.9888
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_544_15573#" 4.91461
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 2.80917
cap "a_544_26625#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 472.287
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.80097
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.106081
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 622.101
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 10.4149
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_1556_31106#" 3.6531
cap "a_1556_12686#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 295.695
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 613.149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.106081
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.205344
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 1.11526
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.705
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_1556_6546#" 295.695
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0380319
cap "a_544_31537#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.0589228
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0156739
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 379.008
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 110.964
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 481.704
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.268666
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_1556_18826#" 0.0268071
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 32.7617
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.190173
cap "a_1556_406#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 705.577
cap "a_1556_22510#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 402.924
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.472113
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 16.979
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 219.307
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.0179241
cap "a_544_20485#" "a_544_21713#" 0.382409
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 138.053
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_544_18029#" 12.4355
cap "a_544_31537#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 1.79844
cap "a_1556_38474#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX" 2.99516
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.415246
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.373626
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 69.3875
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0181194
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 712.335
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_1556_17598#" 0.29255
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 7.79272
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" 0.606576
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.336425
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.876
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 125.353
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 239.86
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.035406
cap "a_1556_20054#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 98.0672
cap "a_544_837#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 834.886
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 622.101
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 3.18706
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 177.368
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.148094
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2.62489
cap "a_1556_13914#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.29255
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.94202
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.354031
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 463.193
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.891966
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.251275
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.583847
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.0369876
cap "a_1556_12686#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.603686
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 1.83246
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.606576
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 4.99711
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.470729
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.820574
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 4.72563
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 36.0952
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_1556_15142#" 89.1676
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 379.516
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_1556_6546#" 98.0672
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.207434
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 1.631
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.775335
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 8.05199
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.614078
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 393.751
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 5.1733
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 1.43089
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 804.846
cap "a_544_36449#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 55.0581
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 235.715
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 379.516
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.352647
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.00981988
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 3.06378
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.148094
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.16055
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0178556
cap "a_1556_36018#" "a_1556_34790#" 9.80542
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 543.985
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.106081
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.0228558
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 127.808
cap "a_1556_36018#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 337.033
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 5.94991
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 0.514199
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.876
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.876
cap "a_1556_20054#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.603686
cap "a_544_32765#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 55.0581
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 379.516
cap "a_1556_2862#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.0268071
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 5.1733
cap "a_1556_13914#" "a_544_15573#" 0.0957149
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 10.4149
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.033752
cap "a_544_36449#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 92.2964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 529.225
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 3.79375
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 239.86
cap "a_1556_21282#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.128543
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2.36762
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.614078
cap "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].switch_n_3v3_0.DX_" 124.362
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 346.567
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.295861
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 3.94202
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 2.20365
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.64168
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 631.306
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_544_18029#" 1394.01
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.16055
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 35.3149
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 1063.38
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].switch_n_3v3_0.DX_" 0.133468
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 338.82
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.775335
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 264.761
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.49728
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0252066
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.25432
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 396.497
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.190173
cap "a_1556_18826#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 396.823
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.425314
cap "a_544_31537#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 835.681
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 90.38
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 404.131
cap "a_544_26625#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 236.37
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 1.32344
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 5.70278
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.336425
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.425314
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 0.0126356
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.0179241
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.0252066
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 10.6843
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 10.4149
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 129.909
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 80.1438
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.169541
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 61.7636
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 235.715
cap "a_1556_22510#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2.99516
cap "a_544_32765#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 12.4355
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.0224625
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 650.828
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.49728
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.775335
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 5.59785
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.0266452
cap "a_1556_16370#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2.99516
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.184662
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.168383
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 511.485
cap "a_544_33993#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 8.31782
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 1.83246
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" 23.4357
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 150.195
cap "a_544_27853#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 1394.01
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 778.709
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 61.5631
cap "a_1556_33562#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 5.38267
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.184662
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.0266452
cap "a_1556_13914#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 5.38267
cap "a_544_24169#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 1.79844
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 311.579
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 17.8651
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 291.236
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 54.0734
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 29.4661
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 29.2855
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.0204061
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.425314
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 1062.81
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 239.86
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.190173
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.00208671
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 84.8839
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.013412
cap "a_544_22941#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 236.37
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.13822
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 379.516
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.190173
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_544_27853#" 5.76623
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 614.286
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.66662
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 140.118
cap "a_1556_7774#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 396.823
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 8.19065
cap "a_544_6977#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 3.74904
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" 4.0554
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 13.501
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 311.876
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1062.81
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 2.17519
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 235.715
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 219.398
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 4.72563
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.168383
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 5.70278
cap "a_544_31537#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 92.2964
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 57.8788
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 2.62489
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" 85.8053
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0322782
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 228.66
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.583847
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 1062.81
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0156739
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 301.75
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 1.43089
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 98.7929
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.190173
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 3.06378
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 69.3875
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 26.4699
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 1.59703
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 393.751
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_1556_31106#" 396.823
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 188.964
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 8.19065
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 765.19
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.00981988
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 43.5112
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 1.43093
cap "a_544_25397#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 1394.01
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_1556_34790#" 0.128543
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.368109
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 5.13804
cap "a_544_31537#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 321.831
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 481.704
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 346.567
cap "a_1556_12686#" "a_544_14345#" 0.0957149
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 21.0789
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.14466
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.49053
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 228.66
cap "a_544_37677#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1.05004
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_544_10661#" 12.4355
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 3.68297
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 1.631
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0156739
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.00208671
cap "a_1556_26194#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 295.695
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.49728
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_4521#" 82.3666
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.425314
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 1179.26
cap "a_544_6977#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 1394.01
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 10.6843
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.035406
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 127.808
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 0.0174924
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 129.429
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX" 0.148094
cap "a_544_10661#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 55.0581
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 22.2477
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 511.485
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 26.792
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 91.6228
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.876
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.49728
cap "a_1556_31106#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 325.32
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 35.3362
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 92.7109
cap "a_544_9433#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 12.4355
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.0179378
cap "a_1556_13914#" "a_544_14345#" 174.613
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.0397805
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 8.71645
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 311.876
cap "a_544_24169#" "a_1556_24966#" 33.061
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.168383
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.0361569
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.106081
cap "a_1556_37246#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.603686
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 3.18706
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.0369876
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.49728
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.14466
cap "a_1556_1634#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 325.32
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 239.86
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 139.529
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.25432
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 8.05199
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "switch_n_3v3_1.VOUT" 0.0124757
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0178556
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 393.751
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 311.705
cap "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 244.072
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 219.307
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 131.972
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.736282
cap "switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 26.792
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 774.816
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 249.249
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.368109
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 25.849
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 75.723
cap "a_544_32765#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 3.74904
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 219.398
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.80097
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 393.751
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 129.429
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.0361569
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_544_3293#" 835.681
cap "a_1556_29878#" "a_544_30309#" 174.613
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.169541
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.64168
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 635.245
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.49728
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.0250832
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 0.25432
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.579
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 330.632
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.80097
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 511.485
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 89.5219
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.775335
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4.72563
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 1.80097
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_1556_29878#" 0.0268071
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 622.101
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 90.38
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.190173
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.13794
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 57.8788
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 404.131
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 13.501
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 127.808
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 3.79375
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 12.9063
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_1556_29878#" 0.603686
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 88.8113
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 139.529
cap "a_544_2065#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 5.76623
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 25.849
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0308458
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 70.0823
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.354031
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 523.13
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 714.069
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2.36762
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.207434
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 115.42
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_1556_31106#" 0.197137
cap "a_1556_27422#" "a_544_27853#" 174.613
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.891966
cap "a_1556_5318#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 98.0672
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 714.077
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 12.9063
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.0432354
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 1.32344
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_544_19257#" 3.74904
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 138.053
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.515851
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0181194
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.481152
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 3.68297
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.00112767
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 80.1438
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 0.25432
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 3.68297
cap "a_544_25397#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0023446
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.0369876
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.1852
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 138.053
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 44.0361
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.103057
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 314.83
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.891966
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.033752
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.184662
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 19.8735
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.425314
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 150.177
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.169541
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.0369876
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.168383
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 127.808
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 778.695
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.25432
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0181194
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0205159
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 25.849
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.00110724
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "a_544_30309#" 0.0589228
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" 0.013412
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 3.49888
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 87.9888
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0178556
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.0181194
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.0311371
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 313.691
cap "a_1556_13914#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.0121008
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.876
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.558566
cap "a_1556_13914#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.197137
cap "a_1556_36018#" "a_544_35221#" 33.061
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.14466
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 0.425314
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 29.4945
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 3.79375
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 2.31353
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.207434
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 379.516
cap "a_544_26625#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 1394.01
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_544_26625#" 5.76623
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_1556_16370#" 3.6531
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "a_544_18029#" 0.0554847
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 12.9063
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 57.8788
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].switch_n_3v3_0.DX_" 0.0179241
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.45014
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "a_544_27853#" 0.0589228
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 73.177
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 0.0174924
cap "switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 345.943
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 17.1545
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.415246
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 622.101
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 219.307
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.336425
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 314.83
cap "a_1556_1634#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 295.695
cap "a_544_22941#" "a_544_24169#" 0.382409
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 514.257
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 712.073
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 138.053
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.251275
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 140.118
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 311.579
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.0346525
cap "a_544_4521#" "a_544_5749#" 0.382409
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.207434
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_1556_32334#" 0.128543
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].switch_n_3v3_0.DX_" 19.8735
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 125.353
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.103057
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.472113
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 176.299
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 20.4236
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 0.515851
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 463.193
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" 0.000277649
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.013412
cap "a_1556_15142#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.603686
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.295861
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.583847
cap "a_544_10661#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 4.91461
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 4.99711
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 3.68297
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.1852
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 302.858
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 635.245
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 16.1963
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 26.8939
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.145934
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 91.6228
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 804.846
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2.36762
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 306.949
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].switch_n_3v3_0.DX_" 0.105438
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.237817
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 3.68297
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_1556_24966#" 89.1676
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "a_544_30309#" 0.0554847
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 140.118
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 10.4149
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 0.368109
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_1556_9002#" 5.38267
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 138.053
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 3.49888
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 21.0789
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 3.49913
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 4.76046
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 0.751315
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1062.81
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 14.5241
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 8.71645
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 92.3721
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 51.0077
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 291.236
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" 13.8769
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 239.86
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0205159
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.0179241
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 0.276016
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 115.42
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_544_26625#" 55.0581
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.404037
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_1556_31106#" 98.0672
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_1556_26194#" 0.408927
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2.36762
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_837#" 0.189749
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.352523
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.0804211
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" 19.8735
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_544_22941#" 5.76623
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 80.1438
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 110.964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 32.3921
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 264.761
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 219.307
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_544_13117#" 55.0581
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.610606
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 264.761
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 4.76046
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.0967898
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 110.964
cap "a_1556_2862#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 713.007
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 3.18706
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 129.909
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.0179241
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 5.1733
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 778.695
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 92.7109
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 19.0817
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 188.964
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_544_27853#" 8.31782
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.0266452
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 8.05199
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.374607
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.336425
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.352647
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 29.4945
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.148094
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 3.49913
cap "a_544_8205#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.0554847
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_1556_34790#" 295.695
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.0469771
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.0266452
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_544_21713#" 3.74904
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_1556_9002#" 3.6531
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 349.228
cap "a_544_26625#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 82.3666
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_544_8205#" 205.324
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.66662
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 8.05325
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 578.553
cap "a_544_18029#" "a_544_16801#" 0.382409
cap "a_1556_18826#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.0121008
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.1852
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0361569
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 314.83
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 219.307
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_22941#" 472.287
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 0.0436451
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 16.9787
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 5.70278
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_544_35221#" 5.76623
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 176.299
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_1556_10230#" 0.48328
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 13.2888
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_544_9433#" 1.79844
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.0380319
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_544_38905#" 3.74904
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 75.723
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 71.9466
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 17.1545
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 14.2781
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.0361569
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 242.519
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 264.761
cap "a_544_2065#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.0554847
cap "a_544_6977#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 1.05004
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 66.3256
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 622.101
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 22.2477
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 68.5326
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 3.06378
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 10.385
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 219.398
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 12.1076
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_544_21713#" 55.0581
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 3.68297
cap "a_1556_16370#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 98.0672
cap "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 323.054
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 26.8939
cap "a_544_18029#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1.05004
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 441.443
cap "a_1556_22510#" "a_544_21713#" 33.061
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 346.567
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 239.86
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.0179241
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "switch_n_3v3_1.VOUT" 0.0173984
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 0.00981988
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 2.12717
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.148094
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 504.089
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 2.02008
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 254.769
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 0.190173
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 150.177
cap "a_544_2065#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 3.74904
cap "a_1556_4090#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 713.007
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 10.4149
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 511.485
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 3.06378
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 10.4149
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 6.03494
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 5.1733
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 4.26141
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX" 0.169541
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_544_15573#" 10.2017
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 5.70278
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.148094
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 188.964
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 8.19065
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.0126356
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 0.606576
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "a_544_5749#" 92.2964
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_10661#" 0.189749
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 302.858
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.775335
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 115.42
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 514.257
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2.60044
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 543.985
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.897418
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 797.218
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.0709509
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.13822
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 393.751
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.610606
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 14.39
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.0266452
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 4.76046
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_1556_24966#" 295.695
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "a_1556_29878#" 2.99516
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 4.72563
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 138.053
cap "a_544_29081#" "a_1556_29878#" 33.061
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 5.93933
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "a_544_9433#" 0.0023446
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 532.927
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.172454
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.558566
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.0967898
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_1556_37246#" 396.823
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 3.79375
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 1.631
cap "a_544_18029#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 10.2017
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.147685
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 4.72563
cap "a_544_29081#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 3.74904
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.49728
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_1556_1634#" 0.0268071
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.207434
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 511.485
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 25.8583
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_544_38905#" 472.287
cap "a_1556_21282#" "a_544_21713#" 174.613
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.14466
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 393.751
cap "a_1556_5318#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 713.007
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.105438
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 481.704
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 393.751
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.438592
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.0369876
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 291.236
cap "a_544_18029#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 1.79844
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.106081
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 264.761
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.6843
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 57.8788
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.631
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.013412
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.614078
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 765.22
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 0.251275
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 70.0823
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 26.8939
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 481.704
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 804.846
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 15.6805
cap "a_1556_28650#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 98.0672
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 132
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 219.398
cap "a_544_19257#" "a_544_18029#" 0.382409
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 8.71645
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.583847
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.354031
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_544_16801#" 835.681
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 12.6426
cap "a_544_33993#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.189749
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 4.72563
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_544_3293#" 205.324
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.28639
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 797.218
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.105438
cap "a_1556_10230#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 402.924
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 129.909
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 314.83
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.0361569
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_1556_27422#" 98.0672
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 317.243
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 264.761
cap "6_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" 2256.92
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.415246
cap "a_1556_24966#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 325.32
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 70.0823
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_1556_29878#" 337.033
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 110.964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4.72563
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.876
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 87.9888
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.179571
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].switch_n_3v3_0.VOUT" 1.4846
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.00208671
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 1184.94
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 87.9888
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 302.858
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 129.909
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.243147
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 26.9912
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 98.7929
cap "a_544_25397#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 82.3666
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2.60044
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 26.792
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 44.9508
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.0181194
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 26.792
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 32.4778
cap "a_544_9433#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 5.76623
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.16055
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.179571
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1179.26
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4.72563
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 51.0077
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 8.05199
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 1.13822
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 5.0536
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0250832
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.614078
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.13794
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 2213.47
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.876
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.172454
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.352647
cap "a_1556_12686#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.197137
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 3.18706
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0252066
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.179571
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 346.567
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.368109
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 228.66
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 8.71645
cap "a_1556_38474#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" 337.033
cap "a_544_6977#" "a_544_5749#" 0.382409
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 12.9063
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 98.7929
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 57.8788
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 176.299
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.207434
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 127.808
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "a_544_3293#" 472.287
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 0.105438
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 1287.65
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].switch_n_3v3_0.DX_" 0.368109
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 80.1438
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.148094
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.278357
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 5.70278
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.23361
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_544_21713#" 12.4355
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.000248615
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 0.609961
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 66.7908
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 26.1196
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 98.7929
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 0.775335
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.609961
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 26.792
cap "a_544_20485#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 835.681
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 1.64168
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.179571
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 10.3716
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 379.516
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 1.80097
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.106081
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 70.0823
cap "a_1556_13914#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 337.033
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 139.529
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.0369876
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 140.118
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 3.94202
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "a_1556_23738#" 0.0268071
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 115.42
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 543.985
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 0.268666
cap "a_1556_22510#" "a_1556_23738#" 9.80542
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 5.0536
cap "a_1556_36018#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 713.007
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.352647
cap "a_544_29081#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 236.37
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 771.281
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.36753
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 311.705
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0156739
cap "a_1556_11458#" "a_1556_10230#" 9.80542
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 5.94991
cap "a_544_22941#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 1.79844
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 3.94202
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.0228558
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 92.7109
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 26.1196
cap "a_544_29081#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.0554847
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 1062.81
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.43316
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 2.62489
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 5.1733
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 765.3
cap "a_1556_16370#" "a_1556_15142#" 9.80542
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_544_8205#" 1394.01
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 8.71645
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 635.245
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.6843
cap "a_1556_18826#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 98.0672
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 49.2316
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 0.103057
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 24.9216
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 311.876
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 8.71645
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 115.42
cap "a_544_36449#" "a_1556_37246#" 33.061
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.64168
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 4.72563
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.0369876
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.013412
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 622.101
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 66.7908
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 11.9314
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 92.7109
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 311.876
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.614078
cap "switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.0179241
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 26.9912
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.148094
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1.32344
cap "a_1556_28650#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.0268071
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 176.299
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 232.798
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 1.1249
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 2.62299
cap "a_1556_36018#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 396.823
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.00208671
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 504.089
cap "a_544_35221#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 321.831
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.106081
cap "a_544_19257#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 835.681
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 129.909
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 4.72563
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 4.99711
cap "a_1556_38474#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 3.6531
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 87.9888
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.00442711
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 0.0346525
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 0.352647
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 5010.11
cap "a_544_38905#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 12.4355
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 8.05199
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 8.19065
cap "a_544_37677#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 4.91461
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 133.592
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.0174924
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 177.368
cap "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 18.1354
cap "a_544_22941#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 0.189749
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 772.997
cap "a_544_36449#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 5.76623
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 239.86
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 290.132
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 228.66
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 635.245
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.179571
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 8.19065
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 19.8735
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 91.6228
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 10.3593
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 0.368109
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 17.1545
cap "a_1556_28650#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 3.6531
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0250832
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 1.43089
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.352523
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 62.5351
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 3.94202
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 773.091
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_1556_15142#" 0.29255
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 1249.35
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 98.7929
cap "a_544_20485#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 12.4355
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "a_544_16801#" 4.91461
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 239.86
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 188.964
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 291.236
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.425314
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_544_24169#" 321.831
cap "a_1556_2862#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 337.033
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_1556_23738#" 0.48328
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 1287.65
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 5.93933
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 239.86
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 26.8939
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 53.3781
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.184662
cap "switch_n_3v3_1.DX_" "switch_n_3v3_1.VOUT" 235.57
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 393.751
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 5.70278
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 1.43089
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 10.385
cap "6_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.725141
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.033752
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1062.81
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 2.62489
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 622.101
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 39.8667
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 57.8788
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.0369876
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 177.368
cap "a_1556_18826#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.48328
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 404.131
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 27.008
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 143.482
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 176.299
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.148094
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 291.236
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 10.4149
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "a_544_33993#" 0.0023446
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 714.069
cap "a_1556_31106#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 89.1676
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 804.846
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.514199
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_32334#" 713.007
cap "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 0.314482
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 1.43316
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 10.4149
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.169541
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 17.8651
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 0.0178556
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 291.236
cap "a_1556_24966#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 0.0268071
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 1.631
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "a_544_30309#" 1394.01
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 92.7109
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 22.2477
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.0967898
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 3.68297
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "a_544_13117#" 236.37
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 314.83
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.610606
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 57.8788
cap "a_544_25397#" "a_544_26625#" 0.382409
cap "a_1556_2862#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 325.32
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2.36762
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 0.857635
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 0.14466
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "a_1556_37246#" 0.0268071
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.614078
cap "a_544_19257#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 205.324
cap "a_544_37677#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 82.3666
cap "a_544_11889#" "a_1556_10230#" 0.0957149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 0.897418
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 2.36762
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 714.069
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 5.1733
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.0369876
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 3.06378
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 131.972
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 188.964
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 0.408675
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" 1.34422
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 1.13794
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 138.053
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.336425
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.0369876
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 379.516
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 0.147685
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.169541
cap "a_1556_4090#" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 0.0268071
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.013412
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "a_1556_27422#" 295.695
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 6.92166
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 26.9912
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 804.846
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.775335
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 75.723
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "a_544_32765#" 0.0023446
cap "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 90.4639
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.278357
cap "a_1556_26194#" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 325.32
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 131.972
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" "a_544_11889#" 0.189749
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 5.1733
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.514199
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 529.225
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 74.4362
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.583847
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 301.75
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 1.89219
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 0.415246
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" "a_1556_9002#" 402.924
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 804.846
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.897418
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 150.195
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 0.606576
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 4.72563
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 578.553
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 1.83246
cap "a_1556_11458#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 713.007
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 1062.81
cap "a_1556_7774#" "a_1556_6546#" 9.80542
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.614078
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 32.3717
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 0.0181194
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 2.12717
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 0.0293715
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "a_544_13117#" 0.0023446
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.278357
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 25.8583
cap "a_544_31537#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.189749
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0178556
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 804.846
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 775.766
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 3.49053
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 0.558566
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].switch_n_3v3_0.DX_" 0.368109
cap "a_544_32765#" "a_544_31537#" 0.382409
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" "a_1556_32334#" 0.48328
cap "a_544_36449#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 10.2017
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 66.7908
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 0.0179378
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 714.069
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 0.49728
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 176.299
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 0.606576
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 0.0436451
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 17.1545
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 0.106081
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 61.5631
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 37.03
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" 26.792
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 1.64168
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 239.86
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 450.187
cap "a_1556_36018#" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 89.1676
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 74.4912
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" "a_1556_32334#" 0.29255
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 0.0156739
cap "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_544_30309#" 835.681
cap "a_1556_11458#" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 0.408927
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 1.1249
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 1.83246
cap "a_544_37677#" "a_1556_36018#" 0.0957149
cap "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 450.187
cap "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 314.83
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 85.8053
cap "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 20.4236
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 418 4757 419 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 418 4449 419 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 416 4097 417 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 416 3789 417 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 406 3167 407 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_837#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 406 2823 407 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_406#" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 406 2419 407 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 406 2077 407 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_406#" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 406 1745 407 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_406#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 406 1457 407 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_406#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 654 4757 655 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 654 4449 655 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 654 4097 655 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 654 3789 655 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 644 3167 645 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 644 2823 645 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_406#" 200 0 "a_544_837#" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 644 2419 645 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 644 2077 645 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_406#" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 644 1745 645 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_406#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 644 1457 645 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_406#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 423 989 424 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_423#" 0 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 423 835 424 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_423#" 0 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 417 691 418 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_417#" 0 0 "a_544_837#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 417 545 418 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_417#" 0 0 "a_544_837#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 1646 6715 1647 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 1646 6407 1647 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 1644 6055 1645 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 1644 5747 1645 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 1646 4757 1647 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 1646 4449 1647 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 1644 4097 1645 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 1644 3789 1645 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 1634 3167 1635 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_2065#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 1634 2823 1635 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_1634#" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 1634 2419 1635 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 1634 2077 1635 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_1634#" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 1634 1745 1635 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_1634#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 1634 1457 1635 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_1634#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 1882 6715 1883 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 1882 6407 1883 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 1882 6055 1883 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 1882 5747 1883 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 1882 4757 1883 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 1882 4449 1883 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 1882 4097 1883 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 1882 3789 1883 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 1872 3167 1873 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 1872 2823 1873 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_1634#" 200 0 "a_544_2065#" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 1872 2419 1873 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 1872 2077 1873 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_1634#" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 1872 1745 1873 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_1634#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 1872 1457 1873 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_1634#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 1651 989 1652 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_1651#" 0 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 1651 835 1652 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_1651#" 0 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 1645 691 1646 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_1645#" 0 0 "a_544_2065#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 1645 545 1646 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_1645#" 0 0 "a_544_2065#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 2874 6715 2875 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 2874 6407 2875 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 2872 6055 2873 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 2872 5747 2873 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 2874 4757 2875 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 2874 4449 2875 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 2872 4097 2873 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 2872 3789 2873 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 2862 3167 2863 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_3293#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 2862 2823 2863 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_2862#" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 2862 2419 2863 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 2862 2077 2863 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_2862#" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 2862 1745 2863 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_2862#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 2862 1457 2863 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_2862#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 3110 6715 3111 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 3110 6407 3111 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 3110 6055 3111 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 3110 5747 3111 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 3110 4757 3111 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 3110 4449 3111 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 3110 4097 3111 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 3110 3789 3111 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 3100 3167 3101 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 3100 2823 3101 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_2862#" 200 0 "a_544_3293#" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 3100 2419 3101 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 3100 2077 3101 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_2862#" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 3100 1745 3101 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_2862#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 3100 1457 3101 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_2862#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 2879 989 2880 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_2879#" 0 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 2879 835 2880 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_2879#" 0 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 2873 691 2874 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_2873#" 0 0 "a_544_3293#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 2873 545 2874 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_2873#" 0 0 "a_544_3293#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 4102 6715 4103 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 4102 6407 4103 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 4100 6055 4101 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 4100 5747 4101 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 4102 4757 4103 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 4102 4449 4103 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 4100 4097 4101 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 4100 3789 4101 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 4090 3167 4091 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_4521#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 4090 2823 4091 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_4090#" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 4090 2419 4091 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 4090 2077 4091 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_4090#" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 4090 1745 4091 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_4090#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 4090 1457 4091 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_4090#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 4338 6715 4339 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 4338 6407 4339 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 4338 6055 4339 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 4338 5747 4339 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 4338 4757 4339 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 4338 4449 4339 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 4338 4097 4339 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 4338 3789 4339 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 4328 3167 4329 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 4328 2823 4329 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_4090#" 200 0 "a_544_4521#" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 4328 2419 4329 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 4328 2077 4329 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_4090#" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 4328 1745 4329 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_4090#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 4328 1457 4329 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_4090#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 4107 989 4108 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_4107#" 0 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 4107 835 4108 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_4107#" 0 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 4101 691 4102 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_4101#" 0 0 "a_544_4521#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 4101 545 4102 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_4101#" 0 0 "a_544_4521#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 5330 6715 5331 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 5330 6407 5331 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 5328 6055 5329 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 5328 5747 5329 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 5330 4757 5331 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 5330 4449 5331 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 5328 4097 5329 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 5328 3789 5329 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 5318 3167 5319 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_5749#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 5318 2823 5319 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_5318#" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 5318 2419 5319 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 5318 2077 5319 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_5318#" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 5318 1745 5319 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_5318#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 5318 1457 5319 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_5318#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 5566 6715 5567 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 5566 6407 5567 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 5566 6055 5567 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 5566 5747 5567 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 5566 4757 5567 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 5566 4449 5567 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 5566 4097 5567 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 5566 3789 5567 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 5556 3167 5557 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 5556 2823 5557 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_5318#" 200 0 "a_544_5749#" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 5556 2419 5557 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 5556 2077 5557 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_5318#" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 5556 1745 5557 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_5318#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 5556 1457 5557 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_5318#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 5335 989 5336 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_5335#" 0 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 5335 835 5336 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_5335#" 0 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 5329 691 5330 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_5329#" 0 0 "a_544_5749#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 5329 545 5330 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_5329#" 0 0 "a_544_5749#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 6558 6715 6559 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 6558 6407 6559 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 6556 6055 6557 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 6556 5747 6557 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 6558 4757 6559 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 6558 4449 6559 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 6556 4097 6557 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 6556 3789 6557 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 6546 3167 6547 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_6977#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 6546 2823 6547 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_6546#" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 6546 2419 6547 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 6546 2077 6547 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_6546#" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 6546 1745 6547 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_6546#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 6546 1457 6547 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_6546#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 6794 6715 6795 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 6794 6407 6795 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 6794 6055 6795 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 6794 5747 6795 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 6794 4757 6795 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 6794 4449 6795 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 6794 4097 6795 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 6794 3789 6795 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 6784 3167 6785 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 6784 2823 6785 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_6546#" 200 0 "a_544_6977#" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 6784 2419 6785 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 6784 2077 6785 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_6546#" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 6784 1745 6785 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_6546#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 6784 1457 6785 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_6546#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 6563 989 6564 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_6563#" 0 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 6563 835 6564 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_6563#" 0 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 6557 691 6558 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_6557#" 0 0 "a_544_6977#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 6557 545 6558 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_6557#" 0 0 "a_544_6977#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 7786 6715 7787 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 7786 6407 7787 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 7784 6055 7785 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 7784 5747 7785 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 7786 4757 7787 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 7786 4449 7787 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 7784 4097 7785 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 7784 3789 7785 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 7774 3167 7775 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_8205#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 7774 2823 7775 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_7774#" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 7774 2419 7775 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 7774 2077 7775 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_7774#" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 7774 1745 7775 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_7774#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 7774 1457 7775 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_7774#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 8022 6715 8023 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 8022 6407 8023 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 8022 6055 8023 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 8022 5747 8023 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 8022 4757 8023 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 8022 4449 8023 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 8022 4097 8023 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 8022 3789 8023 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 8012 3167 8013 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 8012 2823 8013 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_7774#" 200 0 "a_544_8205#" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 8012 2419 8013 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 8012 2077 8013 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_7774#" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 8012 1745 8013 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_7774#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 8012 1457 8013 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_7774#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 7791 989 7792 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_7791#" 0 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 7791 835 7792 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_7791#" 0 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 7785 691 7786 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_7785#" 0 0 "a_544_8205#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 7785 545 7786 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_7785#" 0 0 "a_544_8205#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 9014 6715 9015 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 9014 6407 9015 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 9012 6055 9013 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 9012 5747 9013 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 9014 4757 9015 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 9014 4449 9015 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 9012 4097 9013 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 9012 3789 9013 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 9002 3167 9003 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_9433#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 9002 2823 9003 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_9002#" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 9002 2419 9003 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 9002 2077 9003 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_9002#" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 9002 1745 9003 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_9002#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 9002 1457 9003 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_9002#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 9250 6715 9251 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 9250 6407 9251 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 9250 6055 9251 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 9250 5747 9251 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 9250 4757 9251 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 9250 4449 9251 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 9250 4097 9251 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 9250 3789 9251 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 9240 3167 9241 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 9240 2823 9241 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_9002#" 200 0 "a_544_9433#" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 9240 2419 9241 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 9240 2077 9241 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_9002#" 200 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 9240 1745 9241 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_9002#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 9240 1457 9241 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_9002#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 9019 989 9020 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_9019#" 0 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 9019 835 9020 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_9019#" 0 0 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 9013 691 9014 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_9013#" 0 0 "a_544_9433#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 9013 545 9014 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_9013#" 0 0 "a_544_9433#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 10242 6715 10243 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[0].switch_n_3v3_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 10242 6407 10243 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 200 0 "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" 100 5800,316 "6_bit_dac_0[0].switch_n_3v3_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 10240 6055 10241 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 10240 5747 10241 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].switch_n_3v3_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 10242 4757 10243 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 10242 4449 10243 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 10240 4097 10241 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 10240 3789 10241 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 10230 3167 10231 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_10661#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 10230 2823 10231 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_10230#" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 10230 2419 10231 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 10230 2077 10231 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_10230#" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 10230 1745 10231 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_10230#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 10230 1457 10231 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_10230#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 10478 6715 10479 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[0].switch_n_3v3_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.switch_n_3v3_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 10478 6407 10479 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 200 0 "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" 200 11600,516 "6_bit_dac_0[0].switch_n_3v3_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 10478 6055 10479 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 10478 5747 10479 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].switch_n_3v3_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 10478 4757 10479 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 10478 4449 10479 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 10478 4097 10479 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 10478 3789 10479 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 10468 3167 10469 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 10468 2823 10469 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_10230#" 200 0 "a_544_10661#" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 10468 2419 10469 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 10468 2077 10469 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_10230#" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 10468 1745 10469 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_10230#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 10468 1457 10469 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_10230#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 10247 989 10248 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_10247#" 0 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 10247 835 10248 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_10247#" 0 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 10241 691 10242 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_10241#" 0 0 "a_544_10661#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 10241 545 10242 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_10241#" 0 0 "a_544_10661#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 11470 6715 11471 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 11470 6407 11471 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 11468 6055 11469 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 11468 5747 11469 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 11470 4757 11471 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 11470 4449 11471 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 11468 4097 11469 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 11468 3789 11469 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 11458 3167 11459 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_11889#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 11458 2823 11459 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_11458#" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 11458 2419 11459 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 11458 2077 11459 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_11458#" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 11458 1745 11459 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_11458#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 11458 1457 11459 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_11458#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 11706 6715 11707 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 11706 6407 11707 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 11706 6055 11707 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 11706 5747 11707 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 11706 4757 11707 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 11706 4449 11707 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 11706 4097 11707 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 11706 3789 11707 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 11696 3167 11697 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 11696 2823 11697 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_11458#" 200 0 "a_544_11889#" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 11696 2419 11697 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 11696 2077 11697 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_11458#" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 11696 1745 11697 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_11458#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 11696 1457 11697 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_11458#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 11475 989 11476 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_11475#" 0 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 11475 835 11476 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_11475#" 0 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 11469 691 11470 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_11469#" 0 0 "a_544_11889#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 11469 545 11470 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_11469#" 0 0 "a_544_11889#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 12698 6715 12699 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 12698 6407 12699 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 12696 6055 12697 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 12696 5747 12697 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 12698 4757 12699 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 12698 4449 12699 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 12696 4097 12697 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 12696 3789 12697 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 12686 3167 12687 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_13117#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 12686 2823 12687 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_12686#" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 12686 2419 12687 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 12686 2077 12687 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_12686#" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 12686 1745 12687 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_12686#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 12686 1457 12687 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_12686#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 12934 6715 12935 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 12934 6407 12935 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 12934 6055 12935 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 12934 5747 12935 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 12934 4757 12935 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 12934 4449 12935 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 12934 4097 12935 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 12934 3789 12935 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 12924 3167 12925 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 12924 2823 12925 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_12686#" 200 0 "a_544_13117#" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 12924 2419 12925 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 12924 2077 12925 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_12686#" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 12924 1745 12925 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_12686#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 12924 1457 12925 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_12686#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 12703 989 12704 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_12703#" 0 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 12703 835 12704 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_12703#" 0 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 12697 691 12698 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_12697#" 0 0 "a_544_13117#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 12697 545 12698 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_12697#" 0 0 "a_544_13117#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 13926 6715 13927 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 13926 6407 13927 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 13924 6055 13925 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 13924 5747 13925 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 13926 4757 13927 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 13926 4449 13927 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 13924 4097 13925 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 13924 3789 13925 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 13914 3167 13915 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_14345#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 13914 2823 13915 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_13914#" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 13914 2419 13915 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 13914 2077 13915 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_13914#" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 13914 1745 13915 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_13914#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 13914 1457 13915 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_13914#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 14162 6715 14163 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 14162 6407 14163 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 14162 6055 14163 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 14162 5747 14163 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 14162 4757 14163 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 14162 4449 14163 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 14162 4097 14163 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 14162 3789 14163 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 14152 3167 14153 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 14152 2823 14153 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_13914#" 200 0 "a_544_14345#" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 14152 2419 14153 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 14152 2077 14153 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_13914#" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 14152 1745 14153 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_13914#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 14152 1457 14153 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_13914#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 13931 989 13932 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_13931#" 0 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 13931 835 13932 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_13931#" 0 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 13925 691 13926 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_13925#" 0 0 "a_544_14345#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 13925 545 13926 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_13925#" 0 0 "a_544_14345#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 15154 6715 15155 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 15154 6407 15155 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 15152 6055 15153 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 15152 5747 15153 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 15154 4757 15155 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 15154 4449 15155 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 15152 4097 15153 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 15152 3789 15153 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 15142 3167 15143 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_15573#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 15142 2823 15143 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_15142#" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 15142 2419 15143 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 15142 2077 15143 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_15142#" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 15142 1745 15143 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_15142#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 15142 1457 15143 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_15142#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 15390 6715 15391 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 15390 6407 15391 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 15390 6055 15391 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 15390 5747 15391 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.switch_n_3v3_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 15390 4757 15391 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 15390 4449 15391 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 15390 4097 15391 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 15390 3789 15391 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 15380 3167 15381 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 15380 2823 15381 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_15142#" 200 0 "a_544_15573#" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 15380 2419 15381 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 15380 2077 15381 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_15142#" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 15380 1745 15381 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_15142#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 15380 1457 15381 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_15142#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 15159 989 15160 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_15159#" 0 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 15159 835 15160 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_15159#" 0 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 15153 691 15154 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_15153#" 0 0 "a_544_15573#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 15153 545 15154 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_15153#" 0 0 "a_544_15573#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 16382 6715 16383 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 16382 6407 16383 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 16380 6055 16381 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 16380 5747 16381 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 16382 4757 16383 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 16382 4449 16383 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 16380 4097 16381 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 16380 3789 16381 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 16370 3167 16371 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_16801#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 16370 2823 16371 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_16370#" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 16370 2419 16371 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 16370 2077 16371 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_16370#" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 16370 1745 16371 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_16370#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 16370 1457 16371 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_16370#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 16618 6715 16619 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 16618 6407 16619 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 16618 6055 16619 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 16618 5747 16619 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 16618 4757 16619 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 16618 4449 16619 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 16618 4097 16619 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 16618 3789 16619 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 16608 3167 16609 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 16608 2823 16609 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_16370#" 200 0 "a_544_16801#" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 16608 2419 16609 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 16608 2077 16609 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_16370#" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 16608 1745 16609 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_16370#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 16608 1457 16609 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_16370#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 16387 989 16388 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_16387#" 0 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 16387 835 16388 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_16387#" 0 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 16381 691 16382 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_16381#" 0 0 "a_544_16801#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 16381 545 16382 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_16381#" 0 0 "a_544_16801#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 17610 6715 17611 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 17610 6407 17611 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 17608 6055 17609 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 17608 5747 17609 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 17610 4757 17611 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 17610 4449 17611 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 17608 4097 17609 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 17608 3789 17609 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 17598 3167 17599 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_18029#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 17598 2823 17599 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_17598#" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 17598 2419 17599 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 17598 2077 17599 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_17598#" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 17598 1745 17599 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_17598#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 17598 1457 17599 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_17598#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 17846 6715 17847 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 17846 6407 17847 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 17846 6055 17847 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 17846 5747 17847 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 17846 4757 17847 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 17846 4449 17847 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 17846 4097 17847 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 17846 3789 17847 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 17836 3167 17837 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 17836 2823 17837 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_17598#" 200 0 "a_544_18029#" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 17836 2419 17837 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 17836 2077 17837 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_17598#" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 17836 1745 17837 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_17598#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 17836 1457 17837 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_17598#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 17615 989 17616 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_17615#" 0 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 17615 835 17616 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_17615#" 0 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 17609 691 17610 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_17609#" 0 0 "a_544_18029#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 17609 545 17610 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_17609#" 0 0 "a_544_18029#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 18838 6715 18839 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 18838 6407 18839 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 18836 6055 18837 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 18836 5747 18837 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 18838 4757 18839 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 18838 4449 18839 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 18836 4097 18837 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 18836 3789 18837 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 18826 3167 18827 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_19257#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 18826 2823 18827 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_18826#" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 18826 2419 18827 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 18826 2077 18827 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_18826#" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 18826 1745 18827 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_18826#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 18826 1457 18827 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_18826#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 19074 6715 19075 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 19074 6407 19075 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 19074 6055 19075 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 19074 5747 19075 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 19074 4757 19075 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 19074 4449 19075 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 19074 4097 19075 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 19074 3789 19075 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 19064 3167 19065 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 19064 2823 19065 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_18826#" 200 0 "a_544_19257#" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 19064 2419 19065 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 19064 2077 19065 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_18826#" 200 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 19064 1745 19065 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_18826#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 19064 1457 19065 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_18826#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 18843 989 18844 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_18843#" 0 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 18843 835 18844 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_18843#" 0 0 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 18837 691 18838 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_18837#" 0 0 "a_544_19257#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 18837 545 18838 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_18837#" 0 0 "a_544_19257#" 84 8652,374 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 20067 6715 20068 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "switch_n_3v3_1.DX_" 200 0 "switch_n_3v3_1.VOUT" 100 5800,316 "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 20067 6407 20068 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 200 0 "6_bit_dac_0[0].switch_n_3v3_0.VOUT" 100 5800,316 "switch_n_3v3_1.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 20065 6055 20066 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 20065 5747 20066 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "switch_n_3v3_1.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 20066 4757 20067 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 20066 4449 20067 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 20064 4097 20065 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 20064 3789 20065 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 20054 3167 20055 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_20485#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 20054 2823 20055 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_20054#" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 20054 2419 20055 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 20054 2077 20055 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_20054#" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 20054 1745 20055 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_20054#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 20054 1457 20055 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_20054#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 20303 6715 20304 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "switch_n_3v3_1.DX_" 200 0 "switch_n_3v3_1.VOUT" 200 11600,516 "6_bit_dac_0[0].switch_n_3v3_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 20303 6407 20304 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 200 0 "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 200 11600,516 "switch_n_3v3_1.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 20303 6055 20304 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[0].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 20303 5747 20304 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "switch_n_3v3_1.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 20302 4757 20303 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 20302 4449 20303 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 20302 4097 20303 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 20302 3789 20303 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 20292 3167 20293 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 20292 2823 20293 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_20054#" 200 0 "a_544_20485#" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 20292 2419 20293 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 20292 2077 20293 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_20054#" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 20292 1745 20293 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_20054#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 20292 1457 20293 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_20054#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 20071 989 20072 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_20071#" 0 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 20071 835 20072 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_20071#" 0 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 20065 691 20066 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_20065#" 0 0 "a_544_20485#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 20065 545 20066 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_20065#" 0 0 "a_544_20485#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 21294 6715 21295 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 21294 6407 21295 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 21292 6055 21293 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 21292 5747 21293 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 21294 4757 21295 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 21294 4449 21295 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 21292 4097 21293 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 21292 3789 21293 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 21282 3167 21283 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_21713#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 21282 2823 21283 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_21282#" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 21282 2419 21283 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 21282 2077 21283 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_21282#" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 21282 1745 21283 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_21282#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 21282 1457 21283 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_21282#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 21530 6715 21531 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 21530 6407 21531 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 21530 6055 21531 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 21530 5747 21531 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 21530 4757 21531 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 21530 4449 21531 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 21530 4097 21531 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 21530 3789 21531 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 21520 3167 21521 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 21520 2823 21521 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_21282#" 200 0 "a_544_21713#" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 21520 2419 21521 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 21520 2077 21521 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_21282#" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 21520 1745 21521 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_21282#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 21520 1457 21521 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_21282#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 21299 989 21300 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_21299#" 0 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 21299 835 21300 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_21299#" 0 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 21293 691 21294 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_21293#" 0 0 "a_544_21713#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 21293 545 21294 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_21293#" 0 0 "a_544_21713#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 22522 6715 22523 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 22522 6407 22523 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 22520 6055 22521 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 22520 5747 22521 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 22522 4757 22523 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 22522 4449 22523 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 22520 4097 22521 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 22520 3789 22521 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 22510 3167 22511 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_22941#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 22510 2823 22511 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_22510#" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 22510 2419 22511 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 22510 2077 22511 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_22510#" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 22510 1745 22511 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_22510#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 22510 1457 22511 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_22510#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 22758 6715 22759 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 22758 6407 22759 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 22758 6055 22759 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 22758 5747 22759 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 22758 4757 22759 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 22758 4449 22759 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 22758 4097 22759 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 22758 3789 22759 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 22748 3167 22749 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 22748 2823 22749 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_22510#" 200 0 "a_544_22941#" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 22748 2419 22749 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 22748 2077 22749 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_22510#" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 22748 1745 22749 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_22510#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 22748 1457 22749 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_22510#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 22527 989 22528 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_22527#" 0 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 22527 835 22528 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_22527#" 0 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 22521 691 22522 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_22521#" 0 0 "a_544_22941#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 22521 545 22522 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_22521#" 0 0 "a_544_22941#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 23750 6715 23751 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 23750 6407 23751 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 23748 6055 23749 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 23748 5747 23749 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 23750 4757 23751 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 23750 4449 23751 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 23748 4097 23749 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 23748 3789 23749 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 23738 3167 23739 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_24169#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 23738 2823 23739 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_23738#" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 23738 2419 23739 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 23738 2077 23739 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_23738#" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 23738 1745 23739 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_23738#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 23738 1457 23739 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_23738#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 23986 6715 23987 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 23986 6407 23987 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 23986 6055 23987 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 23986 5747 23987 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 23986 4757 23987 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 23986 4449 23987 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 23986 4097 23987 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 23986 3789 23987 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 23976 3167 23977 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 23976 2823 23977 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_23738#" 200 0 "a_544_24169#" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 23976 2419 23977 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 23976 2077 23977 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_23738#" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 23976 1745 23977 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_23738#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 23976 1457 23977 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_23738#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 23755 989 23756 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_23755#" 0 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 23755 835 23756 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_23755#" 0 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 23749 691 23750 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_23749#" 0 0 "a_544_24169#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 23749 545 23750 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_23749#" 0 0 "a_544_24169#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 24978 6715 24979 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 24978 6407 24979 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 24976 6055 24977 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 24976 5747 24977 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 24978 4757 24979 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 24978 4449 24979 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 24976 4097 24977 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 24976 3789 24977 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 24966 3167 24967 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_25397#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 24966 2823 24967 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_24966#" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 24966 2419 24967 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 24966 2077 24967 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_24966#" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 24966 1745 24967 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_24966#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 24966 1457 24967 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_24966#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 25214 6715 25215 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 25214 6407 25215 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 25214 6055 25215 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 25214 5747 25215 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 25214 4757 25215 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 25214 4449 25215 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 25214 4097 25215 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 25214 3789 25215 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 25204 3167 25205 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 25204 2823 25205 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_24966#" 200 0 "a_544_25397#" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 25204 2419 25205 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 25204 2077 25205 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_24966#" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 25204 1745 25205 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_24966#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 25204 1457 25205 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_24966#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 24983 989 24984 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_24983#" 0 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 24983 835 24984 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_24983#" 0 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 24977 691 24978 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_24977#" 0 0 "a_544_25397#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 24977 545 24978 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_24977#" 0 0 "a_544_25397#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 26206 6715 26207 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 26206 6407 26207 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 26204 6055 26205 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 26204 5747 26205 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 26206 4757 26207 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 26206 4449 26207 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 26204 4097 26205 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 26204 3789 26205 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 26194 3167 26195 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_26625#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 26194 2823 26195 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_26194#" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 26194 2419 26195 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 26194 2077 26195 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_26194#" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 26194 1745 26195 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_26194#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 26194 1457 26195 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_26194#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 26442 6715 26443 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 26442 6407 26443 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 26442 6055 26443 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 26442 5747 26443 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 26442 4757 26443 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 26442 4449 26443 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 26442 4097 26443 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 26442 3789 26443 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 26432 3167 26433 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 26432 2823 26433 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_26194#" 200 0 "a_544_26625#" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 26432 2419 26433 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 26432 2077 26433 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_26194#" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 26432 1745 26433 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_26194#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 26432 1457 26433 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_26194#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 26211 989 26212 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_26211#" 0 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 26211 835 26212 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_26211#" 0 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 26205 691 26206 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_26205#" 0 0 "a_544_26625#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 26205 545 26206 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_26205#" 0 0 "a_544_26625#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 27434 6715 27435 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 27434 6407 27435 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 27432 6055 27433 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 27432 5747 27433 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 27434 4757 27435 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 27434 4449 27435 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 27432 4097 27433 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 27432 3789 27433 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 27422 3167 27423 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_27853#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 27422 2823 27423 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_27422#" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 27422 2419 27423 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 27422 2077 27423 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_27422#" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 27422 1745 27423 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_27422#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 27422 1457 27423 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_27422#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 27670 6715 27671 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 27670 6407 27671 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 27670 6055 27671 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 27670 5747 27671 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].switch_n_3v3_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 27670 4757 27671 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 27670 4449 27671 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 27670 4097 27671 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 27670 3789 27671 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 27660 3167 27661 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 27660 2823 27661 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_27422#" 200 0 "a_544_27853#" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 27660 2419 27661 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 27660 2077 27661 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_27422#" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 27660 1745 27661 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_27422#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 27660 1457 27661 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_27422#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 27439 989 27440 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_27439#" 0 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 27439 835 27440 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_27439#" 0 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 27433 691 27434 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_27433#" 0 0 "a_544_27853#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 27433 545 27434 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_27433#" 0 0 "a_544_27853#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 28662 6715 28663 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 28662 6407 28663 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 28660 6055 28661 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 28660 5747 28661 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 28662 4757 28663 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 28662 4449 28663 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 28660 4097 28661 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 28660 3789 28661 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 28650 3167 28651 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_29081#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 28650 2823 28651 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_28650#" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 28650 2419 28651 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 28650 2077 28651 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_28650#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 28650 1745 28651 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_28650#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 28650 1457 28651 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_28650#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 28898 6715 28899 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 28898 6407 28899 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 28898 6055 28899 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 28898 5747 28899 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 28898 4757 28899 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 28898 4449 28899 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 28898 4097 28899 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 28898 3789 28899 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 28888 3167 28889 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 28888 2823 28889 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_28650#" 200 0 "a_544_29081#" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 28888 2419 28889 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 28888 2077 28889 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_28650#" 200 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 28888 1745 28889 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_28650#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 28888 1457 28889 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_28650#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 28667 989 28668 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_28667#" 0 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 28667 835 28668 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_28667#" 0 0 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 28661 691 28662 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_28661#" 0 0 "a_544_29081#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 28661 545 28662 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_28661#" 0 0 "a_544_29081#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 29890 6715 29891 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 29890 6407 29891 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 200 0 "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" 100 5800,316 "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 29888 6055 29889 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 29888 5747 29889 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].switch_n_3v3_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 29890 4757 29891 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 29890 4449 29891 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 29888 4097 29889 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 29888 3789 29889 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 29878 3167 29879 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_30309#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 29878 2823 29879 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_29878#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 29878 2419 29879 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 29878 2077 29879 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_29878#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 29878 1745 29879 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_29878#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 29878 1457 29879 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_29878#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 30126 6715 30127 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.switch_n_3v3_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 30126 6407 30127 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 200 0 "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" 200 11600,516 "6_bit_dac_0[1].switch_n_3v3_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 30126 6055 30127 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_1.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 30126 5747 30127 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].switch_n_3v3_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 30126 4757 30127 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 30126 4449 30127 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 30126 4097 30127 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 30126 3789 30127 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 30116 3167 30117 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 30116 2823 30117 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_29878#" 200 0 "a_544_30309#" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 30116 2419 30117 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 30116 2077 30117 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_29878#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 30116 1745 30117 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_29878#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 30116 1457 30117 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_29878#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 29895 989 29896 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_29895#" 0 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 29895 835 29896 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_29895#" 0 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 29889 691 29890 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_29889#" 0 0 "a_544_30309#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 29889 545 29890 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_29889#" 0 0 "a_544_30309#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 31118 6715 31119 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 31118 6407 31119 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 31116 6055 31117 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 31116 5747 31117 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 31118 4757 31119 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 31118 4449 31119 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 31116 4097 31117 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 31116 3789 31117 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 31106 3167 31107 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_31537#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 31106 2823 31107 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_31106#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 31106 2419 31107 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 31106 2077 31107 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_31106#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 31106 1745 31107 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_31106#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 31106 1457 31107 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_31106#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 31354 6715 31355 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 31354 6407 31355 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 31354 6055 31355 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 31354 5747 31355 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 31354 4757 31355 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 31354 4449 31355 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 31354 4097 31355 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 31354 3789 31355 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 31344 3167 31345 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 31344 2823 31345 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_31106#" 200 0 "a_544_31537#" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 31344 2419 31345 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 31344 2077 31345 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_31106#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 31344 1745 31345 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_31106#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 31344 1457 31345 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_31106#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 31123 989 31124 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_31123#" 0 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 31123 835 31124 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_31123#" 0 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 31117 691 31118 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_31117#" 0 0 "a_544_31537#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 31117 545 31118 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_31117#" 0 0 "a_544_31537#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 32346 6715 32347 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 32346 6407 32347 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 32344 6055 32345 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 32344 5747 32345 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 32346 4757 32347 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 32346 4449 32347 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 32344 4097 32345 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 32344 3789 32345 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 32334 3167 32335 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_32765#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 32334 2823 32335 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_32334#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 32334 2419 32335 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 32334 2077 32335 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_32334#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 32334 1745 32335 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_32334#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 32334 1457 32335 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_32334#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 32582 6715 32583 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 32582 6407 32583 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 32582 6055 32583 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 32582 5747 32583 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 32582 4757 32583 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 32582 4449 32583 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 32582 4097 32583 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 32582 3789 32583 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 32572 3167 32573 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 32572 2823 32573 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_32334#" 200 0 "a_544_32765#" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 32572 2419 32573 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 32572 2077 32573 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_32334#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 32572 1745 32573 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_32334#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 32572 1457 32573 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_32334#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 32351 989 32352 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_32351#" 0 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 32351 835 32352 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_32351#" 0 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 32345 691 32346 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_32345#" 0 0 "a_544_32765#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 32345 545 32346 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_32345#" 0 0 "a_544_32765#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 33574 6715 33575 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 33574 6407 33575 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 33572 6055 33573 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 33572 5747 33573 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 33574 4757 33575 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 33574 4449 33575 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 33572 4097 33573 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 33572 3789 33573 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 33562 3167 33563 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_33993#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 33562 2823 33563 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_33562#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 33562 2419 33563 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 33562 2077 33563 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_33562#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 33562 1745 33563 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_33562#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 33562 1457 33563 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_33562#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 33810 6715 33811 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 33810 6407 33811 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 33810 6055 33811 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 33810 5747 33811 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 33810 4757 33811 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 33810 4449 33811 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 33810 4097 33811 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 33810 3789 33811 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 33800 3167 33801 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 33800 2823 33801 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_33562#" 200 0 "a_544_33993#" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 33800 2419 33801 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 33800 2077 33801 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_33562#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 33800 1745 33801 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_33562#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 33800 1457 33801 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_33562#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 33579 989 33580 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_33579#" 0 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 33579 835 33580 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_33579#" 0 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 33573 691 33574 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_33573#" 0 0 "a_544_33993#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 33573 545 33574 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_33573#" 0 0 "a_544_33993#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 34802 6715 34803 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 34802 6407 34803 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 34800 6055 34801 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 34800 5747 34801 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 34802 4757 34803 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 34802 4449 34803 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 34800 4097 34801 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 34800 3789 34801 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 34790 3167 34791 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_35221#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 34790 2823 34791 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_34790#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 34790 2419 34791 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 34790 2077 34791 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_34790#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 34790 1745 34791 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_34790#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 34790 1457 34791 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_34790#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 35038 6715 35039 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].switch_n_3v3_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 35038 6407 35039 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 35038 6055 35039 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 35038 5747 35039 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.switch_n_3v3_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 35038 4757 35039 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 35038 4449 35039 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 35038 4097 35039 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 35038 3789 35039 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 35028 3167 35029 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 35028 2823 35029 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_34790#" 200 0 "a_544_35221#" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 35028 2419 35029 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 35028 2077 35029 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_34790#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 35028 1745 35029 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_34790#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 35028 1457 35029 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_34790#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 34807 989 34808 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_34807#" 0 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 34807 835 34808 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_34807#" 0 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 34801 691 34802 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_34801#" 0 0 "a_544_35221#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 34801 545 34802 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_34801#" 0 0 "a_544_35221#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 36030 6715 36031 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 36030 6407 36031 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 36028 6055 36029 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 36028 5747 36029 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 36030 4757 36031 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 36030 4449 36031 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 36028 4097 36029 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 36028 3789 36029 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 36018 3167 36019 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_36449#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 36018 2823 36019 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_36018#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 36018 2419 36019 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 36018 2077 36019 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_36018#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 36018 1745 36019 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_36018#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 36018 1457 36019 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_36018#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 36266 6715 36267 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 36266 6407 36267 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 36266 6055 36267 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 36266 5747 36267 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 36266 4757 36267 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 36266 4449 36267 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 36266 4097 36267 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 36266 3789 36267 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 36256 3167 36257 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 36256 2823 36257 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_36018#" 200 0 "a_544_36449#" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 36256 2419 36257 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 36256 2077 36257 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_36018#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 36256 1745 36257 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_36018#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 36256 1457 36257 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_36018#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 36035 989 36036 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_36035#" 0 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 36035 835 36036 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_36035#" 0 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 36029 691 36030 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_36029#" 0 0 "a_544_36449#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 36029 545 36030 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_36029#" 0 0 "a_544_36449#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 37258 6715 37259 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 37258 6407 37259 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 37256 6055 37257 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 37256 5747 37257 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 37258 4757 37259 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 37258 4449 37259 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 37256 4097 37257 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 37256 3789 37257 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 37246 3167 37247 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_37677#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 37246 2823 37247 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_37246#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 37246 2419 37247 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 37246 2077 37247 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_37246#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 37246 1745 37247 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_37246#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 37246 1457 37247 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_37246#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 37494 6715 37495 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 37494 6407 37495 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 37494 6055 37495 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 37494 5747 37495 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].switch_n_3v3_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 37494 4757 37495 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 37494 4449 37495 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 37494 4097 37495 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 37494 3789 37495 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 37484 3167 37485 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 37484 2823 37485 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_37246#" 200 0 "a_544_37677#" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 37484 2419 37485 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 37484 2077 37485 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_37246#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 37484 1745 37485 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_37246#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 37484 1457 37485 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_37246#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 37263 989 37264 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_37263#" 0 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 37263 835 37264 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_37263#" 0 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 37257 691 37258 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_37257#" 0 0 "a_544_37677#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 37257 545 37258 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_37257#" 0 0 "a_544_37677#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH" 84 8652,374
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6714 38486 6715 38487 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6406 38486 6407 38487 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6054 38484 6055 38485 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5746 38484 5747 38485 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4756 38486 4757 38487 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4448 38486 4449 38487 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 4096 38484 4097 38485 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3788 38484 3789 38485 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 3166 38474 3167 38475 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316 "a_544_38905#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2822 38474 2823 38475 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_38474#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2418 38474 2419 38475 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 2076 38474 2077 38475 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_38474#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1744 38474 1745 38475 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_1556_38474#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1456 38474 1457 38475 l=100 w=100 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" 100 5800,316 "a_1556_38474#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6714 38722 6715 38723 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6406 38722 6407 38723 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6054 38722 6055 38723 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 5746 38722 5747 38723 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4756 38722 4757 38723 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4448 38722 4449 38723 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 4096 38722 4097 38723 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3788 38722 3789 38723 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 3166 38712 3167 38713 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2822 38712 2823 38713 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_38474#" 200 0 "a_544_38905#" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2418 38712 2419 38713 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 2076 38712 2077 38713 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_38474#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1744 38712 1745 38713 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "a_1556_38474#" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 1456 38712 1457 38713 l=100 w=200 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX" 200 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC" 200 11600,516 "a_1556_38474#" 200 11600,516
device rsubckt sky130_fd_pr__res_generic_nd__hv 988 38491 989 38492 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_988_38491#" 0 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 834 38491 835 38492 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_834_38491#" 0 0 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 690 38485 691 38486 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_690_38485#" 0 0 "a_544_38905#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H" 84 8652,374
device rsubckt sky130_fd_pr__res_generic_nd__hv 544 38485 545 38486 l=420 w=84 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS" "a_544_38485#" 0 0 "a_544_38905#" 84 8652,374 "6_bit_dac_0[1].5_bit_dac_0.4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH" 84 8652,374
