<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/Duncan/git/ForthCPU/processorCore/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/constants.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(4,10-4,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(4,10-4,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v'
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(86,2-86,6) (VERI-1137) syntax error near 'wire'
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(86,2-86,6) (VERI-2344) Verilog 2000 keyword wire used in incorrect context
ERROR - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(6,1-346,10) (VERI-1072) module 'core' ignored due to previous errors
(VERI-1483) Verilog file 'C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v' ignored due to errors
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(32,10-32,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(32,10-32,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(57,10-57,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(57,10-57,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v'
INFO - C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v(15,10-15,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v(15,10-15,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v(2,10-2,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v(2,10-2,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v(3,10-3,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/testSetup.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v(3,10-3,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v'
INFO - C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v'
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(1,10-1,29) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/../../constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(1,10-1,29) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v'
ERROR - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(89,4-89,16) (VERI-1128) 'DATA_BUS_OEN' is not declared
ERROR - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(104,4-104,16) (VERI-1128) 'DATA_BUS_OEN' is not declared
ERROR - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(104,19-104,35) (VERI-1128) 'LDS_DATA_BUS_OEN' is not declared
ERROR - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(117,19-117,32) (VERI-1128) 'PCC_ALUB_SRCX' is not declared
ERROR - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(119,4-119,16) (VERI-1128) 'DATA_BUS_OEN' is not declared
ERROR - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(126,19-126,33) (VERI-1128) 'PCC_REGB_ADDRX' is not declared
ERROR - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(134,4-134,16) (VERI-1128) 'DATA_BUS_OEN' is not declared
ERROR - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(134,19-134,35) (VERI-1128) 'ALU_DATA_BUS_OEN' is not declared
ERROR - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(166,21-166,34) (VERI-1128) 'ALU_ADDR_BUSX' is not declared
ERROR - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(7,1-171,10) (VERI-1072) module 'opxMultiplexer' ignored due to previous errors
(VERI-1483) Verilog file 'C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v' ignored due to errors
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v'
INFO - C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v(1,10-1,29) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/interruptLogic/source/../../constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v(1,10-1,29) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v'
INFO - C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/busController/source/busController.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busController.v(7,10-7,29) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/busController/source/../../constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busController.v(7,10-7,29) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/busController/source/busController.v'
Reading EDIF file C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.edn
Creating library ORCLIB
Creating cell VHI
Creating cell VLO
Creating cell DP8KC
Creating cell registers
INFO - C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(34,8-34,23) (VERI-1018) compiling module 'aluGroupDecoder'
INFO - C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(34,1-159,10) (VERI-9000) elaborating module 'aluGroupDecoder'
INFO - C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(59,8-59,29) (VERI-1018) compiling module 'loadStoreGroupDecoder'
INFO - C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(59,1-299,10) (VERI-9000) elaborating module 'loadStoreGroupDecoder'
INFO - C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v(3,8-3,31) (VERI-1018) compiling module 'instructionPhaseDecoder'
INFO - C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v(3,1-75,10) (VERI-9000) elaborating module 'instructionPhaseDecoder'
INFO - C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v(16,8-16,22) (VERI-1018) compiling module 'programCounter'
INFO - C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v(16,1-93,10) (VERI-9000) elaborating module 'programCounter'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v(5,8-5,26) (VERI-1018) compiling module 'processorCoreTests'
WARNING - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v(26,1-47,3) (VERI-1063) instantiating unknown module 'core'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v(5,1-165,10) (VERI-9000) elaborating module 'processorCoreTests'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1032,1-1035,10) (VERI-9000) elaborating module 'PUR_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(494,1-496,10) (VERI-9000) elaborating module 'GSR_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v(37,8-37,24) (VERI-1018) compiling module 'jumpGroupDecoder'
INFO - C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v(37,1-143,10) (VERI-9000) elaborating module 'jumpGroupDecoder'
INFO - C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v(3,8-3,20) (VERI-1018) compiling module 'registerFile'
INFO - C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v(3,1-95,10) (VERI-9000) elaborating module 'registerFile'
INFO - C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v(8,1-175,10) (VERI-9000) elaborating module 'registers_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v(9,8-9,15) (VERI-1018) compiling module 'fullALU'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v(9,1-83,10) (VERI-9000) elaborating module 'fullALU'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v(3,1-125,10) (VERI-9000) elaborating module 'alu_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(6,1-26,10) (VERI-9000) elaborating module 'aluAMux_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v(6,1-37,10) (VERI-9000) elaborating module 'aluBMux_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v(3,8-3,29) (VERI-1018) compiling module 'interruptStateMachine'
INFO - C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v(3,1-196,10) (VERI-9000) elaborating module 'interruptStateMachine'
INFO - C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v(6,8-6,19) (VERI-1018) compiling module 'branchLogic'
INFO - C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v(6,1-42,10) (VERI-9000) elaborating module 'branchLogic'
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busController.v(9,8-9,21) (VERI-1018) compiling module 'busController'
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busController.v(9,1-81,10) (VERI-9000) elaborating module 'busController'
Done: design load finished with (13) errors, and (1) warnings

</PRE></BODY></HTML>