<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: 29. ISCA 2002</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/isca/isca2002">29. ISCA 2002:
Anchorage, Alaska, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/isca/isca2002">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/isca/isca2002">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/isca/isca2002">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/isca/isca2002">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/isca/index.html">back to ISCA</a></p>


<ul>
</ul>




<h2>Processor Pipelines</h2>
 

<ul>
<li id="HartsteinP02"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hartstein:Allan">Allan Hartstein</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Puzak:Thomas_R=">Thomas R. Puzak</a>:<br /><b>The Optimum Pipeline Depth for a Microprocessor.</b> 7-13<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2002.1003557"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HartsteinP02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HartsteinP02.xml">XML</a></small></small></li>
<li id="HrishikeshBKSJF02"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hrishikesh:M=_S=">M. S. Hrishikesh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Burger:Doug">Doug Burger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Keckler:Stephen_W=">Stephen W. Keckler</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shivakumar:Premkishore">Premkishore Shivakumar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jouppi:Norman_P=">Norman P. Jouppi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Farkas:Keith_I=">Keith I. Farkas</a>:<br /><b>The Optimal Logic Depth Per Pipeline Stage is 6 to 8 FO4 Inverter Delays.</b> 14-24<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2002.1003558"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HrishikeshBKSJF02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HrishikeshBKSJF02.xml">XML</a></small></small></li>
<li id="SprangleC02"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sprangle:Eric">Eric Sprangle</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Carmean:Doug">Doug Carmean</a>:<br /><b>Increasing Processor Performance by Implementing Deeper Pipelines.</b> 25-<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2002.1003559"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SprangleC02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SprangleC02.xml">XML</a></small></small></li>
</ul>



<h2>Processor Scheduling</h2>
 

<ul>
<li id="ErnstA02"><a href="http://dblp.dagstuhl.de/pers/hc/e/Ernst:Dan">Dan Ernst</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Austin:Todd_M=">Todd M. Austin</a>:<br /><b>Efficient Dynamic Scheduling Through Tag Elimination.</b> 37-46<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2002.1003560"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ErnstA02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ErnstA02.xml">XML</a></small></small></li>
<li id="FieldsBH02"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fields:Brian_A=">Brian A. Fields</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bod=iacute=k:Rastislav">Rastislav Bod&#237;k</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hill:Mark_D=">Mark D. Hill</a>:<br /><b>Slack: Maximizing Performance Under Technological Constraints.</b> 47-58<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2002.1003561"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/FieldsBH02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/FieldsBH02.xml">XML</a></small></small></li>
<li id="LebeckLRKP02"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lebeck:Alvin_R=">Alvin R. Lebeck</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li_0003:Tong">Tong Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rotenberg:Eric">Eric Rotenberg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Koppanalil:Jinson">Jinson Koppanalil</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patwardhan:Jaidev_P=">Jaidev P. Patwardhan</a>:<br /><b>A Large, Fast Instruction Window for Tolerating Cache Misses.</b> 59-70<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2002.1003562"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LebeckLRKP02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LebeckLRKP02.xml">XML</a></small></small></li>
<li id="KimS02"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Ho=Seop">Ho-Seop Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:James_E=">James E. Smith</a>:<br /><b>An Instruction Set and Microarchitecture for Instruction Level Distributed Processing.</b> 71-<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2002.1003563"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KimS02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KimS02.xml">XML</a></small></small></li>
</ul>



<h2>Safety and Reliability</h2>
 

<ul>
<li id="VijaykumarPC02"><a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pomeranz:Irith">Irith Pomeranz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cheng:Karl">Karl Cheng</a>:<br /><b>Transient-Fault Recovery Using Simultaneous Multithreading.</b> 87-98<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2002.1003565"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/VijaykumarPC02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/VijaykumarPC02.xml">XML</a></small></small></li>
<li id="MukherjeeKR02"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mukherjee:Shubhendu_S=">Shubhendu S. Mukherjee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kontz:Michael">Michael Kontz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Reinhardt:Steven_K=">Steven K. Reinhardt</a>:<br /><b>Detailed Design and Evaluation of Redundant Multithreading Alternatives.</b> 99-110<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2002.1003566"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MukherjeeKR02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MukherjeeKR02.xml">XML</a></small></small></li>
<li id="PrvulovicTZ02"><a href="http://dblp.dagstuhl.de/pers/hc/p/Prvulovic:Milos">Milos Prvulovic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Zheng">Zheng Zhang</a>:<br /><b>ReVive: Cost-Effective Architectural Support for Rollback Recovery in Shared-Memory Multiprocessors.</b> 111-122<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2002.1003567"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/PrvulovicTZ02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/PrvulovicTZ02.xml">XML</a></small></small></li>
<li id="SorinMHW02"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sorin:Daniel_J=">Daniel J. Sorin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martin:Milo_M=_K=">Milo M. K. Martin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hill:Mark_D=">Mark D. Hill</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wood:David_A=">David A. Wood</a>:<br /><b>SafetyNet: Improving the Availability of Shared Memory Multiprocessors with Global Checkpoint/Recovery.</b> 123-<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2002.1003568"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SorinMHW02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SorinMHW02.xml">XML</a></small></small></li>
</ul>



<h2>Power Aware Architecture</h2>
 

<ul>
<li id="HeoBHA02"><a href="http://dblp.dagstuhl.de/pers/hc/h/Heo:Seongmoo">Seongmoo Heo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Barr:Kenneth_C=">Kenneth C. Barr</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hampton:Mark">Mark Hampton</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Asanovic:Krste">Krste Asanovic</a>:<br /><b>Dynamic Fine-Grain Leakage Reduction Using Leakage-Biased Bitlines.</b> 137-147<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2002.1003571"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HeoBHA02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HeoBHA02.xml">XML</a></small></small></li>
<li id="FlautnerKMBM02"><a href="http://dblp.dagstuhl.de/pers/hc/f/Flautner:Kriszti=aacute=n">Kriszti&#225;n Flautner</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Nam_Sung">Nam Sung Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martin:Steven_M=">Steven M. Martin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Blaauw:David">David Blaauw</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>:<br /><b>Drowsy Caches: Simple Techniques for Reducing Leakage Power.</b> 148-157<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2002.1003572"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/FlautnerKMBM02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/FlautnerKMBM02.xml">XML</a></small></small></li>
<li id="IyerM02"><a href="http://dblp.dagstuhl.de/pers/hc/i/Iyer:Anoop">Anoop Iyer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Marculescu:Diana">Diana Marculescu</a>:<br /><b>Power and Performance Evaluation of Globally Asynchronous Locally Synchronous Processors.</b> 158-<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2002.1003573"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/IyerM02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/IyerM02.xml">XML</a></small></small></li>
</ul>



<h2>Memory Systems</h2>
 

<ul>
<li id="SolihinTL02"><a href="http://dblp.dagstuhl.de/pers/hc/s/Solihin:Yan">Yan Solihin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Jaejin">Jaejin Lee</a>:<br /><b>Using a User-Level Memory Thread for Correlation Prefetching.</b> 171-182<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2002.1003576"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SolihinTL02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SolihinTL02.xml">XML</a></small></small></li>
<li id="LewisLB02"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lewis:Jarrod_A=">Jarrod A. Lewis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lipasti:Mikko_H=">Mikko H. Lipasti</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Black:Bryan">Bryan Black</a>:<br /><b>Avoiding Initialization Misses to the Heap.</b> 183-194<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2002.1003577"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LewisLB02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LewisLB02.xml">XML</a></small></small></li>
<li id="KandirajuS02"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kandiraju:Gokul_B=">Gokul B. Kandiraju</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sivasubramaniam:Anand">Anand Sivasubramaniam</a>:<br /><b>Going the Distance for TLB Prefetching: An Application-Driven Study.</b> 195-<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2002.1003578"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KandirajuS02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KandirajuS02.xml">XML</a></small></small></li>
</ul>



<h2>Dynamic Optimization</h2>
 

<ul>
<li id="HuMK02"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hu:Zhigang">Zhigang Hu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martonosi:Margaret">Margaret Martonosi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kaxiras:Stefanos">Stefanos Kaxiras</a>:<br /><b>Timekeeping in the Memory System: Predicting and Optimizing Memory Behavior.</b> 209-220<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2002.1003579"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HuMK02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HuMK02.xml">XML</a></small></small></li>
<li id="KimL02"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Ilhyun">Ilhyun Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lipasti:Mikko_H=">Mikko H. Lipasti</a>:<br /><b>Implementing Optimizations at Decode Time.</b> 221-232<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2002.1003580"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KimL02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KimL02.xml">XML</a></small></small></li>
<li id="DhodapkarS02"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dhodapkar:Ashutosh_S=">Ashutosh S. Dhodapkar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:James_E=">James E. Smith</a>:<br /><b>Managing Multi-Configuration Hardware via Dynamic Working Set Analysis.</b> 233-<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2002.1003581"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/DhodapkarS02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/DhodapkarS02.xml">XML</a></small></small></li>
</ul>



<h2>Data and Storage Networks</h2>
 

<ul>
<li id="BuonadonnaC02"><a href="http://dblp.dagstuhl.de/pers/hc/b/Buonadonna:Philip">Philip Buonadonna</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Culler:David_E=">David E. Culler</a>:<br /><b>Queue Pair IP: A Hybrid Architecture for System Area Networks.</b> 247-256<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2002.1003583"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BuonadonnaC02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BuonadonnaC02.xml">XML</a></small></small></li>
<li id="ZhouLBJDP02"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhou:Yuanyuan">Yuanyuan Zhou</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Kai">Kai Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bilas:Angelos">Angelos Bilas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jagannathan:Suresh">Suresh Jagannathan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dubnicki:Cezary">Cezary Dubnicki</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Philbin:James">James Philbin</a>:<br /><b>Experiences with VI Communication for Database Storage.</b> 257-<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2002.1003584"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ZhouLBJDP02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ZhouLBJDP02.xml">XML</a></small></small></li>
</ul>



<h2>Vector Architectures</h2>
 

<ul>
<li id="PajueloGV02"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pajuelo:Alex">Alex Pajuelo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>Speculative Dynamic Vectorization.</b> 271-280<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2002.1003585"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/PajueloGV02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/PajueloGV02.xml">XML</a></small></small></li>
<li id="EspasaAGGHJEFLMS02"><a href="http://dblp.dagstuhl.de/pers/hc/e/Espasa:Roger">Roger Espasa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ardanaz:Federico">Federico Ardanaz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gago:Julio">Julio Gago</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gramunt:Roger">Roger Gramunt</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hernandez:Isaac">Isaac Hernandez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Juan:Toni">Toni Juan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Emer:Joel_S=">Joel S. Emer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Felix:Stephen">Stephen Felix</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lowney:P=_Geoffrey">P. Geoffrey Lowney</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mattina:Matthew">Matthew Mattina</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Seznec:Andr=eacute=">Andr&#233; Seznec</a>:<br /><b>Tarantula: A Vector Extension to the Alpha Architecture.</b> 281-<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2002.1003586"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/EspasaAGGHJEFLMS02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/EspasaAGGHJEFLMS02.xml">XML</a></small></small></li>
</ul>



<h2>Supporting Deep Speculatio</h2>
 

<ul>
<li id="SeznecFKS02"><a href="http://dblp.dagstuhl.de/pers/hc/s/Seznec:Andr=eacute=">Andr&#233; Seznec</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Felix:Stephen">Stephen Felix</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Krishnan:Venkata">Venkata Krishnan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sazeides:Yiannakis">Yiannakis Sazeides</a>:<br /><b>Design Tradeoffs for the Alpha EV8 Conditional Branch Predictor.</b> 295-306<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2002.1003587"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SeznecFKS02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SeznecFKS02.xml">XML</a></small></small></li>
<li id="ChappellTPY02"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chappell:Robert_S=">Robert S. Chappell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tseng:Francis">Francis Tseng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yoaz:Adi">Adi Yoaz</a>:<br /><b>Difficult-Path Branch Prediction Using Subordinate Microthreads.</b> 307-317<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2002.1003588"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ChappellTPY02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ChappellTPY02.xml">XML</a></small></small></li>
<li id="RaaschBR02"><a href="http://dblp.dagstuhl.de/pers/hc/r/Raasch:Steven_E=">Steven E. Raasch</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Binkert:Nathan_L=">Nathan L. Binkert</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Reinhardt:Steven_K=">Steven K. Reinhardt</a>:<br /><b>A Scalable Instruction Queue Design Using Dependence Chains.</b> 318-<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2002.1003589"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/RaaschBR02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/RaaschBR02.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 00:57 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
