Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\ISE Workspace\CA_Lab_9\CPU.vhd" into library work
Parsing entity <CPU>.
Parsing architecture <Behavioral> of entity <cpu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <CPU> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU>.
    Related source file is "E:\ISE Workspace\CA_Lab_9\CPU.vhd".
    Found 3-bit register for signal <states>.
    Found 8-bit register for signal <data>.
    Found 6-bit register for signal <pc>.
    Found 6-bit register for signal <adress>.
    Found 6-bit adder for signal <adreg[5]_GND_4_o_add_1_OUT> created at line 1241.
    Found 8-bit adder for signal <akku[7]_adreg[2]_add_7_OUT> created at line 86.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_9_OUT<7:0>> created at line 87.
    Found 8x8-bit Read Only RAM for signal <pc[2]_X_4_o_wide_mux_2_OUT>
    Found 8x8-bit Read Only RAM for signal <adreg[2]_X_4_o_wide_mux_3_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <CPU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8x8-bit single-port Read Only RAM                     : 2
# Adders/Subtractors                                   : 3
 6-bit adder                                           : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Registers                                            : 4
 3-bit register                                        : 1
 6-bit register                                        : 2
 8-bit register                                        : 1
# Multiplexers                                         : 8
 3-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CPU>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_pc[2]_X_4_o_wide_mux_2_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pc<2:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_adreg[2]_X_4_o_wide_mux_3_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <adress<2:0>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CPU> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8x8-bit single-port distributed Read Only RAM         : 2
# Adders/Subtractors                                   : 3
 6-bit adder                                           : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Registers                                            : 23
 Flip-Flops                                            : 23
# Multiplexers                                         : 8
 3-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CPU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 0.
FlipFlop states_1 has been replicated 1 time(s)
FlipFlop states_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 25
 Flip-Flops                                            : 25

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 109
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 1
#      LUT2                        : 7
#      LUT3                        : 5
#      LUT4                        : 2
#      LUT5                        : 29
#      LUT6                        : 29
#      MUXCY                       : 14
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 25
#      FDC                         : 5
#      FDCE                        : 20
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 18
#      IBUF                        : 2
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              25  out of  126800     0%  
 Number of Slice LUTs:                   76  out of  63400     0%  
    Number used as Logic:                76  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     81
   Number with an unused Flip Flop:      56  out of     81    69%  
   Number with an unused LUT:             5  out of     81     6%  
   Number of fully used LUT-FF pairs:    20  out of     81    24%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    210     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF+BUFG              | 25    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.865ns (Maximum Frequency: 349.028MHz)
   Minimum input arrival time before clock: 1.137ns
   Maximum output required time after clock: 1.527ns
   Maximum combinational path delay: 0.898ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.865ns (frequency: 349.028MHz)
  Total number of paths / destination ports: 1148 / 45
-------------------------------------------------------------------------
Delay:               2.865ns (Levels of Logic = 11)
  Source:            adreg_2 (FF)
  Destination:       akku_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: adreg_2 to akku_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.361   0.444  adreg_2 (adreg_2)
     LUT2:I0->O            3   0.097   0.521  Mmux_n01261_SW0 (N7)
     LUT6:I3->O            1   0.097   0.000  Msub_GND_4_o_GND_4_o_sub_9_OUT<7:0>_lut<0> (Msub_GND_4_o_GND_4_o_sub_9_OUT<7:0>_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Msub_GND_4_o_GND_4_o_sub_9_OUT<7:0>_cy<0> (Msub_GND_4_o_GND_4_o_sub_9_OUT<7:0>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_4_o_GND_4_o_sub_9_OUT<7:0>_cy<1> (Msub_GND_4_o_GND_4_o_sub_9_OUT<7:0>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_4_o_GND_4_o_sub_9_OUT<7:0>_cy<2> (Msub_GND_4_o_GND_4_o_sub_9_OUT<7:0>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_4_o_GND_4_o_sub_9_OUT<7:0>_cy<3> (Msub_GND_4_o_GND_4_o_sub_9_OUT<7:0>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_4_o_GND_4_o_sub_9_OUT<7:0>_cy<4> (Msub_GND_4_o_GND_4_o_sub_9_OUT<7:0>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_4_o_GND_4_o_sub_9_OUT<7:0>_cy<5> (Msub_GND_4_o_GND_4_o_sub_9_OUT<7:0>_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  Msub_GND_4_o_GND_4_o_sub_9_OUT<7:0>_cy<6> (Msub_GND_4_o_GND_4_o_sub_9_OUT<7:0>_cy<6>)
     XORCY:CI->O           1   0.370   0.379  Msub_GND_4_o_GND_4_o_sub_9_OUT<7:0>_xor<7> (GND_4_o_GND_4_o_sub_9_OUT<7>)
     LUT6:I4->O            1   0.097   0.000  Mmux_states[2]_adreg[2]_wide_mux_13_OUT8 (states[2]_adreg[2]_wide_mux_13_OUT<7>)
     FDCE:D                    0.008          akku_7
    ----------------------------------------
    Total                      2.865ns (1.521ns logic, 1.344ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              1.137ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       pc_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to pc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.289  rst_IBUF (rst_IBUF)
     INV:I->O             25   0.113   0.385  rst_inv1_INV_0 (rst_inv)
     FDCE:CLR                  0.349          pc_0
    ----------------------------------------
    Total                      1.137ns (0.463ns logic, 0.674ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 19 / 16
-------------------------------------------------------------------------
Offset:              1.527ns (Levels of Logic = 2)
  Source:            states_2 (FF)
  Destination:       we (PAD)
  Source Clock:      clk rising

  Data Path: states_2 to we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             31   0.361   0.790  states_2 (states_2)
     LUT5:I0->O            1   0.097   0.279  we1 (we_OBUF)
     OBUF:I->O                 0.000          we_OBUF (we)
    ----------------------------------------
    Total                      1.527ns (0.458ns logic, 1.069ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               0.898ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       we (PAD)

  Data Path: rst to we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.521  rst_IBUF (rst_IBUF)
     LUT5:I2->O            1   0.097   0.279  we1 (we_OBUF)
     OBUF:I->O                 0.000          we_OBUF (we)
    ----------------------------------------
    Total                      0.898ns (0.098ns logic, 0.800ns route)
                                       (10.9% logic, 89.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.865|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.00 secs
 
--> 

Total memory usage is 4616880 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

