# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../UART.srcs/sources_1/new/SIPO.vhd" \
"../../../../UART.srcs/sim_1/new/SIPO_tb.vhd" \

# Do not sort compile order
nosort
