k;
use pango_defs, pgt180h_funcs, pgt180h_defs;

/*******************************************************************************

  Author    []

  Abstract  [Connect SRB]

  Revision History:

********************************************************************************/
structure arch_nl connect_SRB of devPGT180H
{
    //
    // The tile indexes of IO tile on 4 edges
    //
    unsigned int N_SRB_Y = NUM_TILE_Y-1;  // North IO tile Y index
    unsigned int S_SRB_Y = 0;             // South IO tile Y index
    unsigned int W_SRB_X = 0;             // West  IO tile X index
    unsigned int E_SRB_X = NUM_TILE_X-1;  // East  IO tile X index

    //
    unsigned int EMPTY_COLUMN_X = 69;

    
    //
    unsigned int MARGIN_TILE0_Y = 20;
    unsigned int MARGIN_TILE1_Y = 61;
    unsigned int MARGIN_TILE2_Y = 102;
    unsigned int MARGIN_TILE3_Y = 143;
    
    // The entire 2-D array of tile
    unsigned int X_SRB_TILES0[] = { [8:68, 70:137] };
    unsigned int Y_SRB_TILES0[] = { [0:19, 21:60, 62:101, 103:122] };
    unsigned int X_SRB_TILES1[] = { [8:68, 70:137] };
    unsigned int Y_SRB_TILES1[] = { [123:142, 144:163] };
    unsigned int X_SRB_TILES2[] = { [0:7] };
    unsigned int Y_SRB_TILES2[] = { [123:142, 144:163] };

    connect_SRB_inputs( N_SRB_Y, 0, 8, E_SRB_X,
                        MARGIN_TILE0_Y, MARGIN_TILE1_Y,MARGIN_TILE2_Y, MARGIN_TILE3_Y,
                        X_SRB_TILES0, Y_SRB_TILES0, EMPTY_COLUMN_X);                        
    connect_SRB_inputs( N_SRB_Y, 0, 0, E_SRB_X,
                        MARGIN_TILE0_Y, MARGIN_TILE1_Y,MARGIN_TILE2_Y, MARGIN_TILE3_Y,
                        X_SRB_TILES1, Y_SRB_TILES1, EMPTY_COLUMN_X);
    connect_SRB_inputs( N_SRB_Y, 123, 0, E_SRB_X,
                        MARGIN_TILE0_Y, MARGIN_TILE1_Y,MARGIN_TILE2_Y, MARGIN_TILE3_Y,
                        X_SRB_TILES2, Y_SRB_TILES2, EMPTY_COLUMN_X);

    
    // The entire 2-D array of tile
    unsigned int X_CLM_TILES0[] = { [9:13, 15:22, 24:31, 33:40, 42:49, 51:58, 60:67, 70:77, 79:86, 88:95, 97:104, 106:113, 115:122, 124:131, 133:136] };
    unsigned int Y_CLM_TILES0[] = { [1:19, 21:40, 41:60, 62:81, 82:101, 103:122, 123:142, 144:161] };
    unsigned int X_CLM_TILES1[] = { [1:4, 6:8] };
    unsigned int Y_CLM_TILES1[] = { [123:142, 144:161] };

    connect_CLM_inputs( MARGIN_TILE0_Y, MARGIN_TILE1_Y,MARGIN_TILE2_Y, MARGIN_TILE3_Y,
                        0, X_CLM_TILES0, Y_CLM_TILES0);
    connect_CLM_inputs( MARGIN_TILE0_Y, MARGIN_TILE1_Y,MARGIN_TILE2_Y, MARGIN_TILE3_Y,
                        1, X_CLM_TILES1, Y_CLM_TILES1);


}; // end of structure arch_nl connect_SRB of devPGT180H


