<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element bus_clk
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element char_buf_subsystem
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element vga_alpha_blender
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element vga_clk
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element vga_controller
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element vga_dual_clock_fifo
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element vga_pixel_dma
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element vga_pixel_fifo
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element vga_pixel_rgb_resampler
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element vga_pixel_scaler
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4CE115F29C7" />
 <parameter name="deviceFamily" value="Cyclone IV E" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="bus_reset"
   internal="bus_clk.clk_in_reset"
   type="reset"
   dir="end" />
 <interface
   name="char_buffer_control_slave"
   internal="char_buf_subsystem.char_buf_control_slave"
   type="avalon"
   dir="end" />
 <interface
   name="char_buffer_slave"
   internal="char_buf_subsystem.char_buf_slave"
   type="avalon"
   dir="end" />
 <interface name="clk" internal="char_buf_subsystem.clk_0_clk_in" />
 <interface
   name="pixel_dma_control_slave"
   internal="vga_pixel_dma.avalon_dma_control_slave"
   type="avalon"
   dir="end" />
 <interface
   name="pixel_dma_master"
   internal="vga_pixel_dma.avalon_dma_master"
   type="avalon"
   dir="start" />
 <interface name="reset" internal="char_buf_subsystem.clk_0_clk_in_reset" />
 <interface
   name="rgb_slave"
   internal="vga_pixel_rgb_resampler.avalon_rgb_slave"
   type="avalon"
   dir="end" />
 <interface
   name="vga"
   internal="vga_controller.external_interface"
   type="conduit"
   dir="end" />
 <interface name="vga_bus_clk" internal="bus_clk.clk_in" type="clock" dir="end" />
 <interface name="vga_clk" internal="vga_clk.clk_in" type="clock" dir="end" />
 <interface
   name="vga_reset"
   internal="vga_clk.clk_in_reset"
   type="reset"
   dir="end" />
 <module name="bus_clk" kind="clock_source" version="18.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="false" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module name="char_buf_subsystem" kind="subsystemB" version="1.0" enabled="1">
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_SYS_CLK_CLOCK_DOMAIN" value="2" />
  <parameter name="AUTO_SYS_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_SYS_CLK_RESET_DOMAIN" value="2" />
  <parameter name="AUTO_UNIQUE_ID">$${FILENAME}_char_buf_subsystem</parameter>
 </module>
 <module
   name="vga_alpha_blender"
   kind="altera_up_avalon_video_alpha_blender"
   version="18.0"
   enabled="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="mode" value="Simple" />
 </module>
 <module name="vga_clk" kind="clock_source" version="18.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="false" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="vga_controller"
   kind="altera_up_avalon_video_vga_controller"
   version="18.1"
   enabled="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="board" value="DE10-Standard" />
  <parameter name="device" value="VGA Connector" />
  <parameter name="resolution" value="VGA 640x480" />
  <parameter name="underflow_flag" value="false" />
 </module>
 <module
   name="vga_dual_clock_fifo"
   kind="altera_up_avalon_video_dual_clock_buffer"
   version="18.0"
   enabled="1">
  <parameter name="AUTO_CLOCK_STREAM_IN_CLOCK_RATE" value="0" />
  <parameter name="AUTO_CLOCK_STREAM_OUT_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="color_bits" value="10" />
  <parameter name="color_planes" value="3" />
 </module>
 <module
   name="vga_pixel_dma"
   kind="altera_up_avalon_video_dma_controller"
   version="18.0"
   enabled="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="addr_mode" value="X-Y" />
  <parameter name="back_start_address" value="134217728" />
  <parameter name="color_bits" value="16" />
  <parameter name="color_planes" value="1" />
  <parameter name="dma_enabled" value="true" />
  <parameter name="height" value="240" />
  <parameter name="mode">From Memory to Stream</parameter>
  <parameter name="start_address" value="134217728" />
  <parameter name="width" value="320" />
 </module>
 <module
   name="vga_pixel_fifo"
   kind="altera_up_avalon_video_dual_clock_buffer"
   version="18.0"
   enabled="1">
  <parameter name="AUTO_CLOCK_STREAM_IN_CLOCK_RATE" value="0" />
  <parameter name="AUTO_CLOCK_STREAM_OUT_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="color_bits" value="16" />
  <parameter name="color_planes" value="1" />
 </module>
 <module
   name="vga_pixel_rgb_resampler"
   kind="altera_up_avalon_video_rgb_resampler"
   version="18.0"
   enabled="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="alpha" value="1023" />
  <parameter name="input_type" value="16-bit RGB" />
  <parameter name="output_type" value="30-bit RGB" />
 </module>
 <module
   name="vga_pixel_scaler"
   kind="altera_up_avalon_video_scaler"
   version="18.0"
   enabled="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="color_bits" value="10" />
  <parameter name="color_planes" value="3" />
  <parameter name="height_in" value="240" />
  <parameter name="height_scaling" value="2" />
  <parameter name="include_channel" value="false" />
  <parameter name="width_in" value="320" />
  <parameter name="width_scaling" value="2" />
 </module>
 <connection
   kind="avalon_streaming"
   version="18.1"
   start="vga_alpha_blender.avalon_blended_source"
   end="vga_dual_clock_fifo.avalon_dc_buffer_sink" />
 <connection
   kind="avalon_streaming"
   version="18.1"
   start="char_buf_subsystem.avalon_char_source"
   end="vga_alpha_blender.avalon_foreground_sink" />
 <connection
   kind="avalon_streaming"
   version="18.1"
   start="vga_pixel_fifo.avalon_dc_buffer_source"
   end="vga_pixel_rgb_resampler.avalon_rgb_sink" />
 <connection
   kind="avalon_streaming"
   version="18.1"
   start="vga_dual_clock_fifo.avalon_dc_buffer_source"
   end="vga_controller.avalon_vga_sink" />
 <connection
   kind="avalon_streaming"
   version="18.1"
   start="vga_pixel_dma.avalon_pixel_source"
   end="vga_pixel_fifo.avalon_dc_buffer_sink" />
 <connection
   kind="avalon_streaming"
   version="18.1"
   start="vga_pixel_rgb_resampler.avalon_rgb_source"
   end="vga_pixel_scaler.avalon_scaler_sink" />
 <connection
   kind="avalon_streaming"
   version="18.1"
   start="vga_pixel_scaler.avalon_scaler_source"
   end="vga_alpha_blender.avalon_background_sink" />
 <connection
   kind="clock"
   version="18.1"
   start="bus_clk.clk"
   end="vga_pixel_dma.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="bus_clk.clk"
   end="vga_pixel_rgb_resampler.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="bus_clk.clk"
   end="vga_pixel_scaler.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="vga_clk.clk"
   end="vga_controller.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="bus_clk.clk"
   end="vga_alpha_blender.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="bus_clk.clk"
   end="vga_pixel_fifo.clock_stream_in" />
 <connection
   kind="clock"
   version="18.1"
   start="bus_clk.clk"
   end="vga_dual_clock_fifo.clock_stream_in" />
 <connection
   kind="clock"
   version="18.1"
   start="bus_clk.clk"
   end="vga_pixel_fifo.clock_stream_out" />
 <connection
   kind="clock"
   version="18.1"
   start="vga_clk.clk"
   end="vga_dual_clock_fifo.clock_stream_out" />
 <connection
   kind="clock"
   version="18.1"
   start="bus_clk.clk"
   end="char_buf_subsystem.sys_clk" />
 <connection
   kind="reset"
   version="18.1"
   start="bus_clk.clk_reset"
   end="vga_pixel_dma.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="bus_clk.clk_reset"
   end="vga_pixel_rgb_resampler.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="bus_clk.clk_reset"
   end="vga_pixel_scaler.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="vga_clk.clk_reset"
   end="vga_controller.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="bus_clk.clk_reset"
   end="vga_alpha_blender.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="bus_clk.clk_reset"
   end="vga_pixel_fifo.reset_stream_in" />
 <connection
   kind="reset"
   version="18.1"
   start="bus_clk.clk_reset"
   end="vga_dual_clock_fifo.reset_stream_in" />
 <connection
   kind="reset"
   version="18.1"
   start="bus_clk.clk_reset"
   end="vga_pixel_fifo.reset_stream_out" />
 <connection
   kind="reset"
   version="18.1"
   start="vga_clk.clk_reset"
   end="vga_dual_clock_fifo.reset_stream_out" />
 <connection
   kind="reset"
   version="18.1"
   start="bus_clk.clk_reset"
   end="char_buf_subsystem.sys_reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
