{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717495353813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717495353813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 12:02:33 2024 " "Processing started: Tue Jun 04 12:02:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717495353813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717495353813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HLSTM_FIXED -c HLSTM_FIXED " "Command: quartus_map --read_settings_files=on --write_settings_files=off HLSTM_FIXED -c HLSTM_FIXED" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717495353813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717495354123 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717495354123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mytypes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/mytypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myTypes " "Found design unit 1: myTypes" {  } { { "src/mytypes.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mytypes.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717495361023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/network.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/network.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 network-rtl " "Found design unit 1: network-rtl" {  } { { "src/network.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361023 ""} { "Info" "ISGN_ENTITY_NAME" "1 network " "Found entity 1: network" {  } { { "src/network.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717495361023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lstm_cell.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lstm_cell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LSTM_cell-rtl " "Found design unit 1: LSTM_cell-rtl" {  } { { "src/LSTM_cell.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361028 ""} { "Info" "ISGN_ENTITY_NAME" "1 LSTM_cell " "Found entity 1: LSTM_cell" {  } { { "src/LSTM_cell.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717495361028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lstm_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lstm_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LSTM_gate-rtl " "Found design unit 1: LSTM_gate-rtl" {  } { { "src/LSTM_gate.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_gate.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361028 ""} { "Info" "ISGN_ENTITY_NAME" "1 LSTM_gate " "Found entity 1: LSTM_gate" {  } { { "src/LSTM_gate.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_gate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717495361028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mac_pe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/mac_pe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac_pe-rtl " "Found design unit 1: mac_pe-rtl" {  } { { "src/mac_pe.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361028 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_pe " "Found entity 1: mac_pe" {  } { { "src/mac_pe.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717495361028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fixed_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fixed_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_multiplier-rtl " "Found design unit 1: fixed_multiplier-rtl" {  } { { "src/fixed_multiplier.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361028 ""} { "Info" "ISGN_ENTITY_NAME" "1 fixed_multiplier " "Found entity 1: fixed_multiplier" {  } { { "src/fixed_multiplier.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717495361028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fixed_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fixed_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_adder-rtl " "Found design unit 1: fixed_adder-rtl" {  } { { "src/fixed_adder.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361033 ""} { "Info" "ISGN_ENTITY_NAME" "1 fixed_adder " "Found entity 1: fixed_adder" {  } { { "src/fixed_adder.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717495361033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/output_layer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/output_layer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_layer-rtl " "Found design unit 1: output_layer-rtl" {  } { { "src/output_layer.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/output_layer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361036 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_layer " "Found entity 1: output_layer" {  } { { "src/output_layer.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/output_layer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717495361036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/in_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/in_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IN_RAM-SYN " "Found design unit 1: IN_RAM-SYN" {  } { { "src/in_RAM.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/in_RAM.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361036 ""} { "Info" "ISGN_ENTITY_NAME" "1 IN_RAM " "Found entity 1: IN_RAM" {  } { { "src/in_RAM.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/in_RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717495361036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wb_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/wb_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_ram-SYN " "Found design unit 1: wb_ram-SYN" {  } { { "src/wb_RAM.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/wb_RAM.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361036 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_RAM " "Found entity 1: wb_RAM" {  } { { "src/wb_RAM.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/wb_RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717495361036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lut-SYN " "Found design unit 1: lut-SYN" {  } { { "src/lut.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/lut.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361036 ""} { "Info" "ISGN_ENTITY_NAME" "1 lut " "Found entity 1: lut" {  } { { "src/lut.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/lut.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717495361036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/nreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/nreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nReg-rtl " "Found design unit 1: nReg-rtl" {  } { { "src/nReg.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/nReg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361036 ""} { "Info" "ISGN_ENTITY_NAME" "1 nReg " "Found entity 1: nReg" {  } { { "src/nReg.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/nReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717495361036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shiftreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/shiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftReg-rtl " "Found design unit 1: shiftReg-rtl" {  } { { "src/shiftReg.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/shiftReg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361036 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftReg " "Found entity 1: shiftReg" {  } { { "src/shiftReg.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/shiftReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717495361036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-SYN " "Found design unit 1: counter-SYN" {  } { { "src/counter.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/counter.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361043 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "src/counter.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/counter.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717495361043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/d_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/d_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flip_flop-Behavioral " "Found design unit 1: d_flip_flop-Behavioral" {  } { { "src/d_flip_flop.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/d_flip_flop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361043 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "src/d_flip_flop.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/d_flip_flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717495361043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/flip_flop_chain.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/flip_flop_chain.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_flop_chain-rtl " "Found design unit 1: flip_flop_chain-rtl" {  } { { "src/flip_flop_chain.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/flip_flop_chain.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361043 ""} { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_chain " "Found entity 1: flip_flop_chain" {  } { { "src/flip_flop_chain.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/flip_flop_chain.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717495361043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717495361043 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "address LSTM_cell.vhd(204) " "VHDL error at LSTM_cell.vhd(204): object \"address\" is used but not declared" {  } { { "src/LSTM_cell.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd" 204 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1717495361043 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717495361143 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 04 12:02:41 2024 " "Processing ended: Tue Jun 04 12:02:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717495361143 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717495361143 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717495361143 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717495361143 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717495361743 ""}
