Information: Updating design information... (UID-85)
Warning: Design 'CPU' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CPU
Version: F-2011.09-SP3
Date   : Wed Oct 26 20:50:45 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: U_CU/execute_sig_d2_reg[PC_PLS_4_SEL]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CPU                5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CU/execute_sig_d2_reg[PC_PLS_4_SEL]/CK (DFFRS_X2)     0.00 #     0.00 r
  U_CU/execute_sig_d2_reg[PC_PLS_4_SEL]/Q (DFFRS_X2)      0.10       0.10 r
  U_CU/CTRL_WORD[PC_PLS_4_SEL] (CU)                       0.00       0.10 r
  U_DATAPATH/CTRL_WORD[PC_PLS_4_SEL] (DATAPATH)           0.00       0.10 r
  U_DATAPATH/U11/Z (CLKBUF_X1)                            0.06       0.16 r
  U_DATAPATH/U246/Z (MUX2_X1)                             0.09       0.25 f
  U_DATAPATH/U_ALU/A[9] (ALU_DATA_W32)                    0.00       0.25 f
  U_DATAPATH/U_ALU/U363/Z (BUF_X1)                        0.05       0.30 f
  U_DATAPATH/U_ALU/sub_447/A[9] (ALU_DATA_W32_DW01_sub_2)
                                                          0.00       0.30 f
  U_DATAPATH/U_ALU/sub_447/U57/ZN (INV_X1)                0.03       0.33 r
  U_DATAPATH/U_ALU/sub_447/U327/ZN (NAND2_X1)             0.03       0.36 f
  U_DATAPATH/U_ALU/sub_447/U207/ZN (NAND4_X1)             0.04       0.40 r
  U_DATAPATH/U_ALU/sub_447/U353/ZN (NOR2_X1)              0.03       0.43 f
  U_DATAPATH/U_ALU/sub_447/U94/ZN (AOI22_X1)              0.06       0.49 r
  U_DATAPATH/U_ALU/sub_447/U91/ZN (NAND4_X1)              0.05       0.54 f
  U_DATAPATH/U_ALU/sub_447/U99/ZN (AOI21_X1)              0.06       0.60 r
  U_DATAPATH/U_ALU/sub_447/U100/ZN (NAND2_X1)             0.04       0.64 f
  U_DATAPATH/U_ALU/sub_447/U116/ZN (NAND2_X1)             0.03       0.68 r
  U_DATAPATH/U_ALU/sub_447/U81/ZN (AND2_X1)               0.04       0.72 r
  U_DATAPATH/U_ALU/sub_447/U123/ZN (OAI21_X1)             0.03       0.75 f
  U_DATAPATH/U_ALU/sub_447/U124/ZN (AOI21_X1)             0.05       0.79 r
  U_DATAPATH/U_ALU/sub_447/U131/ZN (XNOR2_X1)             0.04       0.83 f
  U_DATAPATH/U_ALU/sub_447/DIFF[31] (ALU_DATA_W32_DW01_sub_2)
                                                          0.00       0.83 f
  U_DATAPATH/U_ALU/U371/ZN (AOI221_X1)                    0.06       0.89 r
  U_DATAPATH/U_ALU/U372/ZN (NAND2_X1)                     0.03       0.93 f
  U_DATAPATH/U_ALU/RES[31] (ALU_DATA_W32)                 0.00       0.93 f
  U_DATAPATH/U_ALU_OUT_REG_EM/DIN[31] (REG_PIPO_32_00000000_00000000_5)
                                                          0.00       0.93 f
  U_DATAPATH/U_ALU_OUT_REG_EM/U23/ZN (NAND2_X1)           0.03       0.96 r
  U_DATAPATH/U_ALU_OUT_REG_EM/U24/ZN (NAND2_X1)           0.03       0.99 f
  U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[31]/D (DFFR_X1)
                                                          0.01       1.00 f
  data arrival time                                                  1.00

  clock CLK (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[31]/CK (DFFR_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


1
