[{"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t3", "data": {"contest_mode": false, "banned_by": null, "media_embed": {}, "subreddit": "hardware", "selftext_html": null, "selftext": "", "likes": null, "suggested_sort": null, "user_reports": [], "secure_media": null, "link_flair_text": "Discussion", "id": "653i3c", "gilded": 0, "secure_media_embed": {}, "clicked": false, "score": 20, "report_reasons": null, "author": "Hutnon", "saved": false, "mod_reports": [], "name": "t3_653i3c", "subreddit_name_prefixed": "r/hardware", "approved_by": null, "over_18": false, "domain": "self.hardware", "hidden": false, "thumbnail": "", "subreddit_id": "t5_2qh18", "edited": false, "link_flair_css_class": "discussion", "author_flair_css_class": null, "downs": 0, "brand_safe": true, "archived": false, "removal_reason": null, "is_self": true, "hide_score": false, "spoiler": false, "permalink": "/r/hardware/comments/653i3c/is_the_primary_reason_ram_speed_matters_so_much/", "num_reports": null, "locked": false, "stickied": false, "created": 1492088432.0, "url": "https://www.reddit.com/r/hardware/comments/653i3c/is_the_primary_reason_ram_speed_matters_so_much/", "author_flair_text": null, "quarantine": false, "title": "Is the primary reason RAM speed matters so much with Ryzen because it makes communicating accross CCXs faster?", "created_utc": 1492059632.0, "distinguished": null, "media": null, "upvote_ratio": 0.76, "num_comments": 29, "visited": false, "subreddit_type": "public", "ups": 20}}], "after": null, "before": null}}, {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"subreddit_id": "t5_2qh18", "removal_reason": null, "link_id": "t3_653i3c", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"subreddit_id": "t5_2qh18", "removal_reason": null, "link_id": "t3_653i3c", "likes": null, "replies": "", "user_reports": [], "id": "dg79k71", "gilded": 0, "archived": false, "score": 21, "report_reasons": null, "author": "olavk2", "parent_id": "t1_dg78crw", "subreddit_name_prefixed": "r/hardware", "controversiality": 0, "body": "actually it runs at the exact frequency of your RAM(RAM clockspeed that we think of generally being effective ram speed and the speed reported by CPU-Z and such being actual clock speed which infinity fabric runs at)", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;actually it runs at the exact frequency of your RAM(RAM clockspeed that we think of generally being effective ram speed and the speed reported by CPU-Z and such being actual clock speed which infinity fabric runs at)&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "hardware", "name": "t1_dg79k71", "score_hidden": false, "stickied": false, "created": 1492095650.0, "created_utc": 1492066850.0, "depth": 1, "mod_reports": [], "subreddit_type": "public", "ups": 21}}], "after": null, "before": null}}, "user_reports": [], "id": "dg78crw", "gilded": 0, "archived": false, "score": 12, "report_reasons": null, "author": "Aggrokid", "parent_id": "t3_653i3c", "subreddit_name_prefixed": "r/hardware", "controversiality": 0, "body": "From what I can understand, the Infinity Fabric which connects the CCX's run at half the clockrate (edit: SDR actual clock) of your main memory.", "edited": 1492067357.0, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;From what I can understand, the Infinity Fabric which connects the CCX&amp;#39;s run at half the clockrate (edit: SDR actual clock) of your main memory.&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "hardware", "name": "t1_dg78crw", "score_hidden": false, "stickied": false, "created": 1492092630.0, "created_utc": 1492063830.0, "depth": 0, "mod_reports": [], "subreddit_type": "public", "ups": 12}}, {"kind": "t1", "data": {"subreddit_id": "t5_2qh18", "removal_reason": null, "link_id": "t3_653i3c", "likes": null, "replies": "", "user_reports": [], "id": "dg7a4cu", "gilded": 0, "archived": false, "score": 4, "report_reasons": null, "author": "fourthaccountnopw", "parent_id": "t3_653i3c", "subreddit_name_prefixed": "r/hardware", "controversiality": 0, "body": "http://www.eteknix.com/amd-ryzen-ccx-interconnect-infinity-fabric-tied-to-memory-speeds/", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;&lt;a href=\"http://www.eteknix.com/amd-ryzen-ccx-interconnect-infinity-fabric-tied-to-memory-speeds/\"&gt;http://www.eteknix.com/amd-ryzen-ccx-interconnect-infinity-fabric-tied-to-memory-speeds/&lt;/a&gt;&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "hardware", "name": "t1_dg7a4cu", "score_hidden": false, "stickied": false, "created": 1492097169.0, "created_utc": 1492068369.0, "depth": 0, "mod_reports": [], "subreddit_type": "public", "ups": 4}}, {"kind": "t1", "data": {"subreddit_id": "t5_2qh18", "removal_reason": null, "link_id": "t3_653i3c", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"subreddit_id": "t5_2qh18", "removal_reason": null, "link_id": "t3_653i3c", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"subreddit_id": "t5_2qh18", "removal_reason": null, "link_id": "t3_653i3c", "likes": null, "replies": "", "user_reports": [], "id": "dg7f1mh", "gilded": 0, "archived": false, "score": 6, "report_reasons": null, "author": "innerfrei", "parent_id": "t1_dg7dnyh", "subreddit_name_prefixed": "r/hardware", "controversiality": 0, "body": "I agree with u/Akutalji. It matters because with faster RAM the Ryzen does have lower latency in core-to-core communication while Intel Kaby Lake latency remains constant. Check this review: http://www.tomshardware.com/reviews/amd-ryzen-5-1600x-cpu-review,5014-2.html", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;I agree with &lt;a href=\"/u/Akutalji\"&gt;u/Akutalji&lt;/a&gt;. It matters because with faster RAM the Ryzen does have lower latency in core-to-core communication while Intel Kaby Lake latency remains constant. Check this review: &lt;a href=\"http://www.tomshardware.com/reviews/amd-ryzen-5-1600x-cpu-review,5014-2.html\"&gt;http://www.tomshardware.com/reviews/amd-ryzen-5-1600x-cpu-review,5014-2.html&lt;/a&gt;&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "hardware", "name": "t1_dg7f1mh", "score_hidden": false, "stickied": false, "created": 1492111445.0, "created_utc": 1492082645.0, "depth": 2, "mod_reports": [], "subreddit_type": "public", "ups": 6}}, {"kind": "t1", "data": {"subreddit_id": "t5_2qh18", "removal_reason": null, "link_id": "t3_653i3c", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"subreddit_id": "t5_2qh18", "removal_reason": null, "link_id": "t3_653i3c", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"subreddit_id": "t5_2qh18", "removal_reason": null, "link_id": "t3_653i3c", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"subreddit_id": "t5_2qh18", "removal_reason": null, "link_id": "t3_653i3c", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"subreddit_id": "t5_2qh18", "removal_reason": null, "link_id": "t3_653i3c", "likes": null, "replies": "", "user_reports": [], "id": "dg7vyk1", "gilded": 0, "archived": false, "score": 2, "report_reasons": null, "author": "Mr_That_Guy", "parent_id": "t1_dg7uheg", "subreddit_name_prefixed": "r/hardware", "controversiality": 0, "body": "[Page 3 of this series should help answer that question](http://frankdenneman.nl/2016/07/11/numa-deep-dive-part-3-cache-coherency/).\n\nWhen not using cluster on die mode, then yes there is an extra 1 hop penalty when a L3 lookup has to traverse one of the switches that connects the ring buses.   \n\nWhen using cluster on die mode, each core cluster and ring are treated as separate CPUs with their own separate L3 cache. The memory controllers' 4 channels are also split between each core cluster since each clusters ring bus has direct access to 2/4 of the memory controllers. With COD mode, a single physical CPU is logically no different than a dual socket system where each CPU socket has its own L3 and RAM/memory.", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;&lt;a href=\"http://frankdenneman.nl/2016/07/11/numa-deep-dive-part-3-cache-coherency/\"&gt;Page 3 of this series should help answer that question&lt;/a&gt;.&lt;/p&gt;\n\n&lt;p&gt;When not using cluster on die mode, then yes there is an extra 1 hop penalty when a L3 lookup has to traverse one of the switches that connects the ring buses.   &lt;/p&gt;\n\n&lt;p&gt;When using cluster on die mode, each core cluster and ring are treated as separate CPUs with their own separate L3 cache. The memory controllers&amp;#39; 4 channels are also split between each core cluster since each clusters ring bus has direct access to 2/4 of the memory controllers. With COD mode, a single physical CPU is logically no different than a dual socket system where each CPU socket has its own L3 and RAM/memory.&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "hardware", "name": "t1_dg7vyk1", "score_hidden": false, "stickied": false, "created": 1492133074.0, "created_utc": 1492104274.0, "depth": 6, "mod_reports": [], "subreddit_type": "public", "ups": 2}}], "after": null, "before": null}}, "user_reports": [], "id": "dg7uheg", "gilded": 0, "archived": false, "score": 1, "report_reasons": null, "author": "Akutalji", "parent_id": "t1_dg7n4e9", "subreddit_name_prefixed": "r/hardware", "controversiality": 0, "body": "So for the higer end Xeons, cross-talk between ring buses would be the same ideology as cross-talk between CCXs. \n\nI wonder how Intel deals with the latency between rings. Can it dynamically send data to specific cores, or does it do a loop around the ring bus before being moved?  \n\nEdit: minor text fixes. ", "edited": 1492103857.0, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;So for the higer end Xeons, cross-talk between ring buses would be the same ideology as cross-talk between CCXs. &lt;/p&gt;\n\n&lt;p&gt;I wonder how Intel deals with the latency between rings. Can it dynamically send data to specific cores, or does it do a loop around the ring bus before being moved?  &lt;/p&gt;\n\n&lt;p&gt;Edit: minor text fixes. &lt;/p&gt;\n&lt;/div&gt;", "subreddit": "hardware", "name": "t1_dg7uheg", "score_hidden": false, "stickied": false, "created": 1492131505.0, "created_utc": 1492102705.0, "depth": 5, "mod_reports": [], "subreddit_type": "public", "ups": 1}}], "after": null, "before": null}}, "user_reports": [], "id": "dg7n4e9", "gilded": 0, "archived": false, "score": 2, "report_reasons": null, "author": "Mr_That_Guy", "parent_id": "t1_dg7mvg7", "subreddit_name_prefixed": "r/hardware", "controversiality": 0, "body": "Its pretty close, especially when it comes to the high core count dies that have multiple ring buses for the different core clusters. I know that intel has a BIOS setting for those CPUs called cluster-on-die that lets the OS see the two clusters as if they were two NUMA nodes.", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;Its pretty close, especially when it comes to the high core count dies that have multiple ring buses for the different core clusters. I know that intel has a BIOS setting for those CPUs called cluster-on-die that lets the OS see the two clusters as if they were two NUMA nodes.&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "hardware", "name": "t1_dg7n4e9", "score_hidden": false, "stickied": false, "created": 1492123586.0, "created_utc": 1492094786.0, "depth": 4, "mod_reports": [], "subreddit_type": "public", "ups": 2}}], "after": null, "before": null}}, "user_reports": [], "id": "dg7mvg7", "gilded": 0, "archived": false, "score": 1, "report_reasons": null, "author": "Akutalji", "parent_id": "t1_dg7l6vh", "subreddit_name_prefixed": "r/hardware", "controversiality": 0, "body": "Took a quick peek, and yeah, even the consumer line has a Ring Bus that ties the L3, iGPU, cores and PCI-E lanes and attached I/O together. \n\nI won't correct my above post. Cause it's still relevant, even if not 100% accurate. \n\n", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;Took a quick peek, and yeah, even the consumer line has a Ring Bus that ties the L3, iGPU, cores and PCI-E lanes and attached I/O together. &lt;/p&gt;\n\n&lt;p&gt;I won&amp;#39;t correct my above post. Cause it&amp;#39;s still relevant, even if not 100% accurate. &lt;/p&gt;\n&lt;/div&gt;", "subreddit": "hardware", "name": "t1_dg7mvg7", "score_hidden": false, "stickied": false, "created": 1492123300.0, "created_utc": 1492094500.0, "depth": 3, "mod_reports": [], "subreddit_type": "public", "ups": 1}}], "after": null, "before": null}}, "user_reports": [], "id": "dg7l6vh", "gilded": 0, "archived": false, "score": 6, "report_reasons": null, "author": "Mr_That_Guy", "parent_id": "t1_dg7dnyh", "subreddit_name_prefixed": "r/hardware", "controversiality": 0, "body": "IIRC, all of intels lineup uses the ring bus design, even the socket 115x CPUs. ", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;IIRC, all of intels lineup uses the ring bus design, even the socket 115x CPUs. &lt;/p&gt;\n&lt;/div&gt;", "subreddit": "hardware", "name": "t1_dg7l6vh", "score_hidden": false, "stickied": false, "created": 1492121304.0, "created_utc": 1492092504.0, "depth": 2, "mod_reports": [], "subreddit_type": "public", "ups": 6}}], "after": null, "before": null}}, "user_reports": [], "id": "dg7dnyh", "gilded": 0, "archived": false, "score": 16, "report_reasons": null, "author": "Akutalji", "parent_id": "t1_dg7ah36", "subreddit_name_prefixed": "r/hardware", "controversiality": 0, "body": "Both Intel and AMD benefit from faster RAM, yes, but Intel's base consumer processor cores don't need to communicate from one CCX to another (since there is only one). Intel's Xeon line uses a Ring Bus (much like AMDs infinity fabric) to talk between cores, but isn't dependent on RAM speeds and instead is set to a certain speed that can be altered in the BIOS. \n\nAMD's Ryzen performance in nearly every scenario and workflow benefit from faster RAM in some way.", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;Both Intel and AMD benefit from faster RAM, yes, but Intel&amp;#39;s base consumer processor cores don&amp;#39;t need to communicate from one CCX to another (since there is only one). Intel&amp;#39;s Xeon line uses a Ring Bus (much like AMDs infinity fabric) to talk between cores, but isn&amp;#39;t dependent on RAM speeds and instead is set to a certain speed that can be altered in the BIOS. &lt;/p&gt;\n\n&lt;p&gt;AMD&amp;#39;s Ryzen performance in nearly every scenario and workflow benefit from faster RAM in some way.&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "hardware", "name": "t1_dg7dnyh", "score_hidden": false, "stickied": false, "created": 1492107773.0, "created_utc": 1492078973.0, "depth": 1, "mod_reports": [], "subreddit_type": "public", "ups": 16}}], "after": null, "before": null}}, "user_reports": [], "id": "dg7ah36", "gilded": 0, "archived": false, "score": 6, "report_reasons": null, "author": "bphase", "parent_id": "t3_653i3c", "subreddit_name_prefixed": "r/hardware", "controversiality": 0, "body": "Does it matter that much? Feels like the 7700K gains just about as much from fast RAM. Which is not at all negligible, to be fair.", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;Does it matter that much? Feels like the 7700K gains just about as much from fast RAM. Which is not at all negligible, to be fair.&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "hardware", "name": "t1_dg7ah36", "score_hidden": false, "stickied": false, "created": 1492098161.0, "created_utc": 1492069361.0, "depth": 0, "mod_reports": [], "subreddit_type": "public", "ups": 6}}, {"kind": "t1", "data": {"subreddit_id": "t5_2qh18", "removal_reason": null, "link_id": "t3_653i3c", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"subreddit_id": "t5_2qh18", "removal_reason": null, "link_id": "t3_653i3c", "likes": null, "replies": "", "user_reports": [], "id": "dg78q6s", "gilded": 0, "archived": false, "score": 4, "report_reasons": null, "author": "fb39ca4", "parent_id": "t1_dg77all", "subreddit_name_prefixed": "r/hardware", "controversiality": 0, "body": "But the \"Infinity Fabric\" clock is tied to the main memory clock.", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;But the &amp;quot;Infinity Fabric&amp;quot; clock is tied to the main memory clock.&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "hardware", "name": "t1_dg78q6s", "score_hidden": false, "stickied": false, "created": 1492093510.0, "created_utc": 1492064710.0, "depth": 1, "mod_reports": [], "subreddit_type": "public", "ups": 4}}], "after": null, "before": null}}, "user_reports": [], "id": "dg77all", "gilded": 0, "archived": false, "score": -2, "report_reasons": null, "author": "[deleted]", "parent_id": "t3_653i3c", "subreddit_name_prefixed": "r/hardware", "controversiality": 0, "body": "[deleted]", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;[deleted]&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "hardware", "name": "t1_dg77all", "score_hidden": false, "stickied": false, "created": 1492090292.0, "created_utc": 1492061492.0, "depth": 0, "mod_reports": [], "subreddit_type": "public", "ups": -2}}, {"kind": "t1", "data": {"subreddit_id": "t5_2qh18", "removal_reason": null, "link_id": "t3_653i3c", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"author_cakeday": true, "subreddit_id": "t5_2qh18", "removal_reason": null, "link_id": "t3_653i3c", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"subreddit_id": "t5_2qh18", "removal_reason": null, "link_id": "t3_653i3c", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"author_cakeday": true, "subreddit_id": "t5_2qh18", "removal_reason": null, "link_id": "t3_653i3c", "likes": null, "replies": "", "user_reports": [], "id": "dg9q6u0", "gilded": 0, "archived": false, "score": 1, "report_reasons": null, "author": "LieutenantTofu", "parent_id": "t1_dg9opt7", "subreddit_name_prefixed": "r/hardware", "controversiality": 0, "body": "Yeah, I've seen these. Some (though not most) of the tested games managed 7 to 9 FPS increases at 2933/3200, which is pretty significant in my book. I wasn't referring to dramatic performance increases, though. I'll have to see if I can find the performance numbers I saw on a rather professional YouTube channel for GTA5, which I recall being more than 7-9 FPS gains.", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;Yeah, I&amp;#39;ve seen these. Some (though not most) of the tested games managed 7 to 9 FPS increases at 2933/3200, which is pretty significant in my book. I wasn&amp;#39;t referring to dramatic performance increases, though. I&amp;#39;ll have to see if I can find the performance numbers I saw on a rather professional YouTube channel for GTA5, which I recall being more than 7-9 FPS gains.&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "hardware", "name": "t1_dg9q6u0", "score_hidden": false, "stickied": false, "created": 1492231614.0, "created_utc": 1492202814.0, "depth": 3, "mod_reports": [], "subreddit_type": "public", "ups": 1}}, {"kind": "t1", "data": {"author_cakeday": true, "subreddit_id": "t5_2qh18", "removal_reason": null, "link_id": "t3_653i3c", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"subreddit_id": "t5_2qh18", "removal_reason": null, "link_id": "t3_653i3c", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"author_cakeday": true, "subreddit_id": "t5_2qh18", "removal_reason": null, "link_id": "t3_653i3c", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"subreddit_id": "t5_2qh18", "removal_reason": null, "link_id": "t3_653i3c", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"author_cakeday": true, "subreddit_id": "t5_2qh18", "removal_reason": null, "link_id": "t3_653i3c", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"author_cakeday": true, "subreddit_id": "t5_2qh18", "removal_reason": null, "link_id": "t3_653i3c", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"subreddit_id": "t5_2qh18", "removal_reason": null, "link_id": "t3_653i3c", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "more"}], "after": null, "before": null}}, "user_reports": [], "id": "dgbphoz", "gilded": 0, "archived": false, "score": 1, "report_reasons": null, "author": "Dippyskoodlez", "parent_id": "t1_dgbordy", "subreddit_name_prefixed": "r/hardware", "controversiality": 0, "body": "&gt; I think they went with 2x2 instead of 4x0 for 1500x to maximize available L3 cache. \n\nJudging by [this](https://i.redditmedia.com/X1OegLCJnT86E3ClR5UCl-IgjmoAscwFjBaahNevdsw.jpg?w=1024&amp;s=887f12a169f59a65c576db8a4603121b) die shot, I'm guessing they need both CCX's because the second CCX has the off channel memory controller rather.", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;blockquote&gt;\n&lt;p&gt;I think they went with 2x2 instead of 4x0 for 1500x to maximize available L3 cache. &lt;/p&gt;\n&lt;/blockquote&gt;\n\n&lt;p&gt;Judging by &lt;a href=\"https://i.redditmedia.com/X1OegLCJnT86E3ClR5UCl-IgjmoAscwFjBaahNevdsw.jpg?w=1024&amp;amp;s=887f12a169f59a65c576db8a4603121b\"&gt;this&lt;/a&gt; die shot, I&amp;#39;m guessing they need both CCX&amp;#39;s because the second CCX has the off channel memory controller rather.&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "hardware", "name": "t1_dgbphoz", "score_hidden": false, "stickied": false, "created": 1492347506.0, "created_utc": 1492318706.0, "depth": 9, "mod_reports": [], "subreddit_type": "public", "ups": 1}}], "after": null, "before": null}}, "user_reports": [], "id": "dgbordy", "gilded": 0, "archived": false, "score": 1, "report_reasons": null, "author": "LieutenantTofu", "parent_id": "t1_dgbohde", "subreddit_name_prefixed": "r/hardware", "controversiality": 0, "body": "That makes sense, but I imagine it's a matter of how well the software, and the OS, keep communication within one CCX when possible. So It's expect some variation in behavior from game to game.\n\nJust a note, though, there aren't any Ryzen 5s that have a 4x2 configuration. There's only 3x3 and 2x2 (AMD stated this.) I think they went with 2x2 instead of 4x0 for 1500x to maximize available L3 cache. Probably detrimental for games due to needing to traverse IF in many situations, but that L3 might give greater benefits to productivity applications. So it'd improve their already strong performance there rather than trying to somewhat bolster 1080p gaming performance, which is going to trail Intel on most games regardless. So I think I understand why they made that choice.\n\nNot sure if they can still use the L3 on a CCX if all 4 of it's cores are disabled. I'm guessing not.", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;That makes sense, but I imagine it&amp;#39;s a matter of how well the software, and the OS, keep communication within one CCX when possible. So It&amp;#39;s expect some variation in behavior from game to game.&lt;/p&gt;\n\n&lt;p&gt;Just a note, though, there aren&amp;#39;t any Ryzen 5s that have a 4x2 configuration. There&amp;#39;s only 3x3 and 2x2 (AMD stated this.) I think they went with 2x2 instead of 4x0 for 1500x to maximize available L3 cache. Probably detrimental for games due to needing to traverse IF in many situations, but that L3 might give greater benefits to productivity applications. So it&amp;#39;d improve their already strong performance there rather than trying to somewhat bolster 1080p gaming performance, which is going to trail Intel on most games regardless. So I think I understand why they made that choice.&lt;/p&gt;\n\n&lt;p&gt;Not sure if they can still use the L3 on a CCX if all 4 of it&amp;#39;s cores are disabled. I&amp;#39;m guessing not.&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "hardware", "name": "t1_dgbordy", "score_hidden": false, "stickied": false, "created": 1492346178.0, "created_utc": 1492317378.0, "depth": 8, "mod_reports": [], "subreddit_type": "public", "ups": 1}}], "after": null, "before": null}}, "user_reports": [], "id": "dgbohde", "gilded": 0, "archived": false, "score": 1, "report_reasons": null, "author": "LieutenantTofu", "parent_id": "t1_dgbm8l6", "subreddit_name_prefixed": "r/hardware", "controversiality": 0, "body": "Edit: misread your post", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;Edit: misread your post&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "hardware", "name": "t1_dgbohde", "score_hidden": false, "stickied": false, "created": 1492345702.0, "created_utc": 1492316902.0, "depth": 7, "mod_reports": [], "subreddit_type": "public", "ups": 1}}], "after": null, "before": null}}, "user_reports": [], "id": "dgbm8l6", "gilded": 0, "archived": false, "score": 1, "report_reasons": null, "author": "Dippyskoodlez", "parent_id": "t1_dgbl8aq", "subreddit_name_prefixed": "r/hardware", "controversiality": 0, "body": "The quad and 6 core variants are more likely to have to communicate between CCXs. (Hence why they would see a much bigger difference with memory speed)\n\nif you have 2x2 or 3x3 or 4x2 ccx design and any combination that unevenly loads the core balance (3, 4, 5/3 respectively), you will immediately need to communicate between CCXs. Having all 4 cores on a single CCX active significantly raises the bar of threading and time before you need to communicate to the other CCX.\n\nFor all of the previous scenarios, only the 5 thread situation would split between the CCXs on an 8 core model, which may end up being SMT friendly and be able to remain on the first node. In a 2x2 situation, you end up with both CCXs loaded as well as an additional thread being SMT'd.\n\nThis boils down to a significant amount of optimization and awareness, both of which are entirely unnecessary for intel devices currently. Many games I've seen are quite happy to throw atleast a few threads out and expecting a lot of optimization is going to be challenging until at least unreal and unity integrate such.\n\nGiven AMDs flagships are the 8 cores, I think the memory impacts are quite overhyped for a majority of the target audience.\n", "edited": 1492313661.0, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;The quad and 6 core variants are more likely to have to communicate between CCXs. (Hence why they would see a much bigger difference with memory speed)&lt;/p&gt;\n\n&lt;p&gt;if you have 2x2 or 3x3 or 4x2 ccx design and any combination that unevenly loads the core balance (3, 4, 5/3 respectively), you will immediately need to communicate between CCXs. Having all 4 cores on a single CCX active significantly raises the bar of threading and time before you need to communicate to the other CCX.&lt;/p&gt;\n\n&lt;p&gt;For all of the previous scenarios, only the 5 thread situation would split between the CCXs on an 8 core model, which may end up being SMT friendly and be able to remain on the first node. In a 2x2 situation, you end up with both CCXs loaded as well as an additional thread being SMT&amp;#39;d.&lt;/p&gt;\n\n&lt;p&gt;This boils down to a significant amount of optimization and awareness, both of which are entirely unnecessary for intel devices currently. Many games I&amp;#39;ve seen are quite happy to throw atleast a few threads out and expecting a lot of optimization is going to be challenging until at least unreal and unity integrate such.&lt;/p&gt;\n\n&lt;p&gt;Given AMDs flagships are the 8 cores, I think the memory impacts are quite overhyped for a majority of the target audience.&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "hardware", "name": "t1_dgbm8l6", "score_hidden": false, "stickied": false, "created": 1492342053.0, "created_utc": 1492313253.0, "depth": 6, "mod_reports": [], "subreddit_type": "public", "ups": 1}}], "after": null, "before": null}}, "user_reports": [], "id": "dgbl8aq", "gilded": 0, "archived": false, "score": 1, "report_reasons": null, "author": "LieutenantTofu", "parent_id": "t1_dgar2qk", "subreddit_name_prefixed": "r/hardware", "controversiality": 0, "body": "I don't understand what you're saying here- can you please clarify? The 1500x, 1600x and 1800x all have cores on two separate CCXes, so they need to communicate across the IF. 1500x and 1600x use a 2x2 or 3x3 configuration respectively, with cores disabled on each CCX. 1800x is a 4x4 configuration, again made of 2 CCXes.\n\nPotential reason the 1500x and 1600x might show significant performance benefit from faster RAM but 1800x didn't: Different cores got loaded by the games, happening to span the IF, and on the 1800x, the threads spawned happened to fall inside one CCX only. This is conjecture on my part, however.", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;I don&amp;#39;t understand what you&amp;#39;re saying here- can you please clarify? The 1500x, 1600x and 1800x all have cores on two separate CCXes, so they need to communicate across the IF. 1500x and 1600x use a 2x2 or 3x3 configuration respectively, with cores disabled on each CCX. 1800x is a 4x4 configuration, again made of 2 CCXes.&lt;/p&gt;\n\n&lt;p&gt;Potential reason the 1500x and 1600x might show significant performance benefit from faster RAM but 1800x didn&amp;#39;t: Different cores got loaded by the games, happening to span the IF, and on the 1800x, the threads spawned happened to fall inside one CCX only. This is conjecture on my part, however.&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "hardware", "name": "t1_dgbl8aq", "score_hidden": false, "stickied": false, "created": 1492340512.0, "created_utc": 1492311712.0, "depth": 5, "mod_reports": [], "subreddit_type": "public", "ups": 1}}, {"kind": "t1", "data": {"author_cakeday": true, "subreddit_id": "t5_2qh18", "removal_reason": null, "link_id": "t3_653i3c", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"subreddit_id": "t5_2qh18", "removal_reason": null, "link_id": "t3_653i3c", "likes": null, "replies": "", "user_reports": [], "id": "dgbm2eb", "gilded": 0, "archived": false, "score": 1, "report_reasons": null, "author": "Dippyskoodlez", "parent_id": "t1_dgblk61", "subreddit_name_prefixed": "r/hardware", "controversiality": 0, "body": "You're right, I meant the cross connect.", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;You&amp;#39;re right, I meant the cross connect.&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "hardware", "name": "t1_dgbm2eb", "score_hidden": false, "stickied": false, "created": 1492341783.0, "created_utc": 1492312983.0, "depth": 6, "mod_reports": [], "subreddit_type": "public", "ups": 1}}], "after": null, "before": null}}, "user_reports": [], "id": "dgblk61", "gilded": 0, "archived": false, "score": 1, "report_reasons": null, "author": "LieutenantTofu", "parent_id": "t1_dgar2qk", "subreddit_name_prefixed": "r/hardware", "controversiality": 0, "body": "What do you mean by \"faster CCX\"? CCX is the complex of 4 cores (of which there are 2), and the link between the twin CCXes is the IF. That's running at the original RAM clock (not effective). So if you run the RAM at a faster clock speed, the IF runs faster too, speeding up inter-CCX communication.\n\nI agree the primary reason for performance benefit from faster RAM is probably not improved memory performance, but faster IF link speed.\n\nSince even the 1800x has 2 CCXes linked by IF, I don't know why the 1800x would see less benefit from faster IF speed in the tested games than the 1500x and 1600x other than my supposition (see previous reply.)\n\nEither way, I'd like to see 1500x, 1600x and 1800x tested by the same site to rule out testing methodology differences. It's possible 1800x can see the same benefit in the games that got faster on the two tested R5s.\n", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;What do you mean by &amp;quot;faster CCX&amp;quot;? CCX is the complex of 4 cores (of which there are 2), and the link between the twin CCXes is the IF. That&amp;#39;s running at the original RAM clock (not effective). So if you run the RAM at a faster clock speed, the IF runs faster too, speeding up inter-CCX communication.&lt;/p&gt;\n\n&lt;p&gt;I agree the primary reason for performance benefit from faster RAM is probably not improved memory performance, but faster IF link speed.&lt;/p&gt;\n\n&lt;p&gt;Since even the 1800x has 2 CCXes linked by IF, I don&amp;#39;t know why the 1800x would see less benefit from faster IF speed in the tested games than the 1500x and 1600x other than my supposition (see previous reply.)&lt;/p&gt;\n\n&lt;p&gt;Either way, I&amp;#39;d like to see 1500x, 1600x and 1800x tested by the same site to rule out testing methodology differences. It&amp;#39;s possible 1800x can see the same benefit in the games that got faster on the two tested R5s.&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "hardware", "name": "t1_dgblk61", "score_hidden": false, "stickied": false, "created": 1492341006.0, "created_utc": 1492312206.0, "depth": 5, "mod_reports": [], "subreddit_type": "public", "ups": 1}}], "after": null, "before": null}}, "user_reports": [], "id": "dgar2qk", "gilded": 0, "archived": false, "score": 1, "report_reasons": null, "author": "Dippyskoodlez", "parent_id": "t1_dgacl2f", "subreddit_name_prefixed": "r/hardware", "controversiality": 0, "body": "That's a 1500x and 1600x, not a 1800x like the TPU benchmarks.\n\nThe 1800x showed almost no differences. \n\nWhat this really shows is that the CCX is a huge bottleneck and you should avoid buying the cpus with cores split across it if possible. It's not a benefit from faster memory, it's a benefit from faster ccx (which requires faster memory). It's a very important difference, because it doesn't carry over to CPUs that can load while avoiding the CCX.", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;That&amp;#39;s a 1500x and 1600x, not a 1800x like the TPU benchmarks.&lt;/p&gt;\n\n&lt;p&gt;The 1800x showed almost no differences. &lt;/p&gt;\n\n&lt;p&gt;What this really shows is that the CCX is a huge bottleneck and you should avoid buying the cpus with cores split across it if possible. It&amp;#39;s not a benefit from faster memory, it&amp;#39;s a benefit from faster ccx (which requires faster memory). It&amp;#39;s a very important difference, because it doesn&amp;#39;t carry over to CPUs that can load while avoiding the CCX.&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "hardware", "name": "t1_dgar2qk", "score_hidden": false, "stickied": false, "created": 1492298251.0, "created_utc": 1492269451.0, "depth": 4, "mod_reports": [], "subreddit_type": "public", "ups": 1}}], "after": null, "before": null}}, "user_reports": [], "id": "dgacl2f", "gilded": 0, "archived": false, "score": 1, "report_reasons": null, "author": "LieutenantTofu", "parent_id": "t1_dg9opt7", "subreddit_name_prefixed": "r/hardware", "controversiality": 0, "body": "https://www.pcper.com/reviews/Processors/Ryzen-5-Review-1600X-and-1500X-Take-Core-i5/Memory-Speed-Scaling-and-Windows-10-P\n\nSome games on this page show up to 14% gains with 3200 MHz memory and up to around 12% with 2933. Pretty impressive and, I think, worth the investment in higher-rated memory. Just my two cents on the matter.\n\nI plan to build an ITX machine down the road and am thinking of going with a 1600 and 16 or 32 GB of DDR4-2933. I want to see how Raven Ridge performs first, though. I'm not a hardcore gamer and expect to be quite content with on-chip graphics for my needs. I still want to get the best performance I can for my dollar, though- hence my bringing up the benefits of faster memory. I imagine this will come into play even more heavily when the APUs are using the DDR4 as VRAM, not just system RAM!\n\nI love seeing competition and interesting new hardware on the market.. Makes the researching, shopping and build process so much more exciting.", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;&lt;a href=\"https://www.pcper.com/reviews/Processors/Ryzen-5-Review-1600X-and-1500X-Take-Core-i5/Memory-Speed-Scaling-and-Windows-10-P\"&gt;https://www.pcper.com/reviews/Processors/Ryzen-5-Review-1600X-and-1500X-Take-Core-i5/Memory-Speed-Scaling-and-Windows-10-P&lt;/a&gt;&lt;/p&gt;\n\n&lt;p&gt;Some games on this page show up to 14% gains with 3200 MHz memory and up to around 12% with 2933. Pretty impressive and, I think, worth the investment in higher-rated memory. Just my two cents on the matter.&lt;/p&gt;\n\n&lt;p&gt;I plan to build an ITX machine down the road and am thinking of going with a 1600 and 16 or 32 GB of DDR4-2933. I want to see how Raven Ridge performs first, though. I&amp;#39;m not a hardcore gamer and expect to be quite content with on-chip graphics for my needs. I still want to get the best performance I can for my dollar, though- hence my bringing up the benefits of faster memory. I imagine this will come into play even more heavily when the APUs are using the DDR4 as VRAM, not just system RAM!&lt;/p&gt;\n\n&lt;p&gt;I love seeing competition and interesting new hardware on the market.. Makes the researching, shopping and build process so much more exciting.&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "hardware", "name": "t1_dgacl2f", "score_hidden": false, "stickied": false, "created": 1492263901.0, "created_utc": 1492235101.0, "depth": 3, "mod_reports": [], "subreddit_type": "public", "ups": 1}}], "after": null, "before": null}}, "user_reports": [], "id": "dg9opt7", "gilded": 0, "archived": false, "score": 1, "report_reasons": null, "author": "Dippyskoodlez", "parent_id": "t1_dg9olv8", "subreddit_name_prefixed": "r/hardware", "controversiality": 0, "body": "well, i linked benchmarks. including many games.", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;well, i linked benchmarks. including many games.&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "hardware", "name": "t1_dg9opt7", "score_hidden": false, "stickied": false, "created": 1492229836.0, "created_utc": 1492201036.0, "depth": 2, "mod_reports": [], "subreddit_type": "public", "ups": 1}}], "after": null, "before": null}}, "user_reports": [], "id": "dg9olv8", "gilded": 0, "archived": false, "score": 1, "report_reasons": null, "author": "LieutenantTofu", "parent_id": "t1_dg7lwvv", "subreddit_name_prefixed": "r/hardware", "controversiality": 0, "body": "Actually, I saw benchmarks where it significantly improved gaming performance. I imagine any other software with a lot of cross-CCX traffic would behave similarly.\n\nReturns diminished toward 3000/3200, making ~2933 MHz effective RAM clock, in my opinion, the sweet spot for price-to-performance.", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;Actually, I saw benchmarks where it significantly improved gaming performance. I imagine any other software with a lot of cross-CCX traffic would behave similarly.&lt;/p&gt;\n\n&lt;p&gt;Returns diminished toward 3000/3200, making ~2933 MHz effective RAM clock, in my opinion, the sweet spot for price-to-performance.&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "hardware", "name": "t1_dg9olv8", "score_hidden": false, "stickied": false, "created": 1492229707.0, "created_utc": 1492200907.0, "depth": 1, "mod_reports": [], "subreddit_type": "public", "ups": 1}}], "after": null, "before": null}}, "user_reports": [], "id": "dg7lwvv", "gilded": 0, "archived": false, "score": -3, "report_reasons": null, "author": "Dippyskoodlez", "parent_id": "t3_653i3c", "subreddit_name_prefixed": "r/hardware", "controversiality": 0, "body": "It matters for CCX speeds, but has minimal impact on performance.\n\nhttps://www.techpowerup.com/reviews/AMD/Ryzen_Memory_Analysis/", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;It matters for CCX speeds, but has minimal impact on performance.&lt;/p&gt;\n\n&lt;p&gt;&lt;a href=\"https://www.techpowerup.com/reviews/AMD/Ryzen_Memory_Analysis/\"&gt;https://www.techpowerup.com/reviews/AMD/Ryzen_Memory_Analysis/&lt;/a&gt;&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "hardware", "name": "t1_dg7lwvv", "score_hidden": false, "stickied": false, "created": 1492122176.0, "created_utc": 1492093376.0, "depth": 0, "mod_reports": [], "subreddit_type": "public", "ups": -3}}], "after": null, "before": null}}]