#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Nov  6 13:36:41 2024
# Process ID: 2756
# Current directory: C:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.runs/synth_1
# Command line: vivado.exe -log axi_ad9680_jesd_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_ad9680_jesd_wrapper.tcl
# Log file: C:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.runs/synth_1/axi_ad9680_jesd_wrapper.vds
# Journal file: C:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.runs/synth_1\vivado.jou
# Running On: PSD033, OS: Windows, CPU Frequency: 3192 MHz, CPU Physical cores: 6, Host memory: 8388 MB
#-----------------------------------------------------------
source axi_ad9680_jesd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1002.070 ; gain = 118.352
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GitHub/jesd204/ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top axi_ad9680_jesd_wrapper -part xczu7ev-fbvb900-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-fbvb900-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9780
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3189.266 ; gain = 336.191
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_ad9680_jesd_wrapper' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/hdl/axi_ad9680_jesd_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9680_jesd' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/synth/axi_ad9680_jesd.v:12]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9680_jesd_axi_jesd204_rx_0_0' [C:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.runs/synth_1/.Xil/Vivado-2756-PSD033/realtime/axi_ad9680_jesd_axi_jesd204_rx_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9680_jesd_axi_jesd204_rx_0_0' (0#1) [C:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.runs/synth_1/.Xil/Vivado-2756-PSD033/realtime/axi_ad9680_jesd_axi_jesd204_rx_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9680_jesd_jesd204_rx_0_0' [C:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.runs/synth_1/.Xil/Vivado-2756-PSD033/realtime/axi_ad9680_jesd_jesd204_rx_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9680_jesd_jesd204_rx_0_0' (0#1) [C:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.runs/synth_1/.Xil/Vivado-2756-PSD033/realtime/axi_ad9680_jesd_jesd204_rx_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'lmfc_edge' of module 'axi_ad9680_jesd_jesd204_rx_0_0' is unconnected for instance 'jesd204_rx' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/synth/axi_ad9680_jesd.v:258]
WARNING: [Synth 8-7071] port 'lmfc_clk' of module 'axi_ad9680_jesd_jesd204_rx_0_0' is unconnected for instance 'jesd204_rx' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/synth/axi_ad9680_jesd.v:258]
WARNING: [Synth 8-7071] port 'rx_eof' of module 'axi_ad9680_jesd_jesd204_rx_0_0' is unconnected for instance 'jesd204_rx' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/synth/axi_ad9680_jesd.v:258]
WARNING: [Synth 8-7071] port 'rx_eomf' of module 'axi_ad9680_jesd_jesd204_rx_0_0' is unconnected for instance 'jesd204_rx' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/synth/axi_ad9680_jesd.v:258]
WARNING: [Synth 8-7071] port 'rx_somf' of module 'axi_ad9680_jesd_jesd204_rx_0_0' is unconnected for instance 'jesd204_rx' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/synth/axi_ad9680_jesd.v:258]
WARNING: [Synth 8-7023] instance 'jesd204_rx' of module 'axi_ad9680_jesd_jesd204_rx_0_0' has 55 connections declared, but only 50 given [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/synth/axi_ad9680_jesd.v:258]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9680_jesd' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/synth/axi_ad9680_jesd.v:12]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9680_jesd_wrapper' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/hdl/axi_ad9680_jesd_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3278.633 ; gain = 425.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3296.555 ; gain = 443.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3296.555 ; gain = 443.480
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3296.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_ad9680_jesd_axi_jesd204_rx_0_0_in_context.xdc] for cell 'axi_ad9680_jesd_i/axi_jesd204_rx'
Finished Parsing XDC File [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_ad9680_jesd_axi_jesd204_rx_0_0/axi_ad9680_jesd_axi_jesd204_rx_0_0_in_context.xdc] for cell 'axi_ad9680_jesd_i/axi_jesd204_rx'
Parsing XDC File [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_jesd204_rx_0_0/axi_ad9680_jesd_jesd204_rx_0_0/axi_ad9680_jesd_jesd204_rx_0_0_in_context.xdc] for cell 'axi_ad9680_jesd_i/jesd204_rx'
Finished Parsing XDC File [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_jesd204_rx_0_0/axi_ad9680_jesd_jesd204_rx_0_0/axi_ad9680_jesd_jesd204_rx_0_0_in_context.xdc] for cell 'axi_ad9680_jesd_i/jesd204_rx'
Parsing XDC File [C:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3335.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 3335.234 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 3335.234 ; gain = 482.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-fbvb900-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 3335.234 ; gain = 482.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for axi_ad9680_jesd_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_ad9680_jesd_i/axi_jesd204_rx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_ad9680_jesd_i/jesd204_rx. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 3335.234 ; gain = 482.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 3335.234 ; gain = 482.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 3335.234 ; gain = 482.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 3848.934 ; gain = 995.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 3849.082 ; gain = 996.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 3868.191 ; gain = 1015.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 3874.969 ; gain = 1021.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 3874.969 ; gain = 1021.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 3874.969 ; gain = 1021.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 3874.969 ; gain = 1021.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 3874.969 ; gain = 1021.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 3874.969 ; gain = 1021.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |axi_ad9680_jesd_axi_jesd204_rx_0_0 |         1|
|2     |axi_ad9680_jesd_jesd204_rx_0_0     |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |axi_ad9680_jesd_axi_jesd204_rx_0 |     1|
|2     |axi_ad9680_jesd_jesd204_rx_0     |     1|
|3     |IBUF                             |   268|
|4     |OBUF                             |   177|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 3874.969 ; gain = 1021.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 3874.969 ; gain = 983.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 3874.969 ; gain = 1021.895
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3887.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 268 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3921.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 268 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 268 instances

Synth Design complete, checksum: 82ec316f
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:24 . Memory (MB): peak = 3921.035 ; gain = 2138.645
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.runs/synth_1/axi_ad9680_jesd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_ad9680_jesd_wrapper_utilization_synth.rpt -pb axi_ad9680_jesd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 13:40:11 2024...
