#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: E:\pango\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: YLJ
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Tue Nov 12 03:50:01 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {iic_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 3)] | Port iic_sda has been placed at location V20, whose type is share pin.
Executing : def_port {iic_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 14)] | Port mem_dq[9] has been placed at location M2, whose type is share pin.
Executing : def_port {mem_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 16)] | Port mem_dq[11] has been placed at location M1, whose type is share pin.
Executing : def_port {mem_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 19)] | Port mem_dq[14] has been placed at location P3, whose type is share pin.
Executing : def_port {mem_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[16]} LOC=K4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[16]} LOC=K4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[17]} LOC=K1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[17]} LOC=K1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[18]} LOC=J3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[18]} LOC=J3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[19]} LOC=L4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[19]} LOC=L4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[20]} LOC=K3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[20]} LOC=K3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[21]} LOC=M3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[21]} LOC=M3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[22]} LOC=J1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[22]} LOC=J1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[23]} LOC=M4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[23]} LOC=M4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[24]} LOC=J6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[24]} LOC=J6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[25]} LOC=F1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[25]} LOC=F1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[26]} LOC=K7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[26]} LOC=K7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[27]} LOC=F2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[27]} LOC=F2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[28]} LOC=H5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[28]} LOC=H5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[29]} LOC=H3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[29]} LOC=H3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[30]} LOC=J4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[30]} LOC=J4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[31]} LOC=G3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[31]} LOC=G3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[2]} LOC=M6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[2]} LOC=M6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[3]} LOC=E3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[3]} LOC=E3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[2]} LOC=L6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[2]} LOC=L6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[3]} LOC=E1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[3]} LOC=E1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {ad_clk} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 48)] | Port b_out[2] has been placed at location T21, whose type is share pin.
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 50)] | Port b_out[4] has been placed at location R20, whose type is share pin.
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 51)] | Port b_out[5] has been placed at location R22, whose type is share pin.
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {da_clk} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_clk} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data_out[0]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_data_out[0]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data_out[1]} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_data_out[1]} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data_out[2]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_data_out[2]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data_out[3]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_data_out[3]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data_out[4]} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_data_out[4]} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data_out[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_data_out[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data_out[6]} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 61)] | Port da_data_out[6] has been placed at location Y13, whose type is share pin.
Executing : def_port {da_data_out[6]} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data_out[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 62)] | Port da_data_out[7] has been placed at location AB13, whose type is share pin.
Executing : def_port {da_data_out[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ddr_init_done} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ddr_init_done} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {de_out} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {de_out} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 65)] | Port g_out[0] has been placed at location M21, whose type is share pin.
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 70)] | Port g_out[5] has been placed at location L19, whose type is share pin.
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 71)] | Port g_out[6] has been placed at location K20, whose type is share pin.
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 72)] | Port g_out[7] has been placed at location L17, whose type is share pin.
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {heart_beat_led} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {heart_beat_led} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 75)] | Port iic_scl has been placed at location V19, whose type is share pin.
Executing : def_port {iic_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST OPEN_DRAIN=OFF PULLUP=TRUE
Executing : def_port {led} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST OPEN_DRAIN=OFF PULLUP=TRUE successfully
Executing : def_port {led_int} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led_int} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[2]} LOC=K2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[2]} LOC=K2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[3]} LOC=G1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[3]} LOC=G1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {phy_rst_n} LOC=B20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST OPEN_DRAIN=OFF PULLUP=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 110)] | Port phy_rst_n has been placed at location B20, whose type is share pin.
Executing : def_port {phy_rst_n} LOC=B20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST OPEN_DRAIN=OFF PULLUP=TRUE successfully
Executing : def_port {pixclk_out} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 111)] | Port pixclk_out has been placed at location M22, whose type is share pin.
Executing : def_port {pixclk_out} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 112)] | Port r_out[0] has been placed at location K17, whose type is share pin.
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 117)] | Port r_out[5] has been placed at location H21, whose type is share pin.
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 118)] | Port r_out[6] has been placed at location H22, whose type is share pin.
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 119)] | Port r_out[7] has been placed at location H19, whose type is share pin.
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rgmii_txc} LOC=G16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST OPEN_DRAIN=OFF PULLUP=TRUE
Executing : def_port {rgmii_txc} LOC=G16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST OPEN_DRAIN=OFF PULLUP=TRUE successfully
Executing : def_port {rgmii_txctl} LOC=B18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=12 SLEW=FAST OPEN_DRAIN=OFF PULLUP=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 121)] | Port rgmii_txctl has been placed at location B18, whose type is share pin.
Executing : def_port {rgmii_txctl} LOC=B18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=12 SLEW=FAST OPEN_DRAIN=OFF PULLUP=TRUE successfully
Executing : def_port {rgmii_txd[0]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=12 SLEW=FAST OPEN_DRAIN=OFF PULLUP=TRUE
Executing : def_port {rgmii_txd[0]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=12 SLEW=FAST OPEN_DRAIN=OFF PULLUP=TRUE successfully
Executing : def_port {rgmii_txd[1]} LOC=D17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST OPEN_DRAIN=OFF PULLUP=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 123)] | Port rgmii_txd[1] has been placed at location D17, whose type is share pin.
Executing : def_port {rgmii_txd[1]} LOC=D17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST OPEN_DRAIN=OFF PULLUP=TRUE successfully
Executing : def_port {rgmii_txd[2]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST OPEN_DRAIN=OFF PULLUP=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 124)] | Port rgmii_txd[2] has been placed at location C18, whose type is share pin.
Executing : def_port {rgmii_txd[2]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST OPEN_DRAIN=OFF PULLUP=TRUE successfully
Executing : def_port {rgmii_txd[3]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST OPEN_DRAIN=OFF PULLUP=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 125)] | Port rgmii_txd[3] has been placed at location A18, whose type is share pin.
Executing : def_port {rgmii_txd[3]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST OPEN_DRAIN=OFF PULLUP=TRUE successfully
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {tx_disable[0]} LOC=H12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {tx_disable[0]} LOC=H12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {tx_disable[1]} LOC=F16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {tx_disable[1]} LOC=F16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {ad_data_in[0]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_in[0]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_in[1]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_in[1]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_in[2]} LOC=Y12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_in[2]} LOC=Y12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_in[3]} LOC=W12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_in[3]} LOC=W12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_in[4]} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_in[4]} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_in[5]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_in[5]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_in[6]} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_in[6]} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_in[7]} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_in[7]} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {de_in} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {de_in} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[0]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {g_in[0]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 148)] | Port g_in[1] has been placed at location V17, whose type is share pin.
Executing : def_port {g_in[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[2]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 149)] | Port g_in[2] has been placed at location W18, whose type is share pin.
Executing : def_port {g_in[2]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[3]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 150)] | Port g_in[3] has been placed at location AB19, whose type is share pin.
Executing : def_port {g_in[3]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[4]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 151)] | Port g_in[4] has been placed at location AA18, whose type is share pin.
Executing : def_port {g_in[4]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[5]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 152)] | Port g_in[5] has been placed at location AB18, whose type is share pin.
Executing : def_port {g_in[5]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[6]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {g_in[6]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[7]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {g_in[7]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hs_in} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 155)] Object 'hs_in' is dangling, which has no connection. it will be ignored.
Executing : def_port {hs_in} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {pixclk_in} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 156)] | Port pixclk_in has been placed at location AA12, whose type is share pin.
Executing : def_port {pixclk_in} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[0]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[0]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[1]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[1]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[2]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[2]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[3]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[3]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[4]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[4]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[5]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[5]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[6]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[6]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[7]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[7]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rgmii_rxc} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 HYS_DRIVE_MODE=NOHYS PULLUP=TRUE
Executing : def_port {rgmii_rxc} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 HYS_DRIVE_MODE=NOHYS PULLUP=TRUE successfully
Executing : def_port {rgmii_rxctl} LOC=F9 VCCIO=3.3 IOSTANDARD=LVCMOS33 HYS_DRIVE_MODE=NOHYS PULLUP=TRUE
Executing : def_port {rgmii_rxctl} LOC=F9 VCCIO=3.3 IOSTANDARD=LVCMOS33 HYS_DRIVE_MODE=NOHYS PULLUP=TRUE successfully
Executing : def_port {rgmii_rxd[0]} LOC=H10 VCCIO=3.3 IOSTANDARD=LVCMOS33 HYS_DRIVE_MODE=NOHYS PULLUP=TRUE
Executing : def_port {rgmii_rxd[0]} LOC=H10 VCCIO=3.3 IOSTANDARD=LVCMOS33 HYS_DRIVE_MODE=NOHYS PULLUP=TRUE successfully
Executing : def_port {rgmii_rxd[1]} LOC=H11 VCCIO=3.3 IOSTANDARD=LVCMOS33 HYS_DRIVE_MODE=NOHYS PULLUP=TRUE
Executing : def_port {rgmii_rxd[1]} LOC=H11 VCCIO=3.3 IOSTANDARD=LVCMOS33 HYS_DRIVE_MODE=NOHYS PULLUP=TRUE successfully
Executing : def_port {rgmii_rxd[2]} LOC=G13 VCCIO=3.3 IOSTANDARD=LVCMOS33 HYS_DRIVE_MODE=NOHYS PULLUP=TRUE
Executing : def_port {rgmii_rxd[2]} LOC=G13 VCCIO=3.3 IOSTANDARD=LVCMOS33 HYS_DRIVE_MODE=NOHYS PULLUP=TRUE successfully
Executing : def_port {rgmii_rxd[3]} LOC=H13 VCCIO=3.3 IOSTANDARD=LVCMOS33 HYS_DRIVE_MODE=NOHYS PULLUP=TRUE
Executing : def_port {rgmii_rxd[3]} LOC=H13 VCCIO=3.3 IOSTANDARD=LVCMOS33 HYS_DRIVE_MODE=NOHYS PULLUP=TRUE successfully
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/device_map/top.pcf(line number: 171)] | Port rst_n has been placed at location K18, whose type is share pin.
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {vs_in} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {vs_in} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_inst_site {I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3
Executing : def_inst_site {I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3 successfully
Executing : def_inst_site {I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199
Executing : def_inst_site {I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199 successfully
Executing : def_inst_site {I_ips_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179
Executing : def_inst_site {I_ips_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179 successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer CARRY group, base inst: gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: mac_test0/mac_top0/icmp0/icmp_receive_ram/ram/iGopDrm, insts:2.
I: Infer CARRY group, base inst: qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv, insts:2.
I: Infer CARRY group, base inst: qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv, insts:2.
I: Infer CARRY group, base inst: sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv, insts:2.
I: Infer CARRY group, base inst: u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_drm.u_sin_drm_rom/sin_rom_used_3/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_fft_wrapper/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_sdpram/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_fft_wrapper/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_sdpram/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm, insts:2.
Mapping instance adda_pll_m0/u_pll_e3/goppll to PLL_158_55.
Mapping instance util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll to PLL_158_303.
Mapping instance video_pll_m0/u_pll_e3/goppll to PLL_158_75.
Mapping instance the_instance_name/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst to HSST_88_340.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 to DQSL_6_28.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 to DQSL_6_348.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 to DQSL_6_100.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 to DQSL_6_304.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_152.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_180.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_224.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_276.
Phase 1.1 1st GP placement started.
Design Utilization : 45%.
First map gop timing takes 1.38 sec
Worst slack after clock region global placement is -5639
Wirelength after clock region global placement is 213141.
1st GP placement takes 14.22 sec.

Phase 1.2 Clock placement started.
Mapping instance I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate to IOCKGATE_6_188.
Mapping instance I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate to IOCKGATE_6_312.
Mapping instance I_ips_ddr_top/I_GTP_IOCLKBUF_2/gopclkgate to IOCKGATE_6_64.
Mapping instance I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv to IOCKDIV_6_323.
Mapping instance clkbufg_1/gopclkbufg to USCM_84_122.
Mapping instance clkgate_12/gopclkgate to IOCKGATE_6_322.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_108.
Mapping instance util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg to USCM_84_109.
Mapping instance clkbufg_2/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_111.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_112.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_113.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_114.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_115.
Mapping instance clkbufg_8/gopclkbufg to USCM_84_116.
Mapping instance clkbufg_9/gopclkbufg to USCM_84_117.
Mapping instance clkbufg_10/gopclkbufg to USCM_84_118.
Mapping instance I_ips_ddr_top/u_clkbufg/gopclkbufg to USCM_84_119.
Mapping instance clkbufg_11/gopclkbufg to USCM_84_120.
Mapping instance I_ips_ddr_top/u_clkbufg_gate/gopclkbufg to USCM_84_121.
Clock placement takes 0.27 sec.

Pre global placement takes 15.34 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_162.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_161.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_165.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_141.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_166.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_142.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_137.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_146.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_149.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_174.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_201.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_170.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_202.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_173.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_205.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_209.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_210.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_177.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_206.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_233.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_238.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_241.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_218.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_234.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_217.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_242.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_214.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_229.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_237.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_285.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_270.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_289.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_269.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_286.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_262.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_261.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_265.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_273.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_266.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_0/opit_1_IOL on IOL_7_93.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_1/opit_1_IOL on IOL_7_122.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_2/opit_1_IOL on IOL_7_117.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_3/opit_1_IOL on IOL_7_297.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_4/opit_1_IOL on IOL_7_37.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_5/opit_1_IOL on IOL_7_298.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_6/opit_1_IOL on IOL_7_38.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_7/opit_1_IOL on IOL_7_293.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_8/opit_1_IOL on IOL_7_113.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_9/opit_1_IOL on IOL_7_41.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_10/opit_1_IOL on IOL_7_18.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_11/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_12/opit_1_IOL on IOL_7_118.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_13/opit_1_IOL on IOL_7_42.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_14/opit_1_IOL on IOL_7_121.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba0/opit_1_IOL on IOL_7_365.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba1/opit_1_IOL on IOL_7_21.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba2/opit_1_IOL on IOL_7_94.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_1_IOL on IOL_7_362.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1_IOL on IOL_7_22.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_1_IOL on IOL_7_366.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_1_IOL on IOL_7_358.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_1_IOL on IOL_7_361.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_1_IOL on IOL_7_357.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3_IOL on IOL_7_25.
Placed fixed group with base inst ad_clk_obuf/opit_1 on IOL_123_5.
Placed fixed group with base inst ad_data_in_ibuf[0]/opit_1 on IOL_187_5.
Placed fixed group with base inst ad_data_in_ibuf[1]/opit_1 on IOL_187_6.
Placed fixed group with base inst ad_data_in_ibuf[2]/opit_1 on IOL_155_5.
Placed fixed group with base inst ad_data_in_ibuf[3]/opit_1 on IOL_155_6.
Placed fixed group with base inst ad_data_in_ibuf[4]/opit_1 on IOL_171_5.
Placed fixed group with base inst ad_data_in_ibuf[5]/opit_1 on IOL_171_6.
Placed fixed group with base inst ad_data_in_ibuf[6]/opit_1 on IOL_115_5.
Placed fixed group with base inst ad_data_in_ibuf[7]/opit_1 on IOL_115_6.
Placed fixed group with base inst b_in_ibuf[0]/opit_1 on IOL_219_6.
Placed fixed group with base inst b_in_ibuf[1]/opit_1 on IOL_183_5.
Placed fixed group with base inst b_in_ibuf[2]/opit_1 on IOL_183_6.
Placed fixed group with base inst b_in_ibuf[3]/opit_1 on IOL_215_5.
Placed fixed group with base inst b_in_ibuf[4]/opit_1 on IOL_215_6.
Placed fixed group with base inst b_in_ibuf[5]/opit_1 on IOL_203_5.
Placed fixed group with base inst b_in_ibuf[6]/opit_1 on IOL_203_6.
Placed fixed group with base inst b_in_ibuf[7]/opit_1 on IOL_223_5.
Placed fixed group with base inst b_out_obuf[0]/opit_1 on IOL_327_150.
Placed fixed group with base inst b_out_obuf[1]/opit_1 on IOL_327_149.
Placed fixed group with base inst b_out_obuf[2]/opit_1 on IOL_327_166.
Placed fixed group with base inst b_out_obuf[3]/opit_1 on IOL_327_165.
Placed fixed group with base inst b_out_obuf[4]/opit_1 on IOL_327_170.
Placed fixed group with base inst b_out_obuf[5]/opit_1 on IOL_327_169.
Placed fixed group with base inst b_out_obuf[6]/opit_1 on IOL_327_137.
Placed fixed group with base inst b_out_obuf[7]/opit_1 on IOL_327_138.
Placed fixed group with base inst da_clk_obuf/opit_1 on IOL_123_6.
Placed fixed group with base inst da_data_out_obuf[0]/opit_1 on IOL_151_6.
Placed fixed group with base inst da_data_out_obuf[1]/opit_1 on IOL_151_5.
Placed fixed group with base inst da_data_out_obuf[2]/opit_1 on IOL_135_6.
Placed fixed group with base inst da_data_out_obuf[3]/opit_1 on IOL_135_5.
Placed fixed group with base inst da_data_out_obuf[4]/opit_1 on IOL_159_6.
Placed fixed group with base inst da_data_out_obuf[5]/opit_1 on IOL_159_5.
Placed fixed group with base inst da_data_out_obuf[6]/opit_1 on IOL_167_6.
Placed fixed group with base inst da_data_out_obuf[7]/opit_1 on IOL_167_5.
Placed fixed group with base inst ddr_init_done_obuf/opit_1 on IOL_35_373.
Placed fixed group with base inst de_in_ibuf/opit_1 on IOL_219_5.
Placed fixed group with base inst de_out_obuf/opit_1 on IOL_327_141.
Placed fixed group with base inst g_in_ibuf[0]/opit_1 on IOL_223_6.
Placed fixed group with base inst g_in_ibuf[1]/opit_1 on IOL_319_6.
Placed fixed group with base inst g_in_ibuf[2]/opit_1 on IOL_319_5.
Placed fixed group with base inst g_in_ibuf[3]/opit_1 on IOL_243_5.
Placed fixed group with base inst g_in_ibuf[4]/opit_1 on IOL_227_6.
Placed fixed group with base inst g_in_ibuf[5]/opit_1 on IOL_227_5.
Placed fixed group with base inst g_in_ibuf[6]/opit_1 on IOL_283_5.
Placed fixed group with base inst g_in_ibuf[7]/opit_1 on IOL_283_6.
Placed fixed group with base inst g_out_obuf[0]/opit_1 on IOL_327_202.
Placed fixed group with base inst g_out_obuf[1]/opit_1 on IOL_327_110.
Placed fixed group with base inst g_out_obuf[2]/opit_1 on IOL_327_109.
Placed fixed group with base inst g_out_obuf[3]/opit_1 on IOL_327_122.
Placed fixed group with base inst g_out_obuf[4]/opit_1 on IOL_327_121.
Placed fixed group with base inst g_out_obuf[5]/opit_1 on IOL_327_233.
Placed fixed group with base inst g_out_obuf[6]/opit_1 on IOL_327_234.
Placed fixed group with base inst g_out_obuf[7]/opit_1 on IOL_327_241.
Placed fixed group with base inst heart_beat_led_obuf/opit_1 on IOL_67_374.
Placed fixed group with base inst hs_out_obuf/opit_1 on IOL_327_142.
Placed fixed group with base inst iic_scl_obuf/opit_1 on IOL_327_26.
Placed fixed group with base inst iic_tx_scl_obuf/opit_1 on IOL_327_46.
Placed fixed group with base inst led_int_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst led_obuf/opit_1 on IOL_35_374.
Placed fixed group with base inst mem_rst_n_obuf/opit_1 on IOL_7_369.
Placed fixed group with base inst ms72xx_ctl.iic_sda_tri/opit_1 on IOL_327_25.
Placed fixed group with base inst ms72xx_ctl.iic_tx_sda_tri/opit_1 on IOL_327_45.
Placed fixed group with base inst phy_rst_n_obuf/opit_1 on IOL_319_374.
Placed fixed group with base inst pixclk_in_ibuf/opit_1 on IOL_163_6.
Placed fixed group with base inst pixclk_out_obuf/opit_1 on IOL_327_201.
Placed fixed group with base inst r_in_ibuf[0]/opit_1 on IOL_191_6.
Placed fixed group with base inst r_in_ibuf[1]/opit_1 on IOL_191_5.
Placed fixed group with base inst r_in_ibuf[2]/opit_1 on IOL_291_6.
Placed fixed group with base inst r_in_ibuf[3]/opit_1 on IOL_291_5.
Placed fixed group with base inst r_in_ibuf[4]/opit_1 on IOL_275_6.
Placed fixed group with base inst r_in_ibuf[5]/opit_1 on IOL_275_5.
Placed fixed group with base inst r_in_ibuf[6]/opit_1 on IOL_199_6.
Placed fixed group with base inst r_in_ibuf[7]/opit_1 on IOL_199_5.
Placed fixed group with base inst r_out_obuf[0]/opit_1 on IOL_327_242.
Placed fixed group with base inst r_out_obuf[1]/opit_1 on IOL_327_209.
Placed fixed group with base inst r_out_obuf[2]/opit_1 on IOL_327_229.
Placed fixed group with base inst r_out_obuf[3]/opit_1 on IOL_327_230.
Placed fixed group with base inst r_out_obuf[4]/opit_1 on IOL_327_213.
Placed fixed group with base inst r_out_obuf[5]/opit_1 on IOL_327_238.
Placed fixed group with base inst r_out_obuf[6]/opit_1 on IOL_327_237.
Placed fixed group with base inst r_out_obuf[7]/opit_1 on IOL_327_273.
Placed fixed group with base inst rgmii_rxc_ibuf/opit_1 on IOL_243_374.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst rstn_out_obuf/opit_1 on IOL_327_42.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst tx_disable_obuf[0]/opit_1 on IOL_227_374.
Placed fixed group with base inst tx_disable_obuf[1]/opit_1 on IOL_247_373.
Placed fixed group with base inst util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL on IOL_311_374.
Placed fixed group with base inst util_gmii_to_rgmii_m0/gtp_outbuft2/opit_1_IOL on IOL_311_373.
Placed fixed group with base inst util_gmii_to_rgmii_m0/gtp_outbuft3/opit_1_IOL on IOL_323_373.
Placed fixed group with base inst util_gmii_to_rgmii_m0/gtp_outbuft4/opit_1_IOL on IOL_323_374.
Placed fixed group with base inst util_gmii_to_rgmii_m0/gtp_outbuft5/opit_1_IOL on IOL_299_373.
Placed fixed group with base inst util_gmii_to_rgmii_m0/gtp_outbuft6/opit_1_IOL on IOL_299_374.
Placed fixed group with base inst util_gmii_to_rgmii_m0/igddr1/gateigddr_IOL on IOL_75_374.
Placed fixed group with base inst util_gmii_to_rgmii_m0/igddr2/gateigddr_IOL on IOL_75_373.
Placed fixed group with base inst util_gmii_to_rgmii_m0/igddr3/gateigddr_IOL on IOL_251_373.
Placed fixed group with base inst util_gmii_to_rgmii_m0/igddr4/gateigddr_IOL on IOL_251_374.
Placed fixed group with base inst util_gmii_to_rgmii_m0/igddr5/gateigddr_IOL on IOL_71_373.
Placed fixed group with base inst vs_in_ibuf/opit_1 on IOL_211_5.
Placed fixed group with base inst vs_out_obuf/opit_1 on IOL_327_146.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q on CLMA_150_192.
Placed fixed instance I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv on IOCKDIV_6_323.
Placed fixed instance I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate on IOCKGATE_6_312.
Placed fixed instance I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate on IOCKGATE_6_188.
Placed fixed instance I_ips_ddr_top/I_GTP_IOCLKBUF_2/gopclkgate on IOCKGATE_6_64.
Placed fixed instance I_ips_ddr_top/u_clkbufg/gopclkbufg on USCM_84_119.
Placed fixed instance I_ips_ddr_top/u_clkbufg_gate/gopclkbufg on USCM_84_121.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 on DQSL_6_28.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 on DQSL_6_348.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 on DQSL_6_100.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 on DQSL_6_304.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_152.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_180.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_224.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_276.
Placed fixed instance I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll on PLL_158_199.
Placed fixed instance I_ips_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll on PLL_158_179.
Placed fixed instance adda_pll_m0/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_84_122.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_111.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_112.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_113.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_115.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_114.
Placed fixed instance clkbufg_8/gopclkbufg on USCM_84_116.
Placed fixed instance clkbufg_9/gopclkbufg on USCM_84_117.
Placed fixed instance clkbufg_10/gopclkbufg on USCM_84_118.
Placed fixed instance clkbufg_11/gopclkbufg on USCM_84_120.
Placed fixed instance clkgate_12/gopclkgate on IOCKGATE_6_322.
Placed fixed instance the_instance_name/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst on HSST_88_340.
Placed fixed instance util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg on USCM_84_109.
Placed fixed instance util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll on PLL_158_303.
Placed fixed instance video_pll_m0/u_pll_e3/goppll on PLL_158_75.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Placed fixed instance BKCL_auto_3 on BKCL_0_184.
Fixed placement takes 0.41 sec.

Phase 2.2 Process placement started.
Placed instance I_ips_ddr_top/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_28.
Placed instance I_ips_ddr_top/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_348.
Placed instance I_ips_ddr_top/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_100.
Placed instance I_ips_ddr_top/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_304.
Placed instance I_ips_ddr_top/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_152.
Placed instance I_ips_ddr_top/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_180.
Placed instance I_ips_ddr_top/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_224.
Placed instance I_ips_ddr_top/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_276.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.08 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -5704.
	5 iterations finished.
	Final slack -3535.
Super clustering done.
Design Utilization : 45%.
Worst slack after global placement is -5639
2nd GP placement takes 12.98 sec.

Wirelength after global placement is 231701.
Global placement takes 13.47 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 274363.
Macro cell placement takes 0.06 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -5704.
	4 iterations finished.
	Final slack -4137.
Super clustering done.
Design Utilization : 45%.
Worst slack after post global placement is -5639
3rd GP placement takes 7.98 sec.

Wirelength after post global placement is 251575.
Post global placement takes 8.05 sec.

Phase 4 Legalization started.
The average distance in LP is 0.518368.
Wirelength after legalization is 277406.
Legalization takes 0.25 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is -4112.
Replication placement takes 1.00 sec.

Wirelength after replication placement is 277406.
Phase 5.2 DP placement started.
Legalized cost -4112.000000.
The detailed placement ends at 11th iteration.
DP placement takes 4.70 sec.

Wirelength after detailed placement is 277768.
Timing-driven detailed placement takes 5.73 sec.

Worst slack is -2992, TNS after placement is -588560.
Placement done.
Total placement takes 48.31 sec.
Finished placement.

Routing started.
Building routing graph takes 0.98 sec.
Worst slack is -2992, TNS before global route is -588560.
Processing design graph takes 1.45 sec.
Total memory for routing:
	136.481878 M.
Total nets for routing : 38813.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 98 nets, it takes 0.06 sec.
Unrouted nets 37 at the end of iteration 0.
Unrouted nets 28 at the end of iteration 1.
Unrouted nets 17 at the end of iteration 2.
Unrouted nets 13 at the end of iteration 3.
Unrouted nets 12 at the end of iteration 4.
Unrouted nets 8 at the end of iteration 5.
Unrouted nets 7 at the end of iteration 6.
Unrouted nets 6 at the end of iteration 7.
Unrouted nets 4 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 1 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 1 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 1 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 1 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 1 at the end of iteration 23.
Unrouted nets 1 at the end of iteration 24.
Unrouted nets 1 at the end of iteration 25.
Unrouted nets 1 at the end of iteration 26.
Unrouted nets 1 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 1 at the end of iteration 29.
Unrouted nets 0 at the end of iteration 30.
Global Routing step 2 processed 348 nets, it takes 0.33 sec.
Unrouted nets 548 at the end of iteration 0.
Unrouted nets 274 at the end of iteration 1.
Unrouted nets 166 at the end of iteration 2.
Unrouted nets 70 at the end of iteration 3.
Unrouted nets 28 at the end of iteration 4.
Unrouted nets 17 at the end of iteration 5.
Unrouted nets 7 at the end of iteration 6.
Unrouted nets 6 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 0 at the end of iteration 10.
Global Routing step 3 processed 1040 nets, it takes 3.23 sec.
Global routing takes 3.67 sec.
Total 42528 subnets.
    forward max bucket size 3278 , backward 3345.
        Unrouted nets 27478 at the end of iteration 0.
    route iteration 0, CPU time elapsed 5.203125 sec.
    forward max bucket size 5130 , backward 3922.
        Unrouted nets 21389 at the end of iteration 1.
    route iteration 1, CPU time elapsed 4.218750 sec.
    forward max bucket size 4304 , backward 4056.
        Unrouted nets 16289 at the end of iteration 2.
    route iteration 2, CPU time elapsed 4.015625 sec.
    forward max bucket size 4387 , backward 4440.
        Unrouted nets 12922 at the end of iteration 3.
    route iteration 3, CPU time elapsed 3.484375 sec.
    forward max bucket size 4401 , backward 4291.
        Unrouted nets 11155 at the end of iteration 4.
    route iteration 4, CPU time elapsed 1.890625 sec.
    forward max bucket size 3664 , backward 3329.
        Unrouted nets 8764 at the end of iteration 5.
    route iteration 5, CPU time elapsed 1.437500 sec.
    forward max bucket size 2225 , backward 1158.
        Unrouted nets 6512 at the end of iteration 6.
    route iteration 6, CPU time elapsed 1.156250 sec.
    forward max bucket size 1049 , backward 1140.
        Unrouted nets 4672 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.906250 sec.
    forward max bucket size 780 , backward 698.
        Unrouted nets 3328 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.671875 sec.
    forward max bucket size 3689 , backward 4226.
        Unrouted nets 2322 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.562500 sec.
    forward max bucket size 514 , backward 643.
        Unrouted nets 1670 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.468750 sec.
    forward max bucket size 543 , backward 729.
        Unrouted nets 1251 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.328125 sec.
    forward max bucket size 3676 , backward 4182.
        Unrouted nets 945 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.312500 sec.
    forward max bucket size 497 , backward 455.
        Unrouted nets 680 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.281250 sec.
    forward max bucket size 522 , backward 500.
        Unrouted nets 476 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.203125 sec.
    forward max bucket size 566 , backward 1214.
        Unrouted nets 387 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.187500 sec.
    forward max bucket size 446 , backward 680.
        Unrouted nets 301 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.187500 sec.
    forward max bucket size 514 , backward 760.
        Unrouted nets 183 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.187500 sec.
    forward max bucket size 198 , backward 184.
        Unrouted nets 126 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.125000 sec.
    forward max bucket size 120 , backward 216.
        Unrouted nets 74 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.140625 sec.
    forward max bucket size 120 , backward 79.
        Unrouted nets 74 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.125000 sec.
    forward max bucket size 46 , backward 76.
        Unrouted nets 57 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.140625 sec.
    forward max bucket size 106 , backward 299.
        Unrouted nets 37 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.156250 sec.
    forward max bucket size 163 , backward 209.
        Unrouted nets 30 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.125000 sec.
    forward max bucket size 101 , backward 156.
        Unrouted nets 20 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.140625 sec.
    forward max bucket size 117 , backward 164.
        Unrouted nets 14 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.093750 sec.
    forward max bucket size 98 , backward 70.
        Unrouted nets 8 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.109375 sec.
    forward max bucket size 33 , backward 24.
        Unrouted nets 2 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.125000 sec.
    forward max bucket size 11 , backward 4.
        Unrouted nets 2 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.140625 sec.
    forward max bucket size 8 , backward 12.
        Unrouted nets 3 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.109375 sec.
    forward max bucket size 8 , backward 12.
        Unrouted nets 0 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.140625 sec.
Detailed routing takes 30 iterations
I: Design net nt_sys_clk is routed by general path.
C: Route-2036: The clock path from sys_clk_ibuf/opit_1:OUT to delay_u0/dly_cnt[0]/opit_0_inv_L5Q:CLK is routed by SRB.
Detailed routing takes 29.25 sec.
Start fix hold violation.
Build tmp routing results takes 0.36 sec.
Timing analysis takes 0.42 sec.
C: Route-2015: Hold violation is 6445 ps over the critical value of 5000 ps, beyond the critical value will not be repaired.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 2.05 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 1.22 sec.
Used SRB routing arc is 308820.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 39.44 sec.
W: Timing-4105: The worst slack of endpoint frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D of clock ddrphy_clkin is -6195ps(slow corner), but required hold violation threshold is 200ps.
C: STA-3017: There are 662 clock cross SRB paths do not meet the required hold violation threshold(200ps).


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used      | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of APM               | 81.5      | 84            | 98                 
| Use of BKCL              | 4         | 4             | 100                
| Use of CLMA              | 3881      | 6450          | 61                 
|   FF                     | 11949     | 38700         | 31                 
|   LUT                    | 11783     | 25800         | 46                 
|   LUT-FF pairs           | 4453      | 25800         | 18                 
| Use of CLMS              | 2498      | 4250          | 59                 
|   FF                     | 6049      | 25500         | 24                 
|   LUT                    | 7196      | 17000         | 43                 
|   LUT-FF pairs           | 2385      | 17000         | 15                 
|   Distributed RAM        | 767       | 17000         | 5                  
| Use of CRYSTAL           | 0         | 2             | 0                  
| Use of DLL               | 1         | 10            | 10                 
| Use of DQSL              | 8         | 18            | 45                 
| Use of DRM               | 92.5      | 134           | 70                 
| Use of FUSECODE          | 0         | 1             | 0                  
| Use of HARD0N1           | 2164      | 6672          | 33                 
| Use of HSST              | 1         | 1             | 100                
| Use of IO                | 170       | 296           | 58                 
|   IOBD                   | 33        | 64            | 52                 
|   IOBR_LR                | 2         | 7             | 29                 
|   IOBR_TB                | 4         | 8             | 50                 
|   IOBS_LR                | 104       | 161           | 65                 
|   IOBS_TB                | 27        | 56            | 49                 
| Use of IOCKDIV           | 1         | 20            | 5                  
| Use of IOCKDLY           | 0         | 40            | 0                  
| Use of IOCKGATE          | 4         | 20            | 20                 
| Use of IOCKGMUX_TEST     | 0         | 20            | 0                  
| Use of IOL               | 170       | 400           | 43                 
| Use of IPAL              | 0         | 1             | 0                  
| Use of LDO               | 0         | 4             | 0                  
| Use of MFG_TEST          | 0         | 1             | 0                  
| Use of OSC               | 0         | 1             | 0                  
| Use of PCIE              | 0         | 1             | 0                  
| Use of PIOMUX_TEST       | 0         | 10            | 0                  
| Use of PLL               | 5         | 5             | 100                
| Use of PREGMUX_TEST      | 0         | 6             | 0                  
| Use of RCKB              | 0         | 24            | 0                  
|  RCKB dataused           | 0         | 24            | 0                  
| Use of RCKBMUX_TEST      | 0         | 12            | 0                  
| Use of RESCAL            | 0         | 4             | 0                  
| Use of SCANCHAIN         | 0         | 2             | 0                  
| Use of START             | 1         | 1             | 100                
| Use of UDID              | 0         | 1             | 0                  
| Use of USCM              | 19        | 30            | 64                 
|  USCM dataused           | 2         | 30            | 7                  
| Use of USCMMUX_TEST      | 0         | 30            | 0                  
| Use of VCKBMUX_TEST      | 0         | 12            | 0                  
+----------------------------------------------------------------------------+

Finished routing.
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:3m:24s
Action pnr: CPU time elapsed is 0h:2m:10s
Action pnr: Process CPU time elapsed is 0h:2m:36s
Current time: Tue Nov 12 03:53:22 2024
Action pnr: Peak memory pool usage is 1,714 MB
