
<html><head><title>Guidelines for Creating and Editing Symbols</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="smeghna" />
<meta name="CreateDate" content="2023-10-03" />
<meta name="CreateTime" content="1696337840" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use Verilog In to import a design from Verilog Hardware Description Language (HDL) format into the OpenAccess database format" />
<meta name="DocTitle" content="Verilog In User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Guidelines for Creating and Editing Symbols" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="verinuser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-10-03" />
<meta name="ModifiedTime" content="1696337840" />
<meta name="NextFile" content="chap1_re_Significance_of_Reference_Libraries_for_Importing_Incomplete_Designs.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap1_re_Guidelines_for_Design_Modification_in_Verilog_In.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Verilog In User Guide -- Guidelines for Creating and Editing Symbols" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="verinuserIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="verinuserTOC.html">Contents</a></li><li><a class="prev" href="chap1_re_Guidelines_for_Design_Modification_in_Verilog_In.html" title="Guidelines for Design Modification in Verilog In">Guidelines for Design Modifica ...</a></li><li style="float: right;"><a class="viewPrint" href="verinuser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap1_re_Significance_of_Reference_Libraries_for_Importing_Incomplete_Designs.html" title="Significance of Reference Libraries for Importing Incomplete Designs">Significance of Reference Libr ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Verilog In User Guide<br />Product Version IC23.1, November 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:re_Guidelines_for_Creating_and_Editing_Symbols" title="Guidelines for Creating and Editing Symbols"></a><h2>
<a id="pgfId-1015120"></a><a id="44539"></a>Guidelines for Creating and Editing Symbols </h2>

<p>
<a id="pgfId-1066785"></a>This topic describes how to create or edit symbols using Virtuoso Schematic Editor before you import the Verilog design. These guidelines are for symbols that are used in schematics created by Verilog In. </p>

<div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1061587"></a>
If you do not follow these guidelines when creating or editing symbols, Verilog In might not create schematics, or might create schematics that are incorrect or off-grid. Also, nets might overlap symbols and symbol labels might overlap nets or net labels.</div>

<ul><li>
<a id="pgfId-1015126"></a>To prevent extraction errors, make sure the snap spacing is <code>10</code> database units (dbu) or greater. <br />
<a id="pgfId-1015127"></a>When creating schematics, Verilog In takes the snap spacing for schematics and symbols from the property <code>xSnapSpacing</code> on the <code>schematic</code> viewType in the target library. Ideally, snap spacing must be an even number of dbu.</li><li>
<a id="pgfId-1015128"></a>To ensure that schematics are on-grid, check that the snap spacing of the target library and that of the symbols in the reference libraries are the same. <br />
<a id="pgfId-1015129"></a>If this is not possible, make sure the symbols in the reference libraries have a snap spacing that is a multiple of the snap spacing of the target library. </li><li>
<a id="pgfId-1015130"></a>To ensure that schematics are correct, check that the outer edges of all pin figures on each side of the symbol are on the same line meaning pin figures cannot be recessed from other pin figures and are abutting the bounding box. <br />
<a id="pgfId-1015131"></a>The bounding box is the smallest box enclosing all pin figures and all shapes on the Device-Drawing Layer Purpose pair. Also, make sure that no symbol figures are beyond the pin figures on either side of the symbol shape. You must also specify a unique pin access direction on the pins of the symbol; otherwise, a net might be connected to a pin from a wrong direction.</li><li>
<a id="pgfId-1016998"></a>Snap spacing is set lower than <code>10 dbu</code> in the <code>schematic</code> viewType in the target library.</li><li>
<a id="pgfId-1017007"></a>Snap spacing in the symbol is not a multiple of the snap spacing in the target.<br />
<a id="pgfId-1066792"></a>If the pins of a symbol are too close, the input/output pins of the cellview in which the symbol is placed may overlap. In such cases, the input/output pins are displaced and connected by name to the connecting net.</li><li>
<a id="pgfId-1015132"></a>To ensure that schematics are on-grid, make sure all marked lengths are a multiple of the snap space, including the pin-to-pin distances and the origin-to-pin distance. <br />
<a id="pgfId-1015133"></a>Verilog In places the origin of the Virtuoso Symbol on the snap grid. If all marked lengths are not multiples of the snap space, the schematic is off-grid. Usually this is not a problem because the Symbol Editor automatically imposes this restriction. Problems might occur only if the snap space of the symbol has been changed during or after editing the symbol.</li></ul>











<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap1_re_Guidelines_for_Design_Modification_in_Verilog_In.html" id="prev" title="Guidelines for Design Modification in Verilog In">Guidelines for Design Modifica ...</a></em></b><b><em><a href="chap1_re_Significance_of_Reference_Libraries_for_Importing_Incomplete_Designs.html" id="nex" title="Significance of Reference Libraries for Importing Incomplete Designs">Significance of Reference Libr ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>