Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 57c85ee0affe44c98a252c813579de81 --debug typical --relax --mt 2 -L fifo_generator_v13_1_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot srio_testbench_behav xil_defaultlib.srio_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port src_id [C:/Projects/srio_test/srio_test/srio_test.srcs/sim_1/new/srio_testbench.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dbg_ila
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_bhv_ver_s...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_CONV_VER(...
Compiling module fifo_generator_v13_1_2.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_rx_inst
Compiling module xil_defaultlib.srio_response
Compiling module xil_defaultlib.srio_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot srio_testbench_behav
