// Seed: 1045017121
module module_0 (
    output tri1 id_0,
    output wire id_1,
    input wor id_2,
    output supply0 id_3
    , id_5
);
  wire id_6;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input wor id_2,
    output wor id_3,
    input supply1 id_4,
    output wire id_5,
    input tri1 id_6
);
  assign id_5 = 1;
  wor id_8;
  assign id_8 = 1;
  assign id_3 = 1;
  wire id_9;
  module_0(
      id_3, id_1, id_4, id_3
  );
  assign id_3 = id_4 ? 1 : 1;
endmodule
