

================================================================
== Vitis HLS Report for 'StreamingMaxPool_Batch_28u_2u_64u_s'
================================================================
* Date:           Thu May 29 09:36:42 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                       |                                                                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                        Instance                                       |                                   Module                                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_240  |StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4  |       58|       58|  0.580 us|  0.580 us|   58|   58|       no|
        |grp_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6_fu_247                  |StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6                  |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_109_1  |        ?|        ?|      1114|          -|          -|     ?|        no|
        | + VITIS_LOOP_73_2  |     1106|     1106|        79|          -|          -|    14|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    106|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     154|    362|    -|
|Memory           |        0|    -|     128|     14|    0|
|Multiplexer      |        -|    -|       -|    312|    -|
|Register         |        -|    -|     121|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     403|    794|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                        Instance                                       |                                   Module                                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_240  |StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4  |        0|   0|  147|  287|    0|
    |grp_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6_fu_247                  |StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6                  |        0|   0|    7|   75|    0|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                  |                                                                            |        0|   0|  154|  362|    0|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    | Memory|                         Module                        | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |buf_U  |StreamingMaxPool_Batch_28u_2u_64u_s_buf_RAM_AUTO_1R1W  |        0|  128|  14|    0|    14|   64|     1|          896|
    +-------+-------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total  |                                                       |        0|  128|  14|    0|    14|   64|     1|          896|
    +-------+-------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |rep_2_fu_267_p2       |         +|   0|  0|  39|          32|           1|
    |yp_1_fu_279_p2        |         +|   0|  0|  13|           4|           1|
    |icmp_ln109_fu_262_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln73_fu_273_p2   |      icmp|   0|  0|  13|           4|           3|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 106|          73|          38|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  65|         14|    1|         14|
    |ap_done             |   9|          2|    1|          2|
    |buf_address0        |  53|         10|    4|         40|
    |buf_address1        |  48|          9|    4|         36|
    |buf_ce0             |  20|          4|    1|          4|
    |buf_ce1             |  14|          3|    1|          3|
    |buf_d0              |  20|          4|   64|        256|
    |buf_we0             |  20|          4|    1|          4|
    |inter2_read         |   9|          2|    1|          2|
    |inter3_write        |   9|          2|    1|          2|
    |numReps_blk_n       |   9|          2|    1|          2|
    |numReps_c152_blk_n  |   9|          2|    1|          2|
    |real_start          |   9|          2|    1|          2|
    |rep_fu_84           |   9|          2|   32|         64|
    |yp_reg_229          |   9|          2|    4|          8|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 312|         64|  118|        441|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                Name                                                | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                           |  13|   0|   13|          0|
    |ap_done_reg                                                                                         |   1|   0|    1|          0|
    |grp_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_240_ap_start_reg  |   1|   0|    1|          0|
    |grp_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6_fu_247_ap_start_reg                  |   1|   0|    1|          0|
    |numReps_1_reg_296                                                                                   |  32|   0|   32|          0|
    |rep_2_reg_374                                                                                       |  32|   0|   32|          0|
    |rep_fu_84                                                                                           |  32|   0|   32|          0|
    |start_once_reg                                                                                      |   1|   0|    1|          0|
    |yp_1_reg_382                                                                                        |   4|   0|    4|          0|
    |yp_reg_229                                                                                          |   4|   0|    4|          0|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                               | 121|   0|  121|          0|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<28u, 2u, 64u>|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<28u, 2u, 64u>|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<28u, 2u, 64u>|  return value|
|start_full_n                 |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<28u, 2u, 64u>|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<28u, 2u, 64u>|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<28u, 2u, 64u>|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<28u, 2u, 64u>|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<28u, 2u, 64u>|  return value|
|start_out                    |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<28u, 2u, 64u>|  return value|
|start_write                  |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<28u, 2u, 64u>|  return value|
|inter2_dout                  |   in|   64|     ap_fifo|                                inter2|       pointer|
|inter2_num_data_valid        |   in|    3|     ap_fifo|                                inter2|       pointer|
|inter2_fifo_cap              |   in|    3|     ap_fifo|                                inter2|       pointer|
|inter2_empty_n               |   in|    1|     ap_fifo|                                inter2|       pointer|
|inter2_read                  |  out|    1|     ap_fifo|                                inter2|       pointer|
|inter3_din                   |  out|   64|     ap_fifo|                                inter3|       pointer|
|inter3_num_data_valid        |   in|    8|     ap_fifo|                                inter3|       pointer|
|inter3_fifo_cap              |   in|    8|     ap_fifo|                                inter3|       pointer|
|inter3_full_n                |   in|    1|     ap_fifo|                                inter3|       pointer|
|inter3_write                 |  out|    1|     ap_fifo|                                inter3|       pointer|
|numReps_dout                 |   in|   32|     ap_fifo|                               numReps|       pointer|
|numReps_num_data_valid       |   in|    3|     ap_fifo|                               numReps|       pointer|
|numReps_fifo_cap             |   in|    3|     ap_fifo|                               numReps|       pointer|
|numReps_empty_n              |   in|    1|     ap_fifo|                               numReps|       pointer|
|numReps_read                 |  out|    1|     ap_fifo|                               numReps|       pointer|
|numReps_c152_din             |  out|   32|     ap_fifo|                          numReps_c152|       pointer|
|numReps_c152_num_data_valid  |   in|    3|     ap_fifo|                          numReps_c152|       pointer|
|numReps_c152_fifo_cap        |   in|    3|     ap_fifo|                          numReps_c152|       pointer|
|numReps_c152_full_n          |   in|    1|     ap_fifo|                          numReps_c152|       pointer|
|numReps_c152_write           |  out|    1|     ap_fifo|                          numReps_c152|       pointer|
+-----------------------------+-----+-----+------------+--------------------------------------+--------------+

