
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015866                       # Number of seconds simulated
sim_ticks                                 15865837500                       # Number of ticks simulated
final_tick                                15865837500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 111741                       # Simulator instruction rate (inst/s)
host_op_rate                                   251739                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               77029611                       # Simulator tick rate (ticks/s)
host_mem_usage                                 677292                       # Number of bytes of host memory used
host_seconds                                   205.97                       # Real time elapsed on the host
sim_insts                                    23015444                       # Number of instructions simulated
sim_ops                                      51850819                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  15865837500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          46144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          17472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              63616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        46144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46144                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 994                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2908387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1101234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4009621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2908387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2908387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2908387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1101234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4009621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1977                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         994                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       994                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  63616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   63616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   15865755500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   994                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    296.947867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   187.052413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.697566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           67     31.75%     31.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           62     29.38%     61.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           21      9.95%     71.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           21      9.95%     81.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      4.74%     85.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      1.42%     87.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      1.90%     89.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.42%     90.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           20      9.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          211                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        46144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        17472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2908387.281793349888                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1101234.019319812069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          721                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25991000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9822750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36048.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35980.77                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     17176250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                35813750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4970000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17279.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36029.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         4.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      4.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      776                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   15961524.65                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   906780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   462990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3898440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         7990320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              7346160                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               472320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        29303130                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         9546240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3783907020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3843833400                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            242.271068                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          15848307500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       899500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       3380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  15759375750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     24858250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      13058750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     64265250                       # Time in different power states
system.mem_ctrls_1.actEnergy                   649740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   337755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 3198720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         7990320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              6202740                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1543680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        26327160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        11632800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3784653660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3842536575                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            242.189331                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          15848185000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3619000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       3380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  15760186250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     30294750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      10601750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     57755750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15865837500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                15800898                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15800898                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1504694                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14923543                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  442959                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               6637                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        14923543                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           12711855                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          2211688                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       280128                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15865837500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    10233503                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     3606416                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           582                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            65                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  15865837500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  15865837500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2821227                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           128                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     15865837500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         31731676                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3131174                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       69807794                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    15800898                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13154814                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      27043519                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3009550                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  114                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           454                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          196                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   2821150                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                114056                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           31680243                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              5.037731                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.980861                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6348231     20.04%     20.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   546753      1.73%     21.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   857111      2.71%     24.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   468010      1.48%     25.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   247100      0.78%     26.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  6332502     19.99%     46.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  5573659     17.59%     64.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   616335      1.95%     66.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 10690542     33.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             31680243                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.497953                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.199940                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  3753664                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6894422                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  17227472                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2299910                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1504775                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              143931393                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1504775                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  5057150                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6890800                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1934                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  17194449                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1031135                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              134463739                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    57                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     86                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   4459                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           184304644                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             272332227                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        159908103                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              1885                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              68952348                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                115352296                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                160                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            155                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6531019                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             13291834                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4856464                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             11625                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5833                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  113815678                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12254                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  93648008                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3320723                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        61977112                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     74705397                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          12242                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      31680243                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.956038                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        3.036125                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14331933     45.24%     45.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              678112      2.14%     47.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1000907      3.16%     50.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1565052      4.94%     55.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2177385      6.87%     62.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1652421      5.22%     67.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             4895242     15.45%     83.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3103699      9.80%     92.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2275492      7.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        31680243                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6200504     95.49%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      8      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     1      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2810      0.04%     95.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                290093      4.47%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               29      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            157982      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              78397881     83.72%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   20      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    47      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  20      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  104      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   93      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 217      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             11246960     12.01%     95.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3844366      4.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              84      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            234      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               93648008                       # Type of FU issued
system.cpu.iq.rate                           2.951247                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6493446                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.069339                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          228788765                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         175803147                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     87469041                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                1663                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               1940                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          744                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               99982637                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     835                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            81536                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      7138875                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2350265                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1504775                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 6891324                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4134                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           113827932                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                22                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              13291834                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4856464                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               4211                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4117                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             47                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1336655                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       517705                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1854360                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              89656169                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              10233484                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3991839                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     13839899                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6450572                       # Number of branches executed
system.cpu.iew.exec_stores                    3606415                       # Number of stores executed
system.cpu.iew.exec_rate                     2.825447                       # Inst execution rate
system.cpu.iew.wb_sent                       88388756                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      87469785                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  67746856                       # num instructions producing a value
system.cpu.iew.wb_consumers                  82484450                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.756545                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.821329                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        61977267                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              12                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1504755                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     23284395                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.226848                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.940330                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     11522881     49.49%     49.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2445395     10.50%     59.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1308450      5.62%     65.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2103678      9.03%     74.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       724643      3.11%     77.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       585802      2.52%     80.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       704178      3.02%     83.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       690104      2.96%     86.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3199264     13.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     23284395                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             23015444                       # Number of instructions committed
system.cpu.commit.committedOps               51850819                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        8659158                       # Number of memory references committed
system.cpu.commit.loads                       6152959                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    5316080                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                        582                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  51686199                       # Number of committed integer instructions.
system.cpu.commit.function_calls               167086                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass           70      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         43191188     83.30%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              17      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               42      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             14      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              94      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              74      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            162      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         6152907     11.87%     95.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2506047      4.83%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           52      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          152      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          51850819                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3199264                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    133913217                       # The number of ROB reads
system.cpu.rob.rob_writes                   236129293                       # The number of ROB writes
system.cpu.timesIdled                             382                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           51433                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    23015444                       # Number of Instructions Simulated
system.cpu.committedOps                      51850819                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.378712                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.378712                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.725314                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.725314                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 97910161                       # number of integer regfile reads
system.cpu.int_regfile_writes                78028127                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      1105                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      460                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  28525912                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 43666568                       # number of cc regfile writes
system.cpu.misc_regfile_reads                34134455                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15865837500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           257.581145                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12657490                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               276                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          45860.471014                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   257.581145                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.251544                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.251544                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          275                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          257                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.268555                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          25315482                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         25315482                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  15865837500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     10151168                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10151168                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2506046                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2506046                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data     12657214                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12657214                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12657214                       # number of overall hits
system.cpu.dcache.overall_hits::total        12657214                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          236                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           236                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          153                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          153                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          389                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            389                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          389                       # number of overall misses
system.cpu.dcache.overall_misses::total           389                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19109500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19109500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12680500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12680500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     31790000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     31790000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     31790000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     31790000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10151404                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10151404                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2506199                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2506199                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     12657603                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12657603                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     12657603                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12657603                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000023                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000023                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000061                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000031                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000031                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80972.457627                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80972.457627                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82879.084967                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82879.084967                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81722.365039                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81722.365039                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81722.365039                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81722.365039                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          112                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          112                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          113                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          113                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          124                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          124                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          152                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          276                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          276                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          276                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          276                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11819500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11819500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12449000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12449000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     24268500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24268500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     24268500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24268500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000061                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 95318.548387                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95318.548387                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81901.315789                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81901.315789                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 87929.347826                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87929.347826                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 87929.347826                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87929.347826                       # average overall mshr miss latency
system.cpu.dcache.replacements                      1                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15865837500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15865837500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  15865837500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           452.474231                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2820881                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               756                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3731.324074                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   452.474231                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.883739                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.883739                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          423                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5643054                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5643054                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  15865837500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      2820125                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2820125                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      2820125                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2820125                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2820125                       # number of overall hits
system.cpu.icache.overall_hits::total         2820125                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1024                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1024                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1024                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1024                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1024                       # number of overall misses
system.cpu.icache.overall_misses::total          1024                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     82522497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     82522497                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     82522497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     82522497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     82522497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     82522497                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2821149                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2821149                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      2821149                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2821149                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2821149                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2821149                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000363                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000363                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000363                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000363                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000363                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000363                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80588.375977                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80588.375977                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80588.375977                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80588.375977                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80588.375977                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80588.375977                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1260                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           60                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          291                       # number of writebacks
system.cpu.icache.writebacks::total               291                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          267                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          267                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          267                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          267                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          267                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          267                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          757                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          757                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          757                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          757                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          757                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64378998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64378998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64378998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64378998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64378998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64378998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000268                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000268                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000268                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000268                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000268                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000268                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85044.911493                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85044.911493                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85044.911493                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85044.911493                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85044.911493                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85044.911493                       # average overall mshr miss latency
system.cpu.icache.replacements                    291                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15865837500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15865837500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  15865837500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   932.838721                       # Cycle average of tags in use
system.l2.tags.total_refs                        1323                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       994                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.330986                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       678.250983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       254.587737                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.020699                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.007769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.028468                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           994                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          934                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.030334                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     11594                       # Number of tag accesses
system.l2.tags.data_accesses                    11594                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  15865837500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::.writebacks          291                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              291                       # number of WritebackClean hits
system.l2.ReadCleanReq_hits::.cpu.inst             35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 35                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data             2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 2                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   35                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    2                       # number of demand (read+write) hits
system.l2.demand_hits::total                       37                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  35                       # number of overall hits
system.l2.overall_hits::.cpu.data                   2                       # number of overall hits
system.l2.overall_hits::total                      37                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             152                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 152                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          722                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              722                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data          122                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             122                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                722                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                274                       # number of demand (read+write) misses
system.l2.demand_misses::total                    996                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               722                       # number of overall misses
system.l2.overall_misses::.cpu.data               274                       # number of overall misses
system.l2.overall_misses::total                   996                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     12220500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      12220500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     62866000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62866000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data     11606500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11606500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     62866000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     23827000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         86693000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     62866000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     23827000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        86693000                       # number of overall miss cycles
system.l2.WritebackClean_accesses::.writebacks          291                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          291                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data          124                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           124                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              757                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              276                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1033                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             757                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             276                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1033                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.953765                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.953765                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.983871                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.983871                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.953765                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.992754                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.964182                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.953765                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.992754                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.964182                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80398.026316                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80398.026316                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87072.022161                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87072.022161                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 95135.245902                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95135.245902                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 87072.022161                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86959.854015                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87041.164659                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87072.022161                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86959.854015                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87041.164659                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data          152                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            152                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          722                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          722                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          121                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          121                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           722                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               995                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          722                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              995                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     10700500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10700500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     55656000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55656000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10342000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10342000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     55656000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     21042500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     76698500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     55656000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     21042500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     76698500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.953765                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.953765                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.975806                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.975806                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.953765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.989130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.963214                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.953765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.989130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.963214                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70398.026316                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70398.026316                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77085.872576                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77085.872576                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85471.074380                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85471.074380                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77085.872576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77078.754579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77083.919598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77085.872576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77078.754579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77083.919598                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests           994                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  15865837500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                842                       # Transaction distribution
system.membus.trans_dist::ReadExReq               152                       # Transaction distribution
system.membus.trans_dist::ReadExResp              152                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           842                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        63616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        63616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   63616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               994                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     994    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 994                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1227500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5276750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         1325                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          296                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  15865837500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               880                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          291                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              152                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             152                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           757                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          124                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2357                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        17664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  84672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1033                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003872                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.062137                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1029     99.61%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      4      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1033                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             953500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1134000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            414499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
