# RTL-Design-of-Synchronous-FIFO-Module-using-Verilog---HDL