#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000b1fd20 .scope module, "PPU_tb" "PPU_tb" 2 3;
 .timescale 0 0;
v0000000000c88d20_0 .var "Address", 31 0;
o0000000000ce7798 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0000000000c88960_0 .net "C_U_out", 6 0, o0000000000ce7798;  0 drivers
v0000000000c87740_0 .net "DataOut", 31 0, v0000000000ce6080_0;  1 drivers
v0000000000c88a00_0 .var "Enable", 0 0;
v0000000000c88b40_0 .net "ID_B_instr", 0 0, L_0000000000d55430;  1 drivers
v0000000000c877e0_0 .var "ID_Bit31_0", 31 0;
o0000000000ce78b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c879c0_0 .net "MemReadWrite", 0 0, o0000000000ce78b8;  0 drivers
v0000000000cdcc60_0 .var "S", 0 0;
v0000000000cdb680_0 .net "SEx4_o", 31 0, L_0000000000c89510;  1 drivers
v0000000000cdb7c0_0 .var/2u *"_ivl_0", 31 0; Local signal
v0000000000cdc120_0 .net "asserted", 0 0, L_0000000000d56330;  1 drivers
v0000000000cdc260_0 .var "b_instr", 0 0;
v0000000000cdbc20_0 .var "cc_in", 3 0;
v0000000000c6a960_0 .net "cc_out", 3 0, v0000000000c87ec0_0;  1 drivers
v0000000000c69b00_0 .net "choose_ta_r_nop", 0 0, v0000000000ce64e0_0;  1 drivers
v0000000000c6adc0_0 .var "clk", 0 0;
v0000000000c84770_0 .var/i "code", 31 0;
v0000000000c84bd0_0 .var "data", 31 0;
v0000000000c84f90_0 .var/i "file", 31 0;
v0000000000cd1440_0 .var/i "fw", 31 0;
v0000000000cd18a0_0 .var "instr", 31 0;
v0000000000ba12d0_0 .var "instr1", 31 0;
v0000000000d39e80_0 .var "instr2", 23 0;
v0000000000d3aa60_0 .var "instr_condition", 3 0;
E_0000000000cbb7d0 .event posedge, v0000000000c88a00_0;
S_0000000000b235c0 .scope module, "assert" "Cond_Is_Asserted" 2 104, 3 364 0, S_0000000000b1fd20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /OUTPUT 1 "asserted";
v0000000000ce6940_0 .net "asserted", 0 0, L_0000000000d56330;  alias, 1 drivers
v0000000000ce70c0_0 .var/i "assrt", 31 0;
v0000000000ce69e0_0 .var/i "c", 31 0;
v0000000000ce5b80_0 .net "cc_in", 3 0, v0000000000cdbc20_0;  1 drivers
v0000000000ce6a80_0 .net "instr_condition", 3 0, v0000000000d3aa60_0;  1 drivers
v0000000000ce55e0_0 .var/i "n", 31 0;
v0000000000ce5f40_0 .var/i "v", 31 0;
v0000000000ce5860_0 .var/i "z", 31 0;
E_0000000000cba890/0 .event edge, v0000000000ce5b80_0, v0000000000ce6a80_0, v0000000000ce5860_0, v0000000000ce69e0_0;
E_0000000000cba890/1 .event edge, v0000000000ce55e0_0, v0000000000ce5f40_0;
E_0000000000cba890 .event/or E_0000000000cba890/0, E_0000000000cba890/1;
L_0000000000d56330 .part v0000000000ce70c0_0, 0, 1;
S_0000000000b23750 .scope module, "ch" "Condition_Handler" 2 105, 3 520 0, S_0000000000b1fd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000ce6d00_0 .net "asserted", 0 0, L_0000000000d56330;  alias, 1 drivers
v0000000000ce6760_0 .net "b_instr", 0 0, v0000000000cdc260_0;  1 drivers
v0000000000ce64e0_0 .var "choose_ta_r_nop", 0 0;
E_0000000000cbbc90 .event edge, v0000000000ce6940_0, v0000000000ce6760_0;
S_0000000000b238e0 .scope module, "control_unit" "control_unit" 2 148, 3 167 0, S_0000000000b1fd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "MemReadWrite";
    .port_info 2 /OUTPUT 7 "C_U_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 32 "A";
v0000000000ce6580_0 .net "A", 31 0, v0000000000c877e0_0;  1 drivers
v0000000000ce6120_0 .net "C_U_out", 6 0, o0000000000ce7798;  alias, 0 drivers
v0000000000ce6620_0 .net "ID_ALU_op", 0 0, L_0000000000d561f0;  1 drivers
v0000000000ce61c0_0 .net "ID_B_instr", 0 0, L_0000000000d55430;  alias, 1 drivers
v0000000000ce5c20_0 .net "ID_RF_instr", 0 0, L_0000000000d552f0;  1 drivers
v0000000000ce6800_0 .net "ID_load_instr", 0 0, L_0000000000d55390;  1 drivers
v0000000000ce6bc0_0 .net "ID_shift_imm", 0 0, L_0000000000d551b0;  1 drivers
v0000000000ce5e00_0 .net "MemReadWrite", 0 0, o0000000000ce78b8;  alias, 0 drivers
v0000000000ce6260_0 .var "alu_op", 3 0;
v0000000000ce5fe0_0 .var/i "b_bl", 31 0;
v0000000000ce5900_0 .var/i "b_instr", 31 0;
v0000000000ce57c0_0 .net "clk", 0 0, v0000000000c6adc0_0;  1 drivers
v0000000000ce6b20_0 .var/i "condAsserted", 31 0;
v0000000000ce6c60_0 .var "instr", 2 0;
v0000000000ce5cc0_0 .var/i "l", 31 0;
v0000000000ce6e40_0 .var/i "l_instr", 31 0;
v0000000000ce6f80_0 .var/i "r_sr_off", 31 0;
v0000000000ce7020_0 .var/i "rf_instr", 31 0;
v0000000000ce7160_0 .var/i "s_imm", 31 0;
v0000000000ce72a0_0 .var/i "u", 31 0;
E_0000000000cbbd50/0 .event edge, v0000000000ce6580_0, v0000000000ce6c60_0, v0000000000ce5cc0_0, v0000000000ce72a0_0;
E_0000000000cbbd50/1 .event edge, v0000000000ce6f80_0, v0000000000ce5fe0_0;
E_0000000000cbbd50 .event/or E_0000000000cbbd50/0, E_0000000000cbbd50/1;
L_0000000000d551b0 .part v0000000000ce7160_0, 0, 1;
L_0000000000d552f0 .part v0000000000ce7020_0, 0, 1;
L_0000000000d55390 .part v0000000000ce6e40_0, 0, 1;
L_0000000000d55430 .part v0000000000ce5900_0, 0, 1;
L_0000000000d561f0 .part v0000000000ce6260_0, 0, 1;
S_0000000000b20d00 .scope module, "ram1" "inst_ram256x8" 2 12, 3 629 0, S_0000000000b1fd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
v0000000000ce7340_0 .net "Address", 31 0, v0000000000c88d20_0;  1 drivers
v0000000000ce6080_0 .var "DataOut", 31 0;
v0000000000ce54a0 .array "Mem", 255 0, 7 0;
E_0000000000cbbed0 .event edge, v0000000000ce7340_0, v0000000000ce6080_0;
S_0000000000b20e90 .scope module, "set" "SExtender" 2 126, 3 769 0, S_0000000000b1fd20;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
L_0000000000c89510 .functor BUFZ 32, v0000000000ce5540_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000ce5720_0 .net "in", 23 0, v0000000000d39e80_0;  1 drivers
v0000000000ce6300_0 .var "in1", 31 0;
v0000000000ce59a0_0 .net/s "out1", 31 0, L_0000000000c89510;  alias, 1 drivers
v0000000000ce5540_0 .var/s "result", 31 0;
v0000000000ce6440_0 .var/s "shift_result", 31 0;
v0000000000ce5a40_0 .var/s "temp_reg", 31 0;
v0000000000c874c0_0 .var/s "twoscomp", 31 0;
E_0000000000cbc050/0 .event edge, v0000000000ce5720_0, v0000000000ce6300_0, v0000000000c874c0_0, v0000000000ce5a40_0;
E_0000000000cbc050/1 .event edge, v0000000000ce6440_0;
E_0000000000cbc050 .event/or E_0000000000cbc050/0, E_0000000000cbc050/1;
S_0000000000b21020 .scope module, "stat" "Status_register" 2 72, 3 322 0, S_0000000000b1fd20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
v0000000000c87d80_0 .net "S", 0 0, v0000000000cdcc60_0;  1 drivers
v0000000000c87600_0 .net "cc_in", 3 0, v0000000000cdbc20_0;  alias, 1 drivers
v0000000000c87ec0_0 .var "cc_out", 3 0;
v0000000000c88780_0 .net "clk", 0 0, v0000000000c6adc0_0;  alias, 1 drivers
E_0000000000cbba10 .event posedge, v0000000000ce57c0_0;
S_0000000000b1feb0 .scope module, "main" "main" 3 7;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
v0000000000d52140_0 .net "A_O", 31 0, L_0000000000d71e10;  1 drivers
v0000000000d50b60_0 .net "C", 0 0, v0000000000d47280_0;  1 drivers
o0000000000ceb9f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d51ce0_0 .net "CLK", 0 0, o0000000000ceb9f8;  0 drivers
o0000000000cea2b8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0000000000d50700_0 .net "C_U_out", 6 0, o0000000000cea2b8;  0 drivers
v0000000000d50c00_0 .net "DataOut", 31 0, v0000000000d3e920_0;  1 drivers
v0000000000d52280_0 .net "Data_RAM_Out", 31 0, v0000000000d3fbe0_0;  1 drivers
v0000000000d516a0_0 .net "EX_Bit11_0_out", 11 0, v0000000000d3a060_0;  1 drivers
o0000000000cea828 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000d51a60_0 .net "EX_Bit15_12_in", 3 0, o0000000000cea828;  0 drivers
v0000000000d508e0_0 .net "EX_Bit15_12_out", 3 0, v0000000000d3ae20_0;  1 drivers
v0000000000d52500_0 .net "EX_CU", 6 0, v0000000000d3aec0_0;  1 drivers
v0000000000d52000_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000c8a4d0;  1 drivers
o0000000000ceb158 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d50ca0_0 .net "EX_MUX_2x1_ID_Out", 0 0, o0000000000ceb158;  0 drivers
o0000000000cea858 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d50980_0 .net "EX_RF_Enable_in", 0 0, o0000000000cea858;  0 drivers
v0000000000d51f60_0 .net "EX_addresing_modes_out", 7 0, v0000000000d3a420_0;  1 drivers
o0000000000cea888 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d50e80_0 .net "EX_load_instr_in", 0 0, o0000000000cea888;  0 drivers
v0000000000d51c40_0 .net "EX_mem_read_write_out", 0 0, v0000000000d3b0a0_0;  1 drivers
v0000000000d525a0_0 .net "EX_mem_size_out", 0 0, v0000000000d39980_0;  1 drivers
v0000000000d51ba0_0 .net "EX_register_file_port_MUX1_out", 31 0, v0000000000d3b3c0_0;  1 drivers
v0000000000d520a0_0 .net "EX_register_file_port_MUX2_out", 31 0, v0000000000d39fc0_0;  1 drivers
v0000000000d52320_0 .net "EX_register_file_port_MUX3_out", 31 0, v0000000000d39660_0;  1 drivers
o0000000000ceae28 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d52460_0 .net "HF_U", 0 0, o0000000000ceae28;  0 drivers
o0000000000cea8b8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000d52a00_0 .net "ID_19_16_in", 3 0, o0000000000cea8b8;  0 drivers
v0000000000d52640_0 .net "ID_B_instr", 0 0, L_0000000000d729f0;  1 drivers
v0000000000d51b00_0 .net "ID_Bit11_0", 11 0, v0000000000d3a920_0;  1 drivers
o0000000000ce88a8 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0000000000d52780_0 .net "ID_Bit11_0_in", 11 0, o0000000000ce88a8;  0 drivers
v0000000000d52c80_0 .net "ID_Bit15_12", 3 0, v0000000000d3a740_0;  1 drivers
o0000000000ce88d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000d52820_0 .net "ID_Bit15_12_in", 3 0, o0000000000ce88d8;  0 drivers
v0000000000d50f20_0 .net "ID_Bit19_16", 3 0, v0000000000d39840_0;  1 drivers
v0000000000d50fc0_0 .net "ID_Bit23_0", 23 0, v0000000000d39de0_0;  1 drivers
v0000000000d507a0_0 .net "ID_Bit31_0", 31 0, v0000000000d3a7e0_0;  1 drivers
v0000000000d528c0_0 .net "ID_Bit31_28", 3 0, v0000000000d3cb10_0;  1 drivers
v0000000000d51ec0_0 .net "ID_Bit3_0", 3 0, v0000000000d3d150_0;  1 drivers
o0000000000cea8e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000d52960_0 .net "ID_Bit3_0_in", 3 0, o0000000000cea8e8;  0 drivers
o0000000000ce8908 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0000000000d51060_0 .net "ID_CU", 6 0, o0000000000ce8908;  0 drivers
o0000000000ceae58 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0000000000d51d80_0 .net "ID_MUX_2x1_ID_Out", 6 0, o0000000000ceae58;  0 drivers
o0000000000ce9b68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000000d52aa0_0 .net "ID_Next_PC", 31 0, o0000000000ce9b68;  0 drivers
o0000000000ce8938 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000d511a0_0 .net "ID_addresing_modes_in", 7 0, o0000000000ce8938;  0 drivers
o0000000000ce8968 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d52d20_0 .net "ID_mem_read_write_in", 0 0, o0000000000ce8968;  0 drivers
o0000000000ce8998 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d51240_0 .net "ID_mem_size_in", 0 0, o0000000000ce8998;  0 drivers
o0000000000ce8e78 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d51600_0 .net "IF_ID_Load", 0 0, o0000000000ce8e78;  0 drivers
v0000000000d505c0_0 .net "IF_ID_load", 0 0, v0000000000d3ffa0_0;  1 drivers
v0000000000d514c0_0 .net "MEM_A_O", 31 0, v0000000000d39b60_0;  1 drivers
o0000000000cea948 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000d50ac0_0 .net "MEM_Bit15_12_in", 3 0, o0000000000cea948;  0 drivers
v0000000000d512e0_0 .net "MEM_Bit15_12_out", 3 0, v0000000000d39a20_0;  1 drivers
o0000000000cea978 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d51380_0 .net "MEM_RF_Enable_in", 0 0, o0000000000cea978;  0 drivers
o0000000000ceb3f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d50660_0 .net "MEM_l_rf", 0 0, o0000000000ceb3f8;  0 drivers
o0000000000ceb2a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d50a20_0 .net "MEM_load", 0 0, o0000000000ceb2a8;  0 drivers
v0000000000d51420_0 .net "MEM_load_rf_out", 1 0, v0000000000d3a9c0_0;  1 drivers
v0000000000d51740_0 .net "MEM_register_file_port_MUX3_out", 31 0, v0000000000d3a1a0_0;  1 drivers
v0000000000d517e0_0 .net "MUX1_signal", 1 0, v0000000000d40900_0;  1 drivers
v0000000000d51880_0 .net "MUX2_signal", 1 0, v0000000000d40720_0;  1 drivers
v0000000000d53860_0 .net "MUX3_signal", 1 0, v0000000000d3ef60_0;  1 drivers
v0000000000d53ea0_0 .net "MUXControlUnit_signal", 1 0, v0000000000d40a40_0;  1 drivers
v0000000000d53fe0_0 .net "M_O", 31 0, L_0000000000c8a0e0;  1 drivers
o0000000000cea3a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d537c0_0 .net "MemReadWrite", 0 0, o0000000000cea3a8;  0 drivers
o0000000000ceaeb8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0000000000d53900_0 .net "NOP_S", 6 0, o0000000000ceaeb8;  0 drivers
v0000000000d53720_0 .net "Next_PC", 23 0, v0000000000d3cc50_0;  1 drivers
v0000000000d539a0_0 .net "PA", 31 0, v0000000000d47140_0;  1 drivers
v0000000000d53d60_0 .net "PB", 31 0, v0000000000d4fc10_0;  1 drivers
v0000000000d54080_0 .net "PC4", 31 0, L_0000000000d72590;  1 drivers
v0000000000d53a40_0 .net "PC_RF_ld", 0 0, v0000000000d3f000_0;  1 drivers
v0000000000d53ae0_0 .net "PCin", 31 0, L_0000000000c89c10;  1 drivers
v0000000000d541c0_0 .net "PCout", 31 0, v0000000000d4ca10_0;  1 drivers
v0000000000d53040_0 .net "PD", 31 0, v0000000000d4fb70_0;  1 drivers
v0000000000d53b80_0 .net "PW", 31 0, L_0000000000c8a9a0;  1 drivers
o0000000000cecc88 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d53540_0 .net "RFLd", 0 0, o0000000000cecc88;  0 drivers
o0000000000cea6d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d53c20_0 .net "ReadWrite", 0 0, o0000000000cea6d8;  0 drivers
v0000000000d53680_0 .net "S", 0 0, v0000000000d3c4d0_0;  1 drivers
o0000000000ced408 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000d54120_0 .net "SD", 3 0, o0000000000ced408;  0 drivers
v0000000000d52f00_0 .net "SEx4_out", 31 0, L_0000000000c8a460;  1 drivers
v0000000000d52fa0_0 .net "SSE_out", 31 0, v0000000000d51560_0;  1 drivers
o0000000000cea708 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000d530e0_0 .net "Size", 1 0, o0000000000cea708;  0 drivers
v0000000000d54260_0 .net "TA", 31 0, L_0000000000d735d0;  1 drivers
v0000000000d53cc0_0 .net "WB_A_O", 31 0, v0000000000d3cbb0_0;  1 drivers
o0000000000ceaa98 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000d53f40_0 .net "WB_Bit15_12_in", 3 0, o0000000000ceaa98;  0 drivers
v0000000000d532c0_0 .net "WB_Bit15_12_out", 3 0, v0000000000d3c570_0;  1 drivers
v0000000000d53360_0 .net "WB_Data_RAM_Out", 31 0, v0000000000d3ccf0_0;  1 drivers
o0000000000ceaac8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d54300_0 .net "WB_RF_Enable_in", 0 0, o0000000000ceaac8;  0 drivers
v0000000000d53e00_0 .net "WB_load_rf_out", 1 0, v0000000000d3d3d0_0;  1 drivers
o0000000000ce9f88 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000d53180_0 .net "a_op", 3 0, o0000000000ce9f88;  0 drivers
v0000000000d543a0_0 .net "asserted", 0 0, L_0000000000d73e90;  1 drivers
v0000000000d54440_0 .net "cc_alu_1", 3 0, L_0000000000d73b70;  1 drivers
v0000000000d53220_0 .net "cc_alu_2", 3 0, L_0000000000d726d0;  1 drivers
v0000000000d52dc0_0 .net "cc_main_alu_out", 3 0, L_0000000000d737b0;  1 drivers
v0000000000d53400_0 .net "cc_out", 3 0, v0000000000d3c1b0_0;  1 drivers
v0000000000d52e60_0 .net "choose_ta_r_nop", 0 0, v0000000000d3ab00_0;  1 drivers
o0000000000ce85d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d534a0_0 .net "clk", 0 0, o0000000000ce85d8;  0 drivers
o0000000000ce8ff8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d535e0_0 .net "lde", 0 0, o0000000000ce8ff8;  0 drivers
o0000000000ce9088 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000000d574b0_0 .net "ram_instr", 31 0, o0000000000ce9088;  0 drivers
o0000000000ce89c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000000d59350_0 .net "register_file_port_MUX1_in", 31 0, o0000000000ce89c8;  0 drivers
o0000000000ce8a28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000000d58950_0 .net "register_file_port_MUX2_in", 31 0, o0000000000ce8a28;  0 drivers
o0000000000ce8a88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000000d57550_0 .net "register_file_port_MUX3_in", 31 0, o0000000000ce8a88;  0 drivers
L_0000000000d74250 .part v0000000000d3c1b0_0, 1, 1;
L_0000000000d73170 .part v0000000000d3c1b0_0, 1, 1;
L_0000000000d738f0 .part v0000000000d3c1b0_0, 1, 1;
S_0000000000b15e10 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 3 122, 3 364 0, S_0000000000b1feb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /OUTPUT 1 "asserted";
v0000000000d39d40_0 .net "asserted", 0 0, L_0000000000d73e90;  alias, 1 drivers
v0000000000d3b000_0 .var/i "assrt", 31 0;
v0000000000d3aba0_0 .var/i "c", 31 0;
v0000000000d3ad80_0 .net "cc_in", 3 0, v0000000000d3c1b0_0;  alias, 1 drivers
v0000000000d39f20_0 .net "instr_condition", 3 0, v0000000000d3cb10_0;  alias, 1 drivers
v0000000000d3ac40_0 .var/i "n", 31 0;
v0000000000d3b1e0_0 .var/i "v", 31 0;
v0000000000d3b320_0 .var/i "z", 31 0;
E_0000000000cbbcd0/0 .event edge, v0000000000d3ad80_0, v0000000000d39f20_0, v0000000000d3b320_0, v0000000000d3aba0_0;
E_0000000000cbbcd0/1 .event edge, v0000000000d3ac40_0, v0000000000d3b1e0_0;
E_0000000000cbbcd0 .event/or E_0000000000cbbcd0/0, E_0000000000cbbcd0/1;
L_0000000000d73e90 .part v0000000000d3b000_0, 0, 1;
S_0000000000b15fa0 .scope module, "Condition_Handler" "Condition_Handler" 3 125, 3 520 0, S_0000000000b1feb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000d3a240_0 .net "asserted", 0 0, L_0000000000d73e90;  alias, 1 drivers
v0000000000d3b140_0 .net "b_instr", 0 0, L_0000000000d729f0;  alias, 1 drivers
v0000000000d3ab00_0 .var "choose_ta_r_nop", 0 0;
E_0000000000cbc710 .event edge, v0000000000d39d40_0, v0000000000d3b140_0;
S_0000000000b16130 .scope module, "EX_MEM_pipeline_register" "EX_MEM_pipeline_register" 3 129, 3 599 0, S_0000000000b1feb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "EX_register_file_port_MUX3_out";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12_out";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 7 "EX_CU";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "MEM_A_O";
    .port_info 7 /OUTPUT 32 "MEM_register_file_port_MUX3_out";
    .port_info 8 /OUTPUT 4 "MEM_Bit15_12_out";
    .port_info 9 /OUTPUT 2 "MEM_load_rf_out";
v0000000000d3a880_0 .net "A_O", 31 0, L_0000000000d71e10;  alias, 1 drivers
v0000000000d3a560_0 .net "EX_Bit15_12_out", 3 0, v0000000000d3ae20_0;  alias, 1 drivers
v0000000000d3ace0_0 .net "EX_CU", 6 0, v0000000000d3aec0_0;  alias, 1 drivers
v0000000000d398e0_0 .net "EX_register_file_port_MUX3_out", 31 0, v0000000000d39660_0;  alias, 1 drivers
v0000000000d39b60_0 .var "MEM_A_O", 31 0;
v0000000000d39a20_0 .var "MEM_Bit15_12_out", 3 0;
v0000000000d3a9c0_0 .var "MEM_load_rf_out", 1 0;
v0000000000d3a1a0_0 .var "MEM_register_file_port_MUX3_out", 31 0;
v0000000000d3a2e0_0 .net "cc_main_alu_out", 3 0, L_0000000000d737b0;  alias, 1 drivers
v0000000000d3a380_0 .net "clk", 0 0, o0000000000ce85d8;  alias, 0 drivers
E_0000000000cbc790 .event posedge, v0000000000d3a380_0;
S_0000000000b5df80 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 3 92, 3 566 0, S_0000000000b1feb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "register_file_port_MUX1_out";
    .port_info 1 /OUTPUT 32 "register_file_port_MUX2_out";
    .port_info 2 /OUTPUT 32 "register_file_port_MUX3_out";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12_out";
    .port_info 4 /OUTPUT 7 "EX_CU";
    .port_info 5 /OUTPUT 12 "EX_Bit11_0_out";
    .port_info 6 /OUTPUT 8 "EX_addresing_modes_out";
    .port_info 7 /OUTPUT 1 "EX_mem_size_out";
    .port_info 8 /OUTPUT 1 "EX_mem_read_write_out";
    .port_info 9 /INPUT 32 "register_file_port_MUX1_in";
    .port_info 10 /INPUT 32 "register_file_port_MUX2_in";
    .port_info 11 /INPUT 32 "register_file_port_MUX3_in";
    .port_info 12 /INPUT 4 "ID_Bit15_12_in";
    .port_info 13 /INPUT 7 "ID_CU";
    .port_info 14 /INPUT 12 "ID_Bit11_0_in";
    .port_info 15 /INPUT 8 "ID_addresing_modes_in";
    .port_info 16 /INPUT 1 "ID_mem_size_in";
    .port_info 17 /INPUT 1 "ID_mem_read_write_in";
    .port_info 18 /INPUT 1 "clk";
v0000000000d3a060_0 .var "EX_Bit11_0_out", 11 0;
v0000000000d3ae20_0 .var "EX_Bit15_12_out", 3 0;
v0000000000d3aec0_0 .var "EX_CU", 6 0;
v0000000000d3a420_0 .var "EX_addresing_modes_out", 7 0;
v0000000000d3b0a0_0 .var "EX_mem_read_write_out", 0 0;
v0000000000d39980_0 .var "EX_mem_size_out", 0 0;
v0000000000d3a4c0_0 .net "ID_Bit11_0_in", 11 0, o0000000000ce88a8;  alias, 0 drivers
v0000000000d3a600_0 .net "ID_Bit15_12_in", 3 0, o0000000000ce88d8;  alias, 0 drivers
v0000000000d3a100_0 .net "ID_CU", 6 0, o0000000000ce8908;  alias, 0 drivers
v0000000000d3af60_0 .net "ID_addresing_modes_in", 7 0, o0000000000ce8938;  alias, 0 drivers
v0000000000d397a0_0 .net "ID_mem_read_write_in", 0 0, o0000000000ce8968;  alias, 0 drivers
v0000000000d3b280_0 .net "ID_mem_size_in", 0 0, o0000000000ce8998;  alias, 0 drivers
v0000000000d39ac0_0 .net "clk", 0 0, o0000000000ce85d8;  alias, 0 drivers
v0000000000d39c00_0 .net "register_file_port_MUX1_in", 31 0, o0000000000ce89c8;  alias, 0 drivers
v0000000000d3b3c0_0 .var "register_file_port_MUX1_out", 31 0;
v0000000000d39520_0 .net "register_file_port_MUX2_in", 31 0, o0000000000ce8a28;  alias, 0 drivers
v0000000000d39fc0_0 .var "register_file_port_MUX2_out", 31 0;
v0000000000d395c0_0 .net "register_file_port_MUX3_in", 31 0, o0000000000ce8a88;  alias, 0 drivers
v0000000000d39660_0 .var "register_file_port_MUX3_out", 31 0;
S_0000000000b718c0 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 3 35, 3 533 0, S_0000000000b1feb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 24 "ID_Next_PC";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 4 "ID_Bit19_16";
    .port_info 4 /OUTPUT 4 "ID_Bit3_0";
    .port_info 5 /OUTPUT 4 "ID_Bit31_28";
    .port_info 6 /OUTPUT 12 "ID_Bit11_0";
    .port_info 7 /OUTPUT 4 "ID_Bit15_12";
    .port_info 8 /OUTPUT 32 "ID_Bit31_0";
    .port_info 9 /INPUT 1 "nop";
    .port_info 10 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 11 /INPUT 1 "clk";
    .port_info 12 /INPUT 1 "Lde";
    .port_info 13 /INPUT 32 "PC4";
    .port_info 14 /INPUT 32 "ram_instr";
    .port_info 15 /INPUT 32 "DataOut";
v0000000000d3a6a0_0 .net "DataOut", 31 0, v0000000000d3e920_0;  alias, 1 drivers
v0000000000d39ca0_0 .net "Hazard_Unit_Ld", 0 0, o0000000000ce8e78;  alias, 0 drivers
v0000000000d3a920_0 .var "ID_Bit11_0", 11 0;
v0000000000d3a740_0 .var "ID_Bit15_12", 3 0;
v0000000000d39840_0 .var "ID_Bit19_16", 3 0;
v0000000000d39de0_0 .var "ID_Bit23_0", 23 0;
v0000000000d3a7e0_0 .var "ID_Bit31_0", 31 0;
v0000000000d3cb10_0 .var "ID_Bit31_28", 3 0;
v0000000000d3d150_0 .var "ID_Bit3_0", 3 0;
v0000000000d3cc50_0 .var "ID_Next_PC", 23 0;
v0000000000d3d330_0 .net "Lde", 0 0, o0000000000ce8ff8;  alias, 0 drivers
v0000000000d3bdf0_0 .net "PC4", 31 0, L_0000000000d72590;  alias, 1 drivers
v0000000000d3c4d0_0 .var "S", 0 0;
v0000000000d3ca70_0 .net "clk", 0 0, o0000000000ce85d8;  alias, 0 drivers
v0000000000d3c250_0 .net "nop", 0 0, v0000000000d3ab00_0;  alias, 1 drivers
v0000000000d3d1f0_0 .net "ram_instr", 31 0, o0000000000ce9088;  alias, 0 drivers
S_0000000000b71a50 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 3 141, 3 614 0, S_0000000000b1feb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 2 "MEM_load_rf_out";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 32 "wb_alu_out";
    .port_info 6 /OUTPUT 32 "wb_data_r_out";
    .port_info 7 /OUTPUT 4 "wb_bit15_12";
    .port_info 8 /OUTPUT 2 "wb_load_rf";
v0000000000d3c6b0_0 .net "MEM_load_rf_out", 1 0, v0000000000d3a9c0_0;  alias, 1 drivers
v0000000000d3d290_0 .net "alu_out", 31 0, v0000000000d39b60_0;  alias, 1 drivers
v0000000000d3c930_0 .net "bit15_12", 3 0, v0000000000d39a20_0;  alias, 1 drivers
v0000000000d3bb70_0 .net "clk", 0 0, o0000000000ce85d8;  alias, 0 drivers
v0000000000d3c9d0_0 .net "data_r_out", 31 0, v0000000000d3fbe0_0;  alias, 1 drivers
v0000000000d3cbb0_0 .var "wb_alu_out", 31 0;
v0000000000d3c570_0 .var "wb_bit15_12", 3 0;
v0000000000d3ccf0_0 .var "wb_data_r_out", 31 0;
v0000000000d3d3d0_0 .var "wb_load_rf", 1 0;
S_0000000000d3e350 .scope module, "Status_register" "Status_register" 3 43, 3 322 0, S_0000000000b1feb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
v0000000000d3b8f0_0 .net "S", 0 0, v0000000000d3c4d0_0;  alias, 1 drivers
v0000000000d3b850_0 .net "cc_in", 3 0, L_0000000000d737b0;  alias, 1 drivers
v0000000000d3c1b0_0 .var "cc_out", 3 0;
v0000000000d3bc10_0 .net "clk", 0 0, o0000000000ce85d8;  alias, 0 drivers
S_0000000000d3d9f0 .scope module, "alu_1" "alu" 3 27, 4 4 0, S_0000000000b1feb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000d3d010_0 .net "A", 31 0, v0000000000d4ca10_0;  alias, 1 drivers
v0000000000d3cd90_0 .net "Alu_Out", 3 0, L_0000000000d73b70;  alias, 1 drivers
L_0000000000dc0088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000d3ce30_0 .net "B", 31 0, L_0000000000dc0088;  1 drivers
v0000000000d3b990_0 .net "Cin", 0 0, L_0000000000d74250;  1 drivers
L_0000000000dc00d0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000d3c750_0 .net "OPS", 3 0, L_0000000000dc00d0;  1 drivers
v0000000000d3b530_0 .var "OPS_result", 32 0;
v0000000000d3b5d0_0 .net "S", 31 0, L_0000000000d72590;  alias, 1 drivers
v0000000000d3ced0_0 .net *"_ivl_11", 0 0, L_0000000000d74390;  1 drivers
v0000000000d3cf70_0 .net *"_ivl_16", 0 0, L_0000000000d73990;  1 drivers
v0000000000d3d0b0_0 .net *"_ivl_3", 0 0, L_0000000000d563d0;  1 drivers
v0000000000d3c7f0_0 .net *"_ivl_7", 0 0, L_0000000000d56470;  1 drivers
v0000000000d3b670_0 .var/i "ol", 31 0;
v0000000000d3b710_0 .var/i "tc", 31 0;
v0000000000d3b7b0_0 .var/i "tn", 31 0;
v0000000000d3c110_0 .var/i "tv", 31 0;
v0000000000d3bad0_0 .var/i "tz", 31 0;
E_0000000000cbcc90/0 .event edge, v0000000000d3c750_0, v0000000000d3d010_0, v0000000000d3ce30_0, v0000000000d3b990_0;
E_0000000000cbcc90/1 .event edge, v0000000000d3b530_0, v0000000000d3b670_0;
E_0000000000cbcc90 .event/or E_0000000000cbcc90/0, E_0000000000cbcc90/1;
L_0000000000d563d0 .part v0000000000d3b7b0_0, 0, 1;
L_0000000000d56470 .part v0000000000d3bad0_0, 0, 1;
L_0000000000d74390 .part v0000000000d3b710_0, 0, 1;
L_0000000000d73b70 .concat8 [ 1 1 1 1], L_0000000000d73990, L_0000000000d74390, L_0000000000d56470, L_0000000000d563d0;
L_0000000000d73990 .part v0000000000d3c110_0, 0, 1;
L_0000000000d72590 .part v0000000000d3b530_0, 0, 32;
S_0000000000d3d6d0 .scope module, "alu_2" "alu" 3 50, 4 4 0, S_0000000000b1feb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000d3bcb0_0 .net "A", 31 0, L_0000000000c8a460;  alias, 1 drivers
v0000000000d3bd50_0 .net "Alu_Out", 3 0, L_0000000000d726d0;  alias, 1 drivers
v0000000000d3c890_0 .net "B", 31 0, o0000000000ce9b68;  alias, 0 drivers
v0000000000d3be90_0 .net "Cin", 0 0, L_0000000000d73170;  1 drivers
L_0000000000dc0118 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000d3bf30_0 .net "OPS", 3 0, L_0000000000dc0118;  1 drivers
v0000000000d3bfd0_0 .var "OPS_result", 32 0;
v0000000000d3c2f0_0 .net "S", 31 0, L_0000000000d735d0;  alias, 1 drivers
v0000000000d3c610_0 .net *"_ivl_11", 0 0, L_0000000000d72630;  1 drivers
v0000000000d3c070_0 .net *"_ivl_16", 0 0, L_0000000000d73d50;  1 drivers
v0000000000d3c390_0 .net *"_ivl_3", 0 0, L_0000000000d74110;  1 drivers
v0000000000d3c430_0 .net *"_ivl_7", 0 0, L_0000000000d723b0;  1 drivers
v0000000000d3fa00_0 .var/i "ol", 31 0;
v0000000000d3f820_0 .var/i "tc", 31 0;
v0000000000d402c0_0 .var/i "tn", 31 0;
v0000000000d404a0_0 .var/i "tv", 31 0;
v0000000000d3f6e0_0 .var/i "tz", 31 0;
E_0000000000cbd210/0 .event edge, v0000000000d3bf30_0, v0000000000d3bcb0_0, v0000000000d3c890_0, v0000000000d3be90_0;
E_0000000000cbd210/1 .event edge, v0000000000d3bfd0_0, v0000000000d3fa00_0;
E_0000000000cbd210 .event/or E_0000000000cbd210/0, E_0000000000cbd210/1;
L_0000000000d74110 .part v0000000000d402c0_0, 0, 1;
L_0000000000d723b0 .part v0000000000d3f6e0_0, 0, 1;
L_0000000000d72630 .part v0000000000d3f820_0, 0, 1;
L_0000000000d726d0 .concat8 [ 1 1 1 1], L_0000000000d73d50, L_0000000000d72630, L_0000000000d723b0, L_0000000000d74110;
L_0000000000d73d50 .part v0000000000d404a0_0, 0, 1;
L_0000000000d735d0 .part v0000000000d3bfd0_0, 0, 32;
S_0000000000d3dea0 .scope module, "alu_3" "alu" 3 112, 4 4 0, S_0000000000b1feb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000d40860_0 .net "A", 31 0, v0000000000d3b3c0_0;  alias, 1 drivers
v0000000000d3e600_0 .net "Alu_Out", 3 0, L_0000000000d737b0;  alias, 1 drivers
v0000000000d3f640_0 .net "B", 31 0, L_0000000000c8a4d0;  alias, 1 drivers
v0000000000d40ae0_0 .net "Cin", 0 0, L_0000000000d738f0;  1 drivers
v0000000000d3f460_0 .net "OPS", 3 0, o0000000000ce9f88;  alias, 0 drivers
v0000000000d3e880_0 .var "OPS_result", 32 0;
v0000000000d3fd20_0 .net "S", 31 0, L_0000000000d71e10;  alias, 1 drivers
v0000000000d3ed80_0 .net *"_ivl_11", 0 0, L_0000000000d72bd0;  1 drivers
v0000000000d400e0_0 .net *"_ivl_16", 0 0, L_0000000000d72c70;  1 drivers
v0000000000d40360_0 .net *"_ivl_3", 0 0, L_0000000000d72b30;  1 drivers
v0000000000d3eec0_0 .net *"_ivl_7", 0 0, L_0000000000d74570;  1 drivers
v0000000000d3ff00_0 .var/i "ol", 31 0;
v0000000000d40180_0 .var/i "tc", 31 0;
v0000000000d405e0_0 .var/i "tn", 31 0;
v0000000000d3fdc0_0 .var/i "tv", 31 0;
v0000000000d40680_0 .var/i "tz", 31 0;
E_0000000000cbcfd0/0 .event edge, v0000000000d3f460_0, v0000000000d3b3c0_0, v0000000000d3f640_0, v0000000000d40ae0_0;
E_0000000000cbcfd0/1 .event edge, v0000000000d3e880_0, v0000000000d3ff00_0;
E_0000000000cbcfd0 .event/or E_0000000000cbcfd0/0, E_0000000000cbcfd0/1;
L_0000000000d72b30 .part v0000000000d405e0_0, 0, 1;
L_0000000000d74570 .part v0000000000d40680_0, 0, 1;
L_0000000000d72bd0 .part v0000000000d40180_0, 0, 1;
L_0000000000d737b0 .concat8 [ 1 1 1 1], L_0000000000d72c70, L_0000000000d72bd0, L_0000000000d74570, L_0000000000d72b30;
L_0000000000d72c70 .part v0000000000d3fdc0_0, 0, 1;
L_0000000000d71e10 .part v0000000000d3e880_0, 0, 32;
S_0000000000d3e1c0 .scope module, "control_unit" "control_unit" 3 70, 3 167 0, S_0000000000b1feb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "MemReadWrite";
    .port_info 2 /OUTPUT 7 "C_U_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 32 "A";
v0000000000d3f0a0_0 .net "A", 31 0, v0000000000d3a7e0_0;  alias, 1 drivers
v0000000000d3e9c0_0 .net "C_U_out", 6 0, o0000000000cea2b8;  alias, 0 drivers
v0000000000d3fb40_0 .net "ID_ALU_op", 0 0, L_0000000000d72a90;  1 drivers
v0000000000d3fe60_0 .net "ID_B_instr", 0 0, L_0000000000d729f0;  alias, 1 drivers
v0000000000d3ea60_0 .net "ID_RF_instr", 0 0, L_0000000000d72810;  1 drivers
v0000000000d3eba0_0 .net "ID_load_instr", 0 0, L_0000000000d728b0;  1 drivers
v0000000000d3eb00_0 .net "ID_shift_imm", 0 0, L_0000000000d741b0;  1 drivers
v0000000000d3ee20_0 .net "MemReadWrite", 0 0, o0000000000cea3a8;  alias, 0 drivers
v0000000000d407c0_0 .var "alu_op", 3 0;
v0000000000d40220_0 .var/i "b_bl", 31 0;
v0000000000d409a0_0 .var/i "b_instr", 31 0;
v0000000000d3f3c0_0 .net "clk", 0 0, o0000000000ce85d8;  alias, 0 drivers
v0000000000d40400_0 .var/i "condAsserted", 31 0;
v0000000000d40b80_0 .var "instr", 2 0;
v0000000000d3f320_0 .var/i "l", 31 0;
v0000000000d3f8c0_0 .var/i "l_instr", 31 0;
v0000000000d3f780_0 .var/i "r_sr_off", 31 0;
v0000000000d3f280_0 .var/i "rf_instr", 31 0;
v0000000000d40540_0 .var/i "s_imm", 31 0;
v0000000000d3f960_0 .var/i "u", 31 0;
E_0000000000cbd750/0 .event edge, v0000000000d3a7e0_0, v0000000000d40b80_0, v0000000000d3f320_0, v0000000000d3f960_0;
E_0000000000cbd750/1 .event edge, v0000000000d3f780_0, v0000000000d40220_0;
E_0000000000cbd750 .event/or E_0000000000cbd750/0, E_0000000000cbd750/1;
L_0000000000d741b0 .part v0000000000d40540_0, 0, 1;
L_0000000000d72810 .part v0000000000d3f280_0, 0, 1;
L_0000000000d728b0 .part v0000000000d3f8c0_0, 0, 1;
L_0000000000d729f0 .part v0000000000d409a0_0, 0, 1;
L_0000000000d72a90 .part v0000000000d407c0_0, 0, 1;
S_0000000000d3d540 .scope module, "data_ram" "data_ram256x8" 3 134, 3 644 0, S_0000000000b1feb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 2 "Size";
v0000000000d3f140_0 .net "Address", 31 0, v0000000000d39b60_0;  alias, 1 drivers
v0000000000d3ec40_0 .net "DataIn", 31 0, v0000000000d3a1a0_0;  alias, 1 drivers
v0000000000d3fbe0_0 .var "DataOut", 31 0;
v0000000000d3f1e0 .array "Mem", 255 0, 7 0;
v0000000000d3ece0_0 .net "ReadWrite", 0 0, o0000000000cea6d8;  alias, 0 drivers
v0000000000d40c20_0 .net "Size", 1 0, o0000000000cea708;  alias, 0 drivers
E_0000000000cbd790/0 .event edge, v0000000000d40c20_0, v0000000000d3a1a0_0, v0000000000d39b60_0, v0000000000d3ece0_0;
E_0000000000cbd790/1 .event edge, v0000000000d3c9d0_0;
E_0000000000cbd790 .event/or E_0000000000cbd790/0, E_0000000000cbd790/1;
S_0000000000d3d860 .scope module, "h_u" "hazard_unit" 3 158, 3 798 0, S_0000000000b1feb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 2 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr_in";
    .port_info 7 /INPUT 1 "EX_RF_Enable_in";
    .port_info 8 /INPUT 1 "MEM_RF_Enable_in";
    .port_info 9 /INPUT 1 "WB_RF_Enable_in";
    .port_info 10 /INPUT 4 "EX_Bit15_12_in";
    .port_info 11 /INPUT 4 "MEM_Bit15_12_in";
    .port_info 12 /INPUT 4 "WB_Bit15_12_in";
    .port_info 13 /INPUT 4 "ID_Bit3_0_in";
    .port_info 14 /INPUT 4 "ID_19_16_in";
v0000000000d3f500_0 .net "EX_Bit15_12_in", 3 0, o0000000000cea828;  alias, 0 drivers
v0000000000d40cc0_0 .net "EX_RF_Enable_in", 0 0, o0000000000cea858;  alias, 0 drivers
v0000000000d3f5a0_0 .net "EX_load_instr_in", 0 0, o0000000000cea888;  alias, 0 drivers
v0000000000d3faa0_0 .net "ID_19_16_in", 3 0, o0000000000cea8b8;  alias, 0 drivers
v0000000000d3fc80_0 .net "ID_Bit3_0_in", 3 0, o0000000000cea8e8;  alias, 0 drivers
v0000000000d3ffa0_0 .var "IF_ID_load", 0 0;
v0000000000d3e7e0_0 .net "MEM_Bit15_12_in", 3 0, o0000000000cea948;  alias, 0 drivers
v0000000000d40040_0 .net "MEM_RF_Enable_in", 0 0, o0000000000cea978;  alias, 0 drivers
v0000000000d40900_0 .var "MUX1_signal", 1 0;
v0000000000d40720_0 .var "MUX2_signal", 1 0;
v0000000000d3ef60_0 .var "MUX3_signal", 1 0;
v0000000000d40a40_0 .var "MUXControlUnit_signal", 1 0;
v0000000000d3f000_0 .var "PC_RF_load", 0 0;
v0000000000d3e560_0 .net "WB_Bit15_12_in", 3 0, o0000000000ceaa98;  alias, 0 drivers
v0000000000d3e6a0_0 .net "WB_RF_Enable_in", 0 0, o0000000000ceaac8;  alias, 0 drivers
E_0000000000cbd710/0 .event edge, v0000000000d3f5a0_0, v0000000000d3faa0_0, v0000000000d3f500_0, v0000000000d3fc80_0;
E_0000000000cbd710/1 .event edge, v0000000000d40cc0_0, v0000000000d40040_0, v0000000000d3e7e0_0, v0000000000d3e6a0_0;
E_0000000000cbd710/2 .event edge, v0000000000d3e560_0;
E_0000000000cbd710 .event/or E_0000000000cbd710/0, E_0000000000cbd710/1, E_0000000000cbd710/2;
S_0000000000d3e030 .scope module, "inst_ram" "inst_ram256x8" 3 24, 3 629 0, S_0000000000b1feb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
v0000000000d3e740_0 .net "Address", 31 0, v0000000000d4ca10_0;  alias, 1 drivers
v0000000000d3e920_0 .var "DataOut", 31 0;
v0000000000d40e00 .array "Mem", 255 0, 7 0;
E_0000000000cbd7d0 .event edge, v0000000000d3d010_0, v0000000000d3a6a0_0;
S_0000000000d3db80 .scope module, "mux_2x1_ID" "mux_2x1_ID" 3 74, 3 723 0, S_0000000000b1feb0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "C_U";
    .port_info 1 /INPUT 7 "NOP_S";
    .port_info 2 /INPUT 1 "HF_U";
    .port_info 3 /OUTPUT 7 "MUX_Out";
v0000000000d419e0_0 .net "C_U", 6 0, o0000000000cea2b8;  alias, 0 drivers
v0000000000d40fe0_0 .net "HF_U", 0 0, o0000000000ceae28;  alias, 0 drivers
v0000000000d42200_0 .net "MUX_Out", 6 0, o0000000000ceae58;  alias, 0 drivers
v0000000000d41440_0 .net "MUX_out", 0 0, L_0000000000d73670;  1 drivers
v0000000000d41620_0 .net "NOP_S", 6 0, o0000000000ceaeb8;  alias, 0 drivers
v0000000000d416c0_0 .var "salida", 6 0;
E_0000000000cbcc50 .event edge, v0000000000d40fe0_0, v0000000000d3e9c0_0;
L_0000000000d73670 .part v0000000000d416c0_0, 0, 1;
S_0000000000d3dd10 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 3 23, 3 749 0, S_0000000000b1feb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c89c10 .functor BUFZ 32, v0000000000d41800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d41da0_0 .net "A", 31 0, L_0000000000d72590;  alias, 1 drivers
v0000000000d41760_0 .net "B", 31 0, L_0000000000d735d0;  alias, 1 drivers
v0000000000d42340_0 .net "MUX_Out", 31 0, L_0000000000c89c10;  alias, 1 drivers
v0000000000d41800_0 .var "salida", 31 0;
v0000000000d41e40_0 .net "sig", 0 0, v0000000000d3ab00_0;  alias, 1 drivers
E_0000000000cbd310 .event edge, v0000000000d3ab00_0, v0000000000d3bdf0_0, v0000000000d3c2f0_0;
S_0000000000d42a10 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 3 119, 3 749 0, S_0000000000b1feb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c8a4d0 .functor BUFZ 32, v0000000000d41ee0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d40ea0_0 .net "A", 31 0, v0000000000d39fc0_0;  alias, 1 drivers
v0000000000d418a0_0 .net "B", 31 0, v0000000000d51560_0;  alias, 1 drivers
v0000000000d41940_0 .net "MUX_Out", 31 0, L_0000000000c8a4d0;  alias, 1 drivers
v0000000000d41ee0_0 .var "salida", 31 0;
v0000000000d41a80_0 .net "sig", 0 0, o0000000000ceb158;  alias, 0 drivers
E_0000000000cbd050 .event edge, v0000000000d41a80_0, v0000000000d39fc0_0, v0000000000d418a0_0;
S_0000000000d43ff0 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 3 137, 3 749 0, S_0000000000b1feb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c8a0e0 .functor BUFZ 32, v0000000000d41580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d411c0_0 .net "A", 31 0, v0000000000d3fbe0_0;  alias, 1 drivers
v0000000000d41b20_0 .net "B", 31 0, v0000000000d39b60_0;  alias, 1 drivers
v0000000000d41f80_0 .net "MUX_Out", 31 0, L_0000000000c8a0e0;  alias, 1 drivers
v0000000000d41580_0 .var "salida", 31 0;
v0000000000d41080_0 .net "sig", 0 0, o0000000000ceb2a8;  alias, 0 drivers
E_0000000000cbd350 .event edge, v0000000000d41080_0, v0000000000d3c9d0_0, v0000000000d39b60_0;
S_0000000000d44310 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 3 146, 3 749 0, S_0000000000b1feb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c8a9a0 .functor BUFZ 32, v0000000000d41d00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d41bc0_0 .net "A", 31 0, v0000000000d3ccf0_0;  alias, 1 drivers
v0000000000d42020_0 .net "B", 31 0, v0000000000d3cbb0_0;  alias, 1 drivers
v0000000000d41c60_0 .net "MUX_Out", 31 0, L_0000000000c8a9a0;  alias, 1 drivers
v0000000000d41d00_0 .var "salida", 31 0;
v0000000000d422a0_0 .net "sig", 0 0, o0000000000ceb3f8;  alias, 0 drivers
E_0000000000cbc990 .event edge, v0000000000d422a0_0, v0000000000d3ccf0_0, v0000000000d3cbb0_0;
S_0000000000d43b40 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 3 59, 3 697 0, S_0000000000b1feb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "P";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
v0000000000d420c0_0 .net "A_O", 31 0, L_0000000000d71e10;  alias, 1 drivers
v0000000000d42160_0 .net "HF_U", 1 0, v0000000000d40900_0;  alias, 1 drivers
v0000000000d423e0_0 .net "MUX_Out", 31 0, o0000000000ce89c8;  alias, 0 drivers
v0000000000d40d60_0 .net "MUX_out", 0 0, L_0000000000d72770;  1 drivers
v0000000000d40f40_0 .net "M_O", 31 0, L_0000000000c8a0e0;  alias, 1 drivers
v0000000000d41120_0 .net "P", 31 0, v0000000000d47140_0;  alias, 1 drivers
v0000000000d41260_0 .net "PW", 31 0, L_0000000000c8a9a0;  alias, 1 drivers
v0000000000d41300_0 .var "salida", 31 0;
E_0000000000cbccd0/0 .event edge, v0000000000d40900_0, v0000000000d41120_0, v0000000000d3a880_0, v0000000000d41f80_0;
E_0000000000cbccd0/1 .event edge, v0000000000d41c60_0;
E_0000000000cbccd0 .event/or E_0000000000cbccd0/0, E_0000000000cbccd0/1;
L_0000000000d72770 .part v0000000000d41300_0, 0, 1;
S_0000000000d43050 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 3 61, 3 697 0, S_0000000000b1feb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "P";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
v0000000000d413a0_0 .net "A_O", 31 0, L_0000000000d71e10;  alias, 1 drivers
v0000000000d414e0_0 .net "HF_U", 1 0, v0000000000d40720_0;  alias, 1 drivers
v0000000000d46100_0 .net "MUX_Out", 31 0, o0000000000ce8a28;  alias, 0 drivers
v0000000000d44d00_0 .net "MUX_out", 0 0, L_0000000000d74070;  1 drivers
v0000000000d44bc0_0 .net "M_O", 31 0, L_0000000000c8a0e0;  alias, 1 drivers
v0000000000d44da0_0 .net "P", 31 0, v0000000000d4fc10_0;  alias, 1 drivers
v0000000000d469c0_0 .net "PW", 31 0, L_0000000000c8a9a0;  alias, 1 drivers
v0000000000d461a0_0 .var "salida", 31 0;
E_0000000000cbd550/0 .event edge, v0000000000d40720_0, v0000000000d44da0_0, v0000000000d3a880_0, v0000000000d41f80_0;
E_0000000000cbd550/1 .event edge, v0000000000d41c60_0;
E_0000000000cbd550 .event/or E_0000000000cbd550/0, E_0000000000cbd550/1;
L_0000000000d74070 .part v0000000000d461a0_0, 0, 1;
S_0000000000d42560 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 3 63, 3 697 0, S_0000000000b1feb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "P";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
v0000000000d46240_0 .net "A_O", 31 0, L_0000000000d71e10;  alias, 1 drivers
v0000000000d46a60_0 .net "HF_U", 1 0, v0000000000d3ef60_0;  alias, 1 drivers
v0000000000d44800_0 .net "MUX_Out", 31 0, o0000000000ce8a88;  alias, 0 drivers
v0000000000d464c0_0 .net "MUX_out", 0 0, L_0000000000d73cb0;  1 drivers
v0000000000d467e0_0 .net "M_O", 31 0, L_0000000000c8a0e0;  alias, 1 drivers
v0000000000d462e0_0 .net "P", 31 0, v0000000000d4fb70_0;  alias, 1 drivers
v0000000000d44b20_0 .net "PW", 31 0, L_0000000000c8a9a0;  alias, 1 drivers
v0000000000d44c60_0 .var "salida", 31 0;
E_0000000000cbcd50/0 .event edge, v0000000000d3ef60_0, v0000000000d462e0_0, v0000000000d3a880_0, v0000000000d41f80_0;
E_0000000000cbcd50/1 .event edge, v0000000000d41c60_0;
E_0000000000cbcd50 .event/or E_0000000000cbcd50/0, E_0000000000cbcd50/1;
L_0000000000d73cb0 .part v0000000000d44c60_0, 0, 1;
S_0000000000d43690 .scope module, "register_file_1" "register_file" 3 55, 5 9 0, S_0000000000b1feb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 4 "SD";
    .port_info 10 /INPUT 1 "RFLd";
    .port_info 11 /INPUT 1 "PCLd";
    .port_info 12 /INPUT 1 "CLK";
v0000000000d4e310_0 .net "C", 3 0, v0000000000d3c570_0;  alias, 1 drivers
v0000000000d4d730_0 .net "CLK", 0 0, o0000000000ceb9f8;  alias, 0 drivers
v0000000000d4e3b0_0 .net "E", 15 0, v0000000000d47460_0;  1 drivers
v0000000000d4cdd0_0 .net "MO", 31 0, v0000000000d4f0d0_0;  1 drivers
v0000000000d4db90_0 .net "PA", 31 0, v0000000000d47140_0;  alias, 1 drivers
v0000000000d4d190_0 .net "PB", 31 0, v0000000000d4fc10_0;  alias, 1 drivers
v0000000000d4d4b0_0 .net "PCLd", 0 0, v0000000000d3f000_0;  alias, 1 drivers
v0000000000d4d5f0_0 .net "PCin", 31 0, L_0000000000c89c10;  alias, 1 drivers
v0000000000d4deb0_0 .net "PCout", 31 0, v0000000000d4ca10_0;  alias, 1 drivers
v0000000000d4ebd0_0 .net "PD", 31 0, v0000000000d4fb70_0;  alias, 1 drivers
v0000000000d4e590_0 .net "PW", 31 0, L_0000000000c8a9a0;  alias, 1 drivers
v0000000000d4e630_0 .net "Q0", 31 0, v0000000000d46b00_0;  1 drivers
v0000000000d4d870_0 .net "Q1", 31 0, v0000000000d45e80_0;  1 drivers
v0000000000d4cbf0_0 .net "Q10", 31 0, v0000000000d45840_0;  1 drivers
v0000000000d4e6d0_0 .net "Q11", 31 0, v0000000000d46420_0;  1 drivers
v0000000000d4cab0_0 .net "Q12", 31 0, v0000000000d44a80_0;  1 drivers
v0000000000d4d910_0 .net "Q13", 31 0, v0000000000d46c40_0;  1 drivers
v0000000000d4d9b0_0 .net "Q14", 31 0, v0000000000d46ce0_0;  1 drivers
v0000000000d4e770_0 .net "Q15", 31 0, v0000000000d45520_0;  1 drivers
v0000000000d4eb30_0 .net "Q2", 31 0, v0000000000d45160_0;  1 drivers
v0000000000d4d550_0 .net "Q3", 31 0, v0000000000d46920_0;  1 drivers
v0000000000d4c970_0 .net "Q4", 31 0, v0000000000d449e0_0;  1 drivers
v0000000000d4cb50_0 .net "Q5", 31 0, v0000000000d45200_0;  1 drivers
v0000000000d4e810_0 .net "Q6", 31 0, v0000000000d48220_0;  1 drivers
v0000000000d4cc90_0 .net "Q7", 31 0, v0000000000d470a0_0;  1 drivers
v0000000000d4ce70_0 .net "Q8", 31 0, v0000000000d47fa0_0;  1 drivers
v0000000000d4e950_0 .net "Q9", 31 0, v0000000000d471e0_0;  1 drivers
v0000000000d4da50_0 .net "RFLd", 0 0, o0000000000cecc88;  alias, 0 drivers
v0000000000d4e9f0_0 .net "SA", 3 0, v0000000000d39840_0;  alias, 1 drivers
v0000000000d4d2d0_0 .net "SB", 3 0, v0000000000d3d150_0;  alias, 1 drivers
v0000000000d4cfb0_0 .net "SD", 3 0, o0000000000ced408;  alias, 0 drivers
L_0000000000d74430 .part v0000000000d47460_0, 0, 1;
L_0000000000d72450 .part v0000000000d47460_0, 1, 1;
L_0000000000d73c10 .part v0000000000d47460_0, 2, 1;
L_0000000000d733f0 .part v0000000000d47460_0, 3, 1;
L_0000000000d73850 .part v0000000000d47460_0, 4, 1;
L_0000000000d71f50 .part v0000000000d47460_0, 5, 1;
L_0000000000d73a30 .part v0000000000d47460_0, 6, 1;
L_0000000000d73df0 .part v0000000000d47460_0, 7, 1;
L_0000000000d72ef0 .part v0000000000d47460_0, 8, 1;
L_0000000000d742f0 .part v0000000000d47460_0, 9, 1;
L_0000000000d73ad0 .part v0000000000d47460_0, 10, 1;
L_0000000000d724f0 .part v0000000000d47460_0, 11, 1;
L_0000000000d73350 .part v0000000000d47460_0, 12, 1;
L_0000000000d73f30 .part v0000000000d47460_0, 13, 1;
L_0000000000d72950 .part v0000000000d47460_0, 14, 1;
L_0000000000d744d0 .part v0000000000d47460_0, 15, 1;
S_0000000000d42ba0 .scope module, "R0" "register" 5 40, 5 142 0, S_0000000000d43690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d46380_0 .net "CLK", 0 0, o0000000000ceb9f8;  alias, 0 drivers
v0000000000d45a20_0 .net "PW", 31 0, L_0000000000c8a9a0;  alias, 1 drivers
v0000000000d46b00_0 .var "Q", 31 0;
v0000000000d46060_0 .net "RFLd", 0 0, L_0000000000d74430;  1 drivers
E_0000000000cbd590 .event posedge, v0000000000d46380_0;
S_0000000000d43cd0 .scope module, "R1" "register" 5 41, 5 142 0, S_0000000000d43690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d46ba0_0 .net "CLK", 0 0, o0000000000ceb9f8;  alias, 0 drivers
v0000000000d457a0_0 .net "PW", 31 0, L_0000000000c8a9a0;  alias, 1 drivers
v0000000000d45e80_0 .var "Q", 31 0;
v0000000000d45b60_0 .net "RFLd", 0 0, L_0000000000d72450;  1 drivers
S_0000000000d44180 .scope module, "R10" "register" 5 50, 5 142 0, S_0000000000d43690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d45ca0_0 .net "CLK", 0 0, o0000000000ceb9f8;  alias, 0 drivers
v0000000000d45ac0_0 .net "PW", 31 0, L_0000000000c8a9a0;  alias, 1 drivers
v0000000000d45840_0 .var "Q", 31 0;
v0000000000d45f20_0 .net "RFLd", 0 0, L_0000000000d73ad0;  1 drivers
S_0000000000d43820 .scope module, "R11" "register" 5 51, 5 142 0, S_0000000000d43690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d455c0_0 .net "CLK", 0 0, o0000000000ceb9f8;  alias, 0 drivers
v0000000000d45c00_0 .net "PW", 31 0, L_0000000000c8a9a0;  alias, 1 drivers
v0000000000d46420_0 .var "Q", 31 0;
v0000000000d44e40_0 .net "RFLd", 0 0, L_0000000000d724f0;  1 drivers
S_0000000000d42ec0 .scope module, "R12" "register" 5 52, 5 142 0, S_0000000000d43690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d45660_0 .net "CLK", 0 0, o0000000000ceb9f8;  alias, 0 drivers
v0000000000d45d40_0 .net "PW", 31 0, L_0000000000c8a9a0;  alias, 1 drivers
v0000000000d44a80_0 .var "Q", 31 0;
v0000000000d446c0_0 .net "RFLd", 0 0, L_0000000000d73350;  1 drivers
S_0000000000d431e0 .scope module, "R13" "register" 5 53, 5 142 0, S_0000000000d43690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d45de0_0 .net "CLK", 0 0, o0000000000ceb9f8;  alias, 0 drivers
v0000000000d45700_0 .net "PW", 31 0, L_0000000000c8a9a0;  alias, 1 drivers
v0000000000d46c40_0 .var "Q", 31 0;
v0000000000d458e0_0 .net "RFLd", 0 0, L_0000000000d73f30;  1 drivers
S_0000000000d439b0 .scope module, "R14" "register" 5 54, 5 142 0, S_0000000000d43690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d45980_0 .net "CLK", 0 0, o0000000000ceb9f8;  alias, 0 drivers
v0000000000d45fc0_0 .net "PW", 31 0, L_0000000000c8a9a0;  alias, 1 drivers
v0000000000d46ce0_0 .var "Q", 31 0;
v0000000000d44760_0 .net "RFLd", 0 0, L_0000000000d72950;  1 drivers
S_0000000000d426f0 .scope module, "R15" "register" 5 55, 5 142 0, S_0000000000d43690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d46560_0 .net "CLK", 0 0, o0000000000ceb9f8;  alias, 0 drivers
v0000000000d452a0_0 .net "PW", 31 0, v0000000000d4f0d0_0;  alias, 1 drivers
v0000000000d45520_0 .var "Q", 31 0;
v0000000000d46600_0 .net "RFLd", 0 0, L_0000000000d744d0;  1 drivers
S_0000000000d42d30 .scope module, "R2" "register" 5 42, 5 142 0, S_0000000000d43690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d466a0_0 .net "CLK", 0 0, o0000000000ceb9f8;  alias, 0 drivers
v0000000000d44580_0 .net "PW", 31 0, L_0000000000c8a9a0;  alias, 1 drivers
v0000000000d45160_0 .var "Q", 31 0;
v0000000000d46740_0 .net "RFLd", 0 0, L_0000000000d73c10;  1 drivers
S_0000000000d43370 .scope module, "R3" "register" 5 43, 5 142 0, S_0000000000d43690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d44620_0 .net "CLK", 0 0, o0000000000ceb9f8;  alias, 0 drivers
v0000000000d46880_0 .net "PW", 31 0, L_0000000000c8a9a0;  alias, 1 drivers
v0000000000d46920_0 .var "Q", 31 0;
v0000000000d44ee0_0 .net "RFLd", 0 0, L_0000000000d733f0;  1 drivers
S_0000000000d43e60 .scope module, "R4" "register" 5 44, 5 142 0, S_0000000000d43690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d448a0_0 .net "CLK", 0 0, o0000000000ceb9f8;  alias, 0 drivers
v0000000000d44940_0 .net "PW", 31 0, L_0000000000c8a9a0;  alias, 1 drivers
v0000000000d449e0_0 .var "Q", 31 0;
v0000000000d44f80_0 .net "RFLd", 0 0, L_0000000000d73850;  1 drivers
S_0000000000d43500 .scope module, "R5" "register" 5 45, 5 142 0, S_0000000000d43690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d45020_0 .net "CLK", 0 0, o0000000000ceb9f8;  alias, 0 drivers
v0000000000d450c0_0 .net "PW", 31 0, L_0000000000c8a9a0;  alias, 1 drivers
v0000000000d45200_0 .var "Q", 31 0;
v0000000000d45340_0 .net "RFLd", 0 0, L_0000000000d71f50;  1 drivers
S_0000000000d42880 .scope module, "R6" "register" 5 46, 5 142 0, S_0000000000d43690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d453e0_0 .net "CLK", 0 0, o0000000000ceb9f8;  alias, 0 drivers
v0000000000d45480_0 .net "PW", 31 0, L_0000000000c8a9a0;  alias, 1 drivers
v0000000000d48220_0 .var "Q", 31 0;
v0000000000d46ec0_0 .net "RFLd", 0 0, L_0000000000d73a30;  1 drivers
S_0000000000d49cf0 .scope module, "R7" "register" 5 47, 5 142 0, S_0000000000d43690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d47820_0 .net "CLK", 0 0, o0000000000ceb9f8;  alias, 0 drivers
v0000000000d47aa0_0 .net "PW", 31 0, L_0000000000c8a9a0;  alias, 1 drivers
v0000000000d470a0_0 .var "Q", 31 0;
v0000000000d47f00_0 .net "RFLd", 0 0, L_0000000000d73df0;  1 drivers
S_0000000000d488a0 .scope module, "R8" "register" 5 48, 5 142 0, S_0000000000d43690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d47c80_0 .net "CLK", 0 0, o0000000000ceb9f8;  alias, 0 drivers
v0000000000d482c0_0 .net "PW", 31 0, L_0000000000c8a9a0;  alias, 1 drivers
v0000000000d47fa0_0 .var "Q", 31 0;
v0000000000d47320_0 .net "RFLd", 0 0, L_0000000000d72ef0;  1 drivers
S_0000000000d499d0 .scope module, "R9" "register" 5 49, 5 142 0, S_0000000000d43690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d46e20_0 .net "CLK", 0 0, o0000000000ceb9f8;  alias, 0 drivers
v0000000000d47d20_0 .net "PW", 31 0, L_0000000000c8a9a0;  alias, 1 drivers
v0000000000d471e0_0 .var "Q", 31 0;
v0000000000d47be0_0 .net "RFLd", 0 0, L_0000000000d742f0;  1 drivers
S_0000000000d49390 .scope module, "bc" "binary_decoder" 5 22, 5 59 0, S_0000000000d43690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000d48360_0 .net "C", 3 0, v0000000000d3c570_0;  alias, 1 drivers
v0000000000d47460_0 .var "E", 15 0;
v0000000000d47960_0 .net "Ld", 0 0, o0000000000cecc88;  alias, 0 drivers
E_0000000000cbca50 .event edge, v0000000000d47960_0, v0000000000d3c570_0;
S_0000000000d48580 .scope module, "muxA" "multiplexer" 5 25, 5 91 0, S_0000000000d43690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000d47000_0 .net "I0", 31 0, v0000000000d46b00_0;  alias, 1 drivers
v0000000000d47dc0_0 .net "I1", 31 0, v0000000000d45e80_0;  alias, 1 drivers
v0000000000d48040_0 .net "I10", 31 0, v0000000000d45840_0;  alias, 1 drivers
v0000000000d47500_0 .net "I11", 31 0, v0000000000d46420_0;  alias, 1 drivers
v0000000000d476e0_0 .net "I12", 31 0, v0000000000d44a80_0;  alias, 1 drivers
v0000000000d47e60_0 .net "I13", 31 0, v0000000000d46c40_0;  alias, 1 drivers
v0000000000d475a0_0 .net "I14", 31 0, v0000000000d46ce0_0;  alias, 1 drivers
v0000000000d480e0_0 .net "I15", 31 0, v0000000000d45520_0;  alias, 1 drivers
v0000000000d478c0_0 .net "I2", 31 0, v0000000000d45160_0;  alias, 1 drivers
v0000000000d48180_0 .net "I3", 31 0, v0000000000d46920_0;  alias, 1 drivers
v0000000000d48400_0 .net "I4", 31 0, v0000000000d449e0_0;  alias, 1 drivers
v0000000000d47b40_0 .net "I5", 31 0, v0000000000d45200_0;  alias, 1 drivers
v0000000000d473c0_0 .net "I6", 31 0, v0000000000d48220_0;  alias, 1 drivers
v0000000000d46d80_0 .net "I7", 31 0, v0000000000d470a0_0;  alias, 1 drivers
v0000000000d47640_0 .net "I8", 31 0, v0000000000d47fa0_0;  alias, 1 drivers
v0000000000d46f60_0 .net "I9", 31 0, v0000000000d471e0_0;  alias, 1 drivers
v0000000000d47140_0 .var "P", 31 0;
v0000000000d47780_0 .net "S", 3 0, v0000000000d39840_0;  alias, 1 drivers
E_0000000000cbce10/0 .event edge, v0000000000d45520_0, v0000000000d46ce0_0, v0000000000d46c40_0, v0000000000d44a80_0;
E_0000000000cbce10/1 .event edge, v0000000000d46420_0, v0000000000d45840_0, v0000000000d471e0_0, v0000000000d47fa0_0;
E_0000000000cbce10/2 .event edge, v0000000000d470a0_0, v0000000000d48220_0, v0000000000d45200_0, v0000000000d449e0_0;
E_0000000000cbce10/3 .event edge, v0000000000d46920_0, v0000000000d45160_0, v0000000000d45e80_0, v0000000000d46b00_0;
E_0000000000cbce10/4 .event edge, v0000000000d39840_0;
E_0000000000cbce10 .event/or E_0000000000cbce10/0, E_0000000000cbce10/1, E_0000000000cbce10/2, E_0000000000cbce10/3, E_0000000000cbce10/4;
S_0000000000d48a30 .scope module, "muxB" "multiplexer" 5 26, 5 91 0, S_0000000000d43690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000d4f850_0 .net "I0", 31 0, v0000000000d46b00_0;  alias, 1 drivers
v0000000000d4eef0_0 .net "I1", 31 0, v0000000000d45e80_0;  alias, 1 drivers
v0000000000d4f490_0 .net "I10", 31 0, v0000000000d45840_0;  alias, 1 drivers
v0000000000d4fe90_0 .net "I11", 31 0, v0000000000d46420_0;  alias, 1 drivers
v0000000000d502f0_0 .net "I12", 31 0, v0000000000d44a80_0;  alias, 1 drivers
v0000000000d4fcb0_0 .net "I13", 31 0, v0000000000d46c40_0;  alias, 1 drivers
v0000000000d4ee50_0 .net "I14", 31 0, v0000000000d46ce0_0;  alias, 1 drivers
v0000000000d4fd50_0 .net "I15", 31 0, v0000000000d45520_0;  alias, 1 drivers
v0000000000d4fdf0_0 .net "I2", 31 0, v0000000000d45160_0;  alias, 1 drivers
v0000000000d4f710_0 .net "I3", 31 0, v0000000000d46920_0;  alias, 1 drivers
v0000000000d50250_0 .net "I4", 31 0, v0000000000d449e0_0;  alias, 1 drivers
v0000000000d4ff30_0 .net "I5", 31 0, v0000000000d45200_0;  alias, 1 drivers
v0000000000d4fa30_0 .net "I6", 31 0, v0000000000d48220_0;  alias, 1 drivers
v0000000000d4ef90_0 .net "I7", 31 0, v0000000000d470a0_0;  alias, 1 drivers
v0000000000d4f030_0 .net "I8", 31 0, v0000000000d47fa0_0;  alias, 1 drivers
v0000000000d4ffd0_0 .net "I9", 31 0, v0000000000d471e0_0;  alias, 1 drivers
v0000000000d4fc10_0 .var "P", 31 0;
v0000000000d50070_0 .net "S", 3 0, v0000000000d3d150_0;  alias, 1 drivers
E_0000000000cbd610/0 .event edge, v0000000000d45520_0, v0000000000d46ce0_0, v0000000000d46c40_0, v0000000000d44a80_0;
E_0000000000cbd610/1 .event edge, v0000000000d46420_0, v0000000000d45840_0, v0000000000d471e0_0, v0000000000d47fa0_0;
E_0000000000cbd610/2 .event edge, v0000000000d470a0_0, v0000000000d48220_0, v0000000000d45200_0, v0000000000d449e0_0;
E_0000000000cbd610/3 .event edge, v0000000000d46920_0, v0000000000d45160_0, v0000000000d45e80_0, v0000000000d46b00_0;
E_0000000000cbd610/4 .event edge, v0000000000d3d150_0;
E_0000000000cbd610 .event/or E_0000000000cbd610/0, E_0000000000cbd610/1, E_0000000000cbd610/2, E_0000000000cbd610/3, E_0000000000cbd610/4;
S_0000000000d49520 .scope module, "muxD" "multiplexer" 5 27, 5 91 0, S_0000000000d43690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000d4f170_0 .net "I0", 31 0, v0000000000d46b00_0;  alias, 1 drivers
v0000000000d4f210_0 .net "I1", 31 0, v0000000000d45e80_0;  alias, 1 drivers
v0000000000d50110_0 .net "I10", 31 0, v0000000000d45840_0;  alias, 1 drivers
v0000000000d4f7b0_0 .net "I11", 31 0, v0000000000d46420_0;  alias, 1 drivers
v0000000000d4f990_0 .net "I12", 31 0, v0000000000d44a80_0;  alias, 1 drivers
v0000000000d501b0_0 .net "I13", 31 0, v0000000000d46c40_0;  alias, 1 drivers
v0000000000d50390_0 .net "I14", 31 0, v0000000000d46ce0_0;  alias, 1 drivers
v0000000000d4f2b0_0 .net "I15", 31 0, v0000000000d45520_0;  alias, 1 drivers
v0000000000d4fad0_0 .net "I2", 31 0, v0000000000d45160_0;  alias, 1 drivers
v0000000000d50430_0 .net "I3", 31 0, v0000000000d46920_0;  alias, 1 drivers
v0000000000d4f3f0_0 .net "I4", 31 0, v0000000000d449e0_0;  alias, 1 drivers
v0000000000d4edb0_0 .net "I5", 31 0, v0000000000d45200_0;  alias, 1 drivers
v0000000000d4f350_0 .net "I6", 31 0, v0000000000d48220_0;  alias, 1 drivers
v0000000000d4f530_0 .net "I7", 31 0, v0000000000d470a0_0;  alias, 1 drivers
v0000000000d4f5d0_0 .net "I8", 31 0, v0000000000d47fa0_0;  alias, 1 drivers
v0000000000d4f670_0 .net "I9", 31 0, v0000000000d471e0_0;  alias, 1 drivers
v0000000000d4fb70_0 .var "P", 31 0;
v0000000000d4e4f0_0 .net "S", 3 0, o0000000000ced408;  alias, 0 drivers
E_0000000000cbd810/0 .event edge, v0000000000d45520_0, v0000000000d46ce0_0, v0000000000d46c40_0, v0000000000d44a80_0;
E_0000000000cbd810/1 .event edge, v0000000000d46420_0, v0000000000d45840_0, v0000000000d471e0_0, v0000000000d47fa0_0;
E_0000000000cbd810/2 .event edge, v0000000000d470a0_0, v0000000000d48220_0, v0000000000d45200_0, v0000000000d449e0_0;
E_0000000000cbd810/3 .event edge, v0000000000d46920_0, v0000000000d45160_0, v0000000000d45e80_0, v0000000000d46b00_0;
E_0000000000cbd810/4 .event edge, v0000000000d4e4f0_0;
E_0000000000cbd810 .event/or E_0000000000cbd810/0, E_0000000000cbd810/1, E_0000000000cbd810/2, E_0000000000cbd810/3, E_0000000000cbd810/4;
S_0000000000d4a1a0 .scope module, "muxPCout" "multiplexer" 5 31, 5 91 0, S_0000000000d43690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000d4e450_0 .net "I0", 31 0, v0000000000d46b00_0;  alias, 1 drivers
v0000000000d4c830_0 .net "I1", 31 0, v0000000000d45e80_0;  alias, 1 drivers
v0000000000d4e8b0_0 .net "I10", 31 0, v0000000000d45840_0;  alias, 1 drivers
v0000000000d4c5b0_0 .net "I11", 31 0, v0000000000d46420_0;  alias, 1 drivers
v0000000000d4c8d0_0 .net "I12", 31 0, v0000000000d44a80_0;  alias, 1 drivers
v0000000000d4d230_0 .net "I13", 31 0, v0000000000d46c40_0;  alias, 1 drivers
v0000000000d4dc30_0 .net "I14", 31 0, v0000000000d46ce0_0;  alias, 1 drivers
v0000000000d4d050_0 .net "I15", 31 0, v0000000000d45520_0;  alias, 1 drivers
v0000000000d4dd70_0 .net "I2", 31 0, v0000000000d45160_0;  alias, 1 drivers
v0000000000d4df50_0 .net "I3", 31 0, v0000000000d46920_0;  alias, 1 drivers
v0000000000d4e090_0 .net "I4", 31 0, v0000000000d449e0_0;  alias, 1 drivers
v0000000000d4de10_0 .net "I5", 31 0, v0000000000d45200_0;  alias, 1 drivers
v0000000000d4e1d0_0 .net "I6", 31 0, v0000000000d48220_0;  alias, 1 drivers
v0000000000d4d0f0_0 .net "I7", 31 0, v0000000000d470a0_0;  alias, 1 drivers
v0000000000d4dcd0_0 .net "I8", 31 0, v0000000000d47fa0_0;  alias, 1 drivers
v0000000000d4e130_0 .net "I9", 31 0, v0000000000d471e0_0;  alias, 1 drivers
v0000000000d4ca10_0 .var "P", 31 0;
L_0000000000dc0160 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000000000d4e270_0 .net "S", 3 0, L_0000000000dc0160;  1 drivers
E_0000000000cbd650/0 .event edge, v0000000000d45520_0, v0000000000d46ce0_0, v0000000000d46c40_0, v0000000000d44a80_0;
E_0000000000cbd650/1 .event edge, v0000000000d46420_0, v0000000000d45840_0, v0000000000d471e0_0, v0000000000d47fa0_0;
E_0000000000cbd650/2 .event edge, v0000000000d470a0_0, v0000000000d48220_0, v0000000000d45200_0, v0000000000d449e0_0;
E_0000000000cbd650/3 .event edge, v0000000000d46920_0, v0000000000d45160_0, v0000000000d45e80_0, v0000000000d46b00_0;
E_0000000000cbd650/4 .event edge, v0000000000d4e270_0;
E_0000000000cbd650 .event/or E_0000000000cbd650/0, E_0000000000cbd650/1, E_0000000000cbd650/2, E_0000000000cbd650/3, E_0000000000cbd650/4;
S_0000000000d4a330 .scope module, "r15mux" "twoToOneMultiplexer" 5 36, 5 122 0, S_0000000000d43690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PCLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000d4f0d0_0 .var "MO", 31 0;
v0000000000d4d7d0_0 .net "PC", 31 0, L_0000000000c89c10;  alias, 1 drivers
v0000000000d4dff0_0 .net "PCLd", 0 0, v0000000000d3f000_0;  alias, 1 drivers
v0000000000d4ed10_0 .net "PW", 31 0, L_0000000000c8a9a0;  alias, 1 drivers
E_0000000000cbcd90 .event edge, v0000000000d3f000_0, v0000000000d42340_0, v0000000000d41c60_0;
S_0000000000d4a010 .scope module, "se" "SExtender" 3 47, 3 769 0, S_0000000000b1feb0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
L_0000000000c8a460 .functor BUFZ 32, v0000000000d4daf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d4c650_0 .net "in", 23 0, v0000000000d39de0_0;  alias, 1 drivers
v0000000000d4ea90_0 .var "in1", 31 0;
v0000000000d4ec70_0 .net/s "out1", 31 0, L_0000000000c8a460;  alias, 1 drivers
v0000000000d4daf0_0 .var/s "result", 31 0;
v0000000000d4c6f0_0 .var/s "shift_result", 31 0;
v0000000000d4cf10_0 .var/s "temp_reg", 31 0;
v0000000000d4d370_0 .var/s "twoscomp", 31 0;
E_0000000000cbcb10/0 .event edge, v0000000000d39de0_0, v0000000000d4ea90_0, v0000000000d4d370_0, v0000000000d4cf10_0;
E_0000000000cbcb10/1 .event edge, v0000000000d4c6f0_0;
E_0000000000cbcb10 .event/or E_0000000000cbcb10/0, E_0000000000cbcb10/1;
S_0000000000d48710 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 3 115, 6 1 0, S_0000000000b1feb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000d4c790_0 .net "A", 31 0, v0000000000d39fc0_0;  alias, 1 drivers
v0000000000d4d410_0 .net "B", 31 0, v0000000000d3a7e0_0;  alias, 1 drivers
v0000000000d47280_0 .var "C", 0 0;
v0000000000d51920_0 .var "by_imm_shift", 1 0;
v0000000000d521e0_0 .var/i "i", 31 0;
v0000000000d519c0_0 .var/i "num_of_rot", 31 0;
v0000000000d50840_0 .var "relleno", 0 0;
v0000000000d51e20_0 .var "rm", 31 0;
v0000000000d523c0_0 .var "rm1", 31 0;
v0000000000d52b40_0 .var "shift", 1 0;
v0000000000d51560_0 .var "shift_result", 31 0;
v0000000000d526e0_0 .var "shifter_op", 2 0;
v0000000000d51100_0 .var "tc", 0 0;
v0000000000d50d40_0 .var "temp_reg", 31 0;
v0000000000d52be0_0 .var "temp_reg1", 31 0;
v0000000000d50de0_0 .var "temp_reg2", 31 0;
E_0000000000cbd690/0 .event edge, v0000000000d3a7e0_0, v0000000000d526e0_0, v0000000000d39fc0_0, v0000000000d47280_0;
E_0000000000cbd690/1 .event edge, v0000000000d51920_0, v0000000000d519c0_0, v0000000000d50d40_0, v0000000000d51100_0;
E_0000000000cbd690/2 .event edge, v0000000000d50840_0, v0000000000d52b40_0, v0000000000d52be0_0, v0000000000d51e20_0;
E_0000000000cbd690/3 .event edge, v0000000000d50de0_0, v0000000000d523c0_0;
E_0000000000cbd690 .event/or E_0000000000cbd690/0, E_0000000000cbd690/1, E_0000000000cbd690/2, E_0000000000cbd690/3;
S_0000000000b20040 .scope module, "tester" "tester" 5 157;
 .timescale 0 0;
v0000000000d56510_0 .var "C", 3 0;
v0000000000d557f0_0 .var "CLK", 0 0;
v0000000000d54d50_0 .net "PA", 31 0, v0000000000d5bc90_0;  1 drivers
v0000000000d54850_0 .net "PB", 31 0, v0000000000d5a9d0_0;  1 drivers
v0000000000d56150_0 .var "PCLd", 0 0;
v0000000000d54b70_0 .var "PCin", 31 0;
v0000000000d54cb0_0 .net "PCout", 31 0, v0000000000d565b0_0;  1 drivers
v0000000000d56010_0 .net "PD", 31 0, v0000000000d5ac50_0;  1 drivers
v0000000000d55930_0 .var "PW", 31 0;
v0000000000d559d0_0 .var "RFLd", 0 0;
v0000000000d56b50_0 .var "SA", 3 0;
v0000000000d548f0_0 .var "SB", 3 0;
v0000000000d54990_0 .var "SD", 3 0;
v0000000000d54fd0_0 .var "SPCout", 3 0;
E_0000000000cbd0d0 .event edge, v0000000000d58db0_0;
S_0000000000d49e80 .scope module, "test" "register_file" 5 189, 5 9 0, S_0000000000b20040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 4 "SD";
    .port_info 10 /INPUT 1 "RFLd";
    .port_info 11 /INPUT 1 "PCLd";
    .port_info 12 /INPUT 1 "CLK";
v0000000000d56830_0 .net "C", 3 0, v0000000000d56510_0;  1 drivers
v0000000000d54e90_0 .net "CLK", 0 0, v0000000000d557f0_0;  1 drivers
v0000000000d56d30_0 .net "E", 15 0, v0000000000d5ae30_0;  1 drivers
v0000000000d55bb0_0 .net "MO", 31 0, v0000000000d5b290_0;  1 drivers
v0000000000d56290_0 .net "PA", 31 0, v0000000000d5bc90_0;  alias, 1 drivers
v0000000000d556b0_0 .net "PB", 31 0, v0000000000d5a9d0_0;  alias, 1 drivers
v0000000000d54710_0 .net "PCLd", 0 0, v0000000000d56150_0;  1 drivers
v0000000000d55a70_0 .net "PCin", 31 0, v0000000000d54b70_0;  1 drivers
v0000000000d55890_0 .net "PCout", 31 0, v0000000000d565b0_0;  alias, 1 drivers
v0000000000d547b0_0 .net "PD", 31 0, v0000000000d5ac50_0;  alias, 1 drivers
v0000000000d56ab0_0 .net "PW", 31 0, v0000000000d55930_0;  1 drivers
v0000000000d55ed0_0 .net "Q0", 31 0, v0000000000d589f0_0;  1 drivers
v0000000000d566f0_0 .net "Q1", 31 0, v0000000000d56f10_0;  1 drivers
v0000000000d55f70_0 .net "Q10", 31 0, v0000000000d575f0_0;  1 drivers
v0000000000d54ad0_0 .net "Q11", 31 0, v0000000000d593f0_0;  1 drivers
v0000000000d55e30_0 .net "Q12", 31 0, v0000000000d577d0_0;  1 drivers
v0000000000d55610_0 .net "Q13", 31 0, v0000000000d57370_0;  1 drivers
v0000000000d56c90_0 .net "Q14", 31 0, v0000000000d58b30_0;  1 drivers
v0000000000d56970_0 .net "Q15", 31 0, v0000000000d57410_0;  1 drivers
v0000000000d56790_0 .net "Q2", 31 0, v0000000000d586d0_0;  1 drivers
v0000000000d55250_0 .net "Q3", 31 0, v0000000000d583b0_0;  1 drivers
v0000000000d55570_0 .net "Q4", 31 0, v0000000000d57d70_0;  1 drivers
v0000000000d55b10_0 .net "Q5", 31 0, v0000000000d57190_0;  1 drivers
v0000000000d554d0_0 .net "Q6", 31 0, v0000000000d57ff0_0;  1 drivers
v0000000000d568d0_0 .net "Q7", 31 0, v0000000000d58f90_0;  1 drivers
v0000000000d545d0_0 .net "Q8", 31 0, v0000000000d59210_0;  1 drivers
v0000000000d54f30_0 .net "Q9", 31 0, v0000000000d5a750_0;  1 drivers
v0000000000d54670_0 .net "RFLd", 0 0, v0000000000d559d0_0;  1 drivers
v0000000000d54c10_0 .net "SA", 3 0, v0000000000d56b50_0;  1 drivers
v0000000000d560b0_0 .net "SB", 3 0, v0000000000d548f0_0;  1 drivers
v0000000000d55750_0 .net "SD", 3 0, v0000000000d54990_0;  1 drivers
L_0000000000d72d10 .part v0000000000d5ae30_0, 0, 1;
L_0000000000d72f90 .part v0000000000d5ae30_0, 1, 1;
L_0000000000d71ff0 .part v0000000000d5ae30_0, 2, 1;
L_0000000000d71eb0 .part v0000000000d5ae30_0, 3, 1;
L_0000000000d73fd0 .part v0000000000d5ae30_0, 4, 1;
L_0000000000d72db0 .part v0000000000d5ae30_0, 5, 1;
L_0000000000d73490 .part v0000000000d5ae30_0, 6, 1;
L_0000000000d72270 .part v0000000000d5ae30_0, 7, 1;
L_0000000000d72090 .part v0000000000d5ae30_0, 8, 1;
L_0000000000d72130 .part v0000000000d5ae30_0, 9, 1;
L_0000000000d72e50 .part v0000000000d5ae30_0, 10, 1;
L_0000000000d721d0 .part v0000000000d5ae30_0, 11, 1;
L_0000000000d72310 .part v0000000000d5ae30_0, 12, 1;
L_0000000000d73030 .part v0000000000d5ae30_0, 13, 1;
L_0000000000d730d0 .part v0000000000d5ae30_0, 14, 1;
L_0000000000d73210 .part v0000000000d5ae30_0, 15, 1;
S_0000000000d48bc0 .scope module, "R0" "register" 5 40, 5 142 0, S_0000000000d49e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d58db0_0 .net "CLK", 0 0, v0000000000d557f0_0;  alias, 1 drivers
v0000000000d584f0_0 .net "PW", 31 0, v0000000000d55930_0;  alias, 1 drivers
v0000000000d589f0_0 .var "Q", 31 0;
v0000000000d572d0_0 .net "RFLd", 0 0, L_0000000000d72d10;  1 drivers
E_0000000000cbcd10 .event posedge, v0000000000d58db0_0;
S_0000000000d49200 .scope module, "R1" "register" 5 41, 5 142 0, S_0000000000d49e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d58a90_0 .net "CLK", 0 0, v0000000000d557f0_0;  alias, 1 drivers
v0000000000d58270_0 .net "PW", 31 0, v0000000000d55930_0;  alias, 1 drivers
v0000000000d56f10_0 .var "Q", 31 0;
v0000000000d57910_0 .net "RFLd", 0 0, L_0000000000d72f90;  1 drivers
S_0000000000d48d50 .scope module, "R10" "register" 5 50, 5 142 0, S_0000000000d49e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d58130_0 .net "CLK", 0 0, v0000000000d557f0_0;  alias, 1 drivers
v0000000000d57eb0_0 .net "PW", 31 0, v0000000000d55930_0;  alias, 1 drivers
v0000000000d575f0_0 .var "Q", 31 0;
v0000000000d57230_0 .net "RFLd", 0 0, L_0000000000d72e50;  1 drivers
S_0000000000d496b0 .scope module, "R11" "register" 5 51, 5 142 0, S_0000000000d49e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d57af0_0 .net "CLK", 0 0, v0000000000d557f0_0;  alias, 1 drivers
v0000000000d58590_0 .net "PW", 31 0, v0000000000d55930_0;  alias, 1 drivers
v0000000000d593f0_0 .var "Q", 31 0;
v0000000000d57050_0 .net "RFLd", 0 0, L_0000000000d721d0;  1 drivers
S_0000000000d48ee0 .scope module, "R12" "register" 5 52, 5 142 0, S_0000000000d49e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d57690_0 .net "CLK", 0 0, v0000000000d557f0_0;  alias, 1 drivers
v0000000000d56dd0_0 .net "PW", 31 0, v0000000000d55930_0;  alias, 1 drivers
v0000000000d577d0_0 .var "Q", 31 0;
v0000000000d57e10_0 .net "RFLd", 0 0, L_0000000000d72310;  1 drivers
S_0000000000d49070 .scope module, "R13" "register" 5 53, 5 142 0, S_0000000000d49e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d57a50_0 .net "CLK", 0 0, v0000000000d557f0_0;  alias, 1 drivers
v0000000000d58e50_0 .net "PW", 31 0, v0000000000d55930_0;  alias, 1 drivers
v0000000000d57370_0 .var "Q", 31 0;
v0000000000d56e70_0 .net "RFLd", 0 0, L_0000000000d73030;  1 drivers
S_0000000000d49840 .scope module, "R14" "register" 5 54, 5 142 0, S_0000000000d49e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d58ef0_0 .net "CLK", 0 0, v0000000000d557f0_0;  alias, 1 drivers
v0000000000d58630_0 .net "PW", 31 0, v0000000000d55930_0;  alias, 1 drivers
v0000000000d58b30_0 .var "Q", 31 0;
v0000000000d57730_0 .net "RFLd", 0 0, L_0000000000d730d0;  1 drivers
S_0000000000d49b60 .scope module, "R15" "register" 5 55, 5 142 0, S_0000000000d49e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d59530_0 .net "CLK", 0 0, v0000000000d557f0_0;  alias, 1 drivers
v0000000000d59490_0 .net "PW", 31 0, v0000000000d5b290_0;  alias, 1 drivers
v0000000000d57410_0 .var "Q", 31 0;
v0000000000d57870_0 .net "RFLd", 0 0, L_0000000000d73210;  1 drivers
S_0000000000d6c5e0 .scope module, "R2" "register" 5 42, 5 142 0, S_0000000000d49e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d579b0_0 .net "CLK", 0 0, v0000000000d557f0_0;  alias, 1 drivers
v0000000000d570f0_0 .net "PW", 31 0, v0000000000d55930_0;  alias, 1 drivers
v0000000000d586d0_0 .var "Q", 31 0;
v0000000000d58810_0 .net "RFLd", 0 0, L_0000000000d71ff0;  1 drivers
S_0000000000d6da30 .scope module, "R3" "register" 5 43, 5 142 0, S_0000000000d49e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d57b90_0 .net "CLK", 0 0, v0000000000d557f0_0;  alias, 1 drivers
v0000000000d58bd0_0 .net "PW", 31 0, v0000000000d55930_0;  alias, 1 drivers
v0000000000d583b0_0 .var "Q", 31 0;
v0000000000d57c30_0 .net "RFLd", 0 0, L_0000000000d71eb0;  1 drivers
S_0000000000d6dbc0 .scope module, "R4" "register" 5 44, 5 142 0, S_0000000000d49e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d58310_0 .net "CLK", 0 0, v0000000000d557f0_0;  alias, 1 drivers
v0000000000d57cd0_0 .net "PW", 31 0, v0000000000d55930_0;  alias, 1 drivers
v0000000000d57d70_0 .var "Q", 31 0;
v0000000000d56fb0_0 .net "RFLd", 0 0, L_0000000000d73fd0;  1 drivers
S_0000000000d6d0d0 .scope module, "R5" "register" 5 45, 5 142 0, S_0000000000d49e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d58450_0 .net "CLK", 0 0, v0000000000d557f0_0;  alias, 1 drivers
v0000000000d57f50_0 .net "PW", 31 0, v0000000000d55930_0;  alias, 1 drivers
v0000000000d57190_0 .var "Q", 31 0;
v0000000000d58090_0 .net "RFLd", 0 0, L_0000000000d72db0;  1 drivers
S_0000000000d6dd50 .scope module, "R6" "register" 5 46, 5 142 0, S_0000000000d49e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d581d0_0 .net "CLK", 0 0, v0000000000d557f0_0;  alias, 1 drivers
v0000000000d58770_0 .net "PW", 31 0, v0000000000d55930_0;  alias, 1 drivers
v0000000000d57ff0_0 .var "Q", 31 0;
v0000000000d588b0_0 .net "RFLd", 0 0, L_0000000000d73490;  1 drivers
S_0000000000d6e070 .scope module, "R7" "register" 5 47, 5 142 0, S_0000000000d49e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d58c70_0 .net "CLK", 0 0, v0000000000d557f0_0;  alias, 1 drivers
v0000000000d58d10_0 .net "PW", 31 0, v0000000000d55930_0;  alias, 1 drivers
v0000000000d58f90_0 .var "Q", 31 0;
v0000000000d59030_0 .net "RFLd", 0 0, L_0000000000d72270;  1 drivers
S_0000000000d6d260 .scope module, "R8" "register" 5 48, 5 142 0, S_0000000000d49e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d590d0_0 .net "CLK", 0 0, v0000000000d557f0_0;  alias, 1 drivers
v0000000000d592b0_0 .net "PW", 31 0, v0000000000d55930_0;  alias, 1 drivers
v0000000000d59210_0 .var "Q", 31 0;
v0000000000d59170_0 .net "RFLd", 0 0, L_0000000000d72090;  1 drivers
S_0000000000d6dee0 .scope module, "R9" "register" 5 49, 5 142 0, S_0000000000d49e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d5b010_0 .net "CLK", 0 0, v0000000000d557f0_0;  alias, 1 drivers
v0000000000d5b3d0_0 .net "PW", 31 0, v0000000000d55930_0;  alias, 1 drivers
v0000000000d5a750_0 .var "Q", 31 0;
v0000000000d5a6b0_0 .net "RFLd", 0 0, L_0000000000d72130;  1 drivers
S_0000000000d6d3f0 .scope module, "bc" "binary_decoder" 5 22, 5 59 0, S_0000000000d49e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000d5bb50_0 .net "C", 3 0, v0000000000d56510_0;  alias, 1 drivers
v0000000000d5ae30_0 .var "E", 15 0;
v0000000000d5ad90_0 .net "Ld", 0 0, v0000000000d559d0_0;  alias, 1 drivers
E_0000000000cbce50 .event edge, v0000000000d5ad90_0, v0000000000d5bb50_0;
S_0000000000d6ca90 .scope module, "muxA" "multiplexer" 5 25, 5 91 0, S_0000000000d49e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000d5b5b0_0 .net "I0", 31 0, v0000000000d589f0_0;  alias, 1 drivers
v0000000000d5b150_0 .net "I1", 31 0, v0000000000d56f10_0;  alias, 1 drivers
v0000000000d5a430_0 .net "I10", 31 0, v0000000000d575f0_0;  alias, 1 drivers
v0000000000d59710_0 .net "I11", 31 0, v0000000000d593f0_0;  alias, 1 drivers
v0000000000d59c10_0 .net "I12", 31 0, v0000000000d577d0_0;  alias, 1 drivers
v0000000000d59670_0 .net "I13", 31 0, v0000000000d57370_0;  alias, 1 drivers
v0000000000d5a4d0_0 .net "I14", 31 0, v0000000000d58b30_0;  alias, 1 drivers
v0000000000d5aed0_0 .net "I15", 31 0, v0000000000d57410_0;  alias, 1 drivers
v0000000000d59850_0 .net "I2", 31 0, v0000000000d586d0_0;  alias, 1 drivers
v0000000000d5b8d0_0 .net "I3", 31 0, v0000000000d583b0_0;  alias, 1 drivers
v0000000000d5a930_0 .net "I4", 31 0, v0000000000d57d70_0;  alias, 1 drivers
v0000000000d59b70_0 .net "I5", 31 0, v0000000000d57190_0;  alias, 1 drivers
v0000000000d5af70_0 .net "I6", 31 0, v0000000000d57ff0_0;  alias, 1 drivers
v0000000000d59cb0_0 .net "I7", 31 0, v0000000000d58f90_0;  alias, 1 drivers
v0000000000d5b330_0 .net "I8", 31 0, v0000000000d59210_0;  alias, 1 drivers
v0000000000d5bbf0_0 .net "I9", 31 0, v0000000000d5a750_0;  alias, 1 drivers
v0000000000d5bc90_0 .var "P", 31 0;
v0000000000d597b0_0 .net "S", 3 0, v0000000000d56b50_0;  alias, 1 drivers
E_0000000000cbc8d0/0 .event edge, v0000000000d57410_0, v0000000000d58b30_0, v0000000000d57370_0, v0000000000d577d0_0;
E_0000000000cbc8d0/1 .event edge, v0000000000d593f0_0, v0000000000d575f0_0, v0000000000d5a750_0, v0000000000d59210_0;
E_0000000000cbc8d0/2 .event edge, v0000000000d58f90_0, v0000000000d57ff0_0, v0000000000d57190_0, v0000000000d57d70_0;
E_0000000000cbc8d0/3 .event edge, v0000000000d583b0_0, v0000000000d586d0_0, v0000000000d56f10_0, v0000000000d589f0_0;
E_0000000000cbc8d0/4 .event edge, v0000000000d597b0_0;
E_0000000000cbc8d0 .event/or E_0000000000cbc8d0/0, E_0000000000cbc8d0/1, E_0000000000cbc8d0/2, E_0000000000cbc8d0/3, E_0000000000cbc8d0/4;
S_0000000000d6d710 .scope module, "muxB" "multiplexer" 5 26, 5 91 0, S_0000000000d49e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000d5b470_0 .net "I0", 31 0, v0000000000d589f0_0;  alias, 1 drivers
v0000000000d5a7f0_0 .net "I1", 31 0, v0000000000d56f10_0;  alias, 1 drivers
v0000000000d59df0_0 .net "I10", 31 0, v0000000000d575f0_0;  alias, 1 drivers
v0000000000d5b0b0_0 .net "I11", 31 0, v0000000000d593f0_0;  alias, 1 drivers
v0000000000d59a30_0 .net "I12", 31 0, v0000000000d577d0_0;  alias, 1 drivers
v0000000000d598f0_0 .net "I13", 31 0, v0000000000d57370_0;  alias, 1 drivers
v0000000000d5a250_0 .net "I14", 31 0, v0000000000d58b30_0;  alias, 1 drivers
v0000000000d5b510_0 .net "I15", 31 0, v0000000000d57410_0;  alias, 1 drivers
v0000000000d5a570_0 .net "I2", 31 0, v0000000000d586d0_0;  alias, 1 drivers
v0000000000d5b650_0 .net "I3", 31 0, v0000000000d583b0_0;  alias, 1 drivers
v0000000000d5b6f0_0 .net "I4", 31 0, v0000000000d57d70_0;  alias, 1 drivers
v0000000000d5a890_0 .net "I5", 31 0, v0000000000d57190_0;  alias, 1 drivers
v0000000000d59d50_0 .net "I6", 31 0, v0000000000d57ff0_0;  alias, 1 drivers
v0000000000d5b790_0 .net "I7", 31 0, v0000000000d58f90_0;  alias, 1 drivers
v0000000000d59e90_0 .net "I8", 31 0, v0000000000d59210_0;  alias, 1 drivers
v0000000000d5b830_0 .net "I9", 31 0, v0000000000d5a750_0;  alias, 1 drivers
v0000000000d5a9d0_0 .var "P", 31 0;
v0000000000d5ab10_0 .net "S", 3 0, v0000000000d548f0_0;  alias, 1 drivers
E_0000000000cbc9d0/0 .event edge, v0000000000d57410_0, v0000000000d58b30_0, v0000000000d57370_0, v0000000000d577d0_0;
E_0000000000cbc9d0/1 .event edge, v0000000000d593f0_0, v0000000000d575f0_0, v0000000000d5a750_0, v0000000000d59210_0;
E_0000000000cbc9d0/2 .event edge, v0000000000d58f90_0, v0000000000d57ff0_0, v0000000000d57190_0, v0000000000d57d70_0;
E_0000000000cbc9d0/3 .event edge, v0000000000d583b0_0, v0000000000d586d0_0, v0000000000d56f10_0, v0000000000d589f0_0;
E_0000000000cbc9d0/4 .event edge, v0000000000d5ab10_0;
E_0000000000cbc9d0 .event/or E_0000000000cbc9d0/0, E_0000000000cbc9d0/1, E_0000000000cbc9d0/2, E_0000000000cbc9d0/3, E_0000000000cbc9d0/4;
S_0000000000d6cdb0 .scope module, "muxD" "multiplexer" 5 27, 5 91 0, S_0000000000d49e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000d5ba10_0 .net "I0", 31 0, v0000000000d589f0_0;  alias, 1 drivers
v0000000000d5a1b0_0 .net "I1", 31 0, v0000000000d56f10_0;  alias, 1 drivers
v0000000000d59fd0_0 .net "I10", 31 0, v0000000000d575f0_0;  alias, 1 drivers
v0000000000d5b970_0 .net "I11", 31 0, v0000000000d593f0_0;  alias, 1 drivers
v0000000000d5bab0_0 .net "I12", 31 0, v0000000000d577d0_0;  alias, 1 drivers
v0000000000d59f30_0 .net "I13", 31 0, v0000000000d57370_0;  alias, 1 drivers
v0000000000d5bd30_0 .net "I14", 31 0, v0000000000d58b30_0;  alias, 1 drivers
v0000000000d595d0_0 .net "I15", 31 0, v0000000000d57410_0;  alias, 1 drivers
v0000000000d5abb0_0 .net "I2", 31 0, v0000000000d586d0_0;  alias, 1 drivers
v0000000000d59990_0 .net "I3", 31 0, v0000000000d583b0_0;  alias, 1 drivers
v0000000000d59ad0_0 .net "I4", 31 0, v0000000000d57d70_0;  alias, 1 drivers
v0000000000d5a070_0 .net "I5", 31 0, v0000000000d57190_0;  alias, 1 drivers
v0000000000d5a110_0 .net "I6", 31 0, v0000000000d57ff0_0;  alias, 1 drivers
v0000000000d5a610_0 .net "I7", 31 0, v0000000000d58f90_0;  alias, 1 drivers
v0000000000d5a2f0_0 .net "I8", 31 0, v0000000000d59210_0;  alias, 1 drivers
v0000000000d5a390_0 .net "I9", 31 0, v0000000000d5a750_0;  alias, 1 drivers
v0000000000d5ac50_0 .var "P", 31 0;
v0000000000d5acf0_0 .net "S", 3 0, v0000000000d54990_0;  alias, 1 drivers
E_0000000000cbe710/0 .event edge, v0000000000d57410_0, v0000000000d58b30_0, v0000000000d57370_0, v0000000000d577d0_0;
E_0000000000cbe710/1 .event edge, v0000000000d593f0_0, v0000000000d575f0_0, v0000000000d5a750_0, v0000000000d59210_0;
E_0000000000cbe710/2 .event edge, v0000000000d58f90_0, v0000000000d57ff0_0, v0000000000d57190_0, v0000000000d57d70_0;
E_0000000000cbe710/3 .event edge, v0000000000d583b0_0, v0000000000d586d0_0, v0000000000d56f10_0, v0000000000d589f0_0;
E_0000000000cbe710/4 .event edge, v0000000000d5acf0_0;
E_0000000000cbe710 .event/or E_0000000000cbe710/0, E_0000000000cbe710/1, E_0000000000cbe710/2, E_0000000000cbe710/3, E_0000000000cbe710/4;
S_0000000000d6c770 .scope module, "muxPCout" "multiplexer" 5 31, 5 91 0, S_0000000000d49e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000d5bf10_0 .net "I0", 31 0, v0000000000d589f0_0;  alias, 1 drivers
v0000000000d5be70_0 .net "I1", 31 0, v0000000000d56f10_0;  alias, 1 drivers
v0000000000d5bdd0_0 .net "I10", 31 0, v0000000000d575f0_0;  alias, 1 drivers
v0000000000d5bfb0_0 .net "I11", 31 0, v0000000000d593f0_0;  alias, 1 drivers
v0000000000d5c050_0 .net "I12", 31 0, v0000000000d577d0_0;  alias, 1 drivers
v0000000000d5c0f0_0 .net "I13", 31 0, v0000000000d57370_0;  alias, 1 drivers
v0000000000d5c190_0 .net "I14", 31 0, v0000000000d58b30_0;  alias, 1 drivers
v0000000000d5c2d0_0 .net "I15", 31 0, v0000000000d57410_0;  alias, 1 drivers
v0000000000d5c370_0 .net "I2", 31 0, v0000000000d586d0_0;  alias, 1 drivers
v0000000000d5c410_0 .net "I3", 31 0, v0000000000d583b0_0;  alias, 1 drivers
v0000000000d5c4b0_0 .net "I4", 31 0, v0000000000d57d70_0;  alias, 1 drivers
v0000000000d55070_0 .net "I5", 31 0, v0000000000d57190_0;  alias, 1 drivers
v0000000000d55d90_0 .net "I6", 31 0, v0000000000d57ff0_0;  alias, 1 drivers
v0000000000d54a30_0 .net "I7", 31 0, v0000000000d58f90_0;  alias, 1 drivers
v0000000000d54df0_0 .net "I8", 31 0, v0000000000d59210_0;  alias, 1 drivers
v0000000000d56a10_0 .net "I9", 31 0, v0000000000d5a750_0;  alias, 1 drivers
v0000000000d565b0_0 .var "P", 31 0;
L_0000000000dc01a8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000000000d55110_0 .net "S", 3 0, L_0000000000dc01a8;  1 drivers
E_0000000000cbe750/0 .event edge, v0000000000d57410_0, v0000000000d58b30_0, v0000000000d57370_0, v0000000000d577d0_0;
E_0000000000cbe750/1 .event edge, v0000000000d593f0_0, v0000000000d575f0_0, v0000000000d5a750_0, v0000000000d59210_0;
E_0000000000cbe750/2 .event edge, v0000000000d58f90_0, v0000000000d57ff0_0, v0000000000d57190_0, v0000000000d57d70_0;
E_0000000000cbe750/3 .event edge, v0000000000d583b0_0, v0000000000d586d0_0, v0000000000d56f10_0, v0000000000d589f0_0;
E_0000000000cbe750/4 .event edge, v0000000000d55110_0;
E_0000000000cbe750 .event/or E_0000000000cbe750/0, E_0000000000cbe750/1, E_0000000000cbe750/2, E_0000000000cbe750/3, E_0000000000cbe750/4;
S_0000000000d6e200 .scope module, "r15mux" "twoToOneMultiplexer" 5 36, 5 122 0, S_0000000000d49e80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PCLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000d5b290_0 .var "MO", 31 0;
v0000000000d56bf0_0 .net "PC", 31 0, v0000000000d54b70_0;  alias, 1 drivers
v0000000000d56650_0 .net "PCLd", 0 0, v0000000000d56150_0;  alias, 1 drivers
v0000000000d55cf0_0 .net "PW", 31 0, v0000000000d55930_0;  alias, 1 drivers
E_0000000000cbda10 .event edge, v0000000000d56650_0, v0000000000d56bf0_0, v0000000000d584f0_0;
    .scope S_0000000000b20d00;
T_0 ;
    %wait E_0000000000cbbed0;
    %load/vec4 v0000000000ce7340_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000000000ce7340_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ce54a0, 4;
    %load/vec4 v0000000000ce7340_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ce54a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000ce7340_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ce54a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000ce7340_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ce54a0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ce6080_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %ix/getv 4, v0000000000ce7340_0;
    %load/vec4a v0000000000ce54a0, 4;
    %pad/u 32;
    %store/vec4 v0000000000ce6080_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000b21020;
T_1 ;
    %wait E_0000000000cbba10;
    %load/vec4 v0000000000c87d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000000000c87600_0;
    %assign/vec4 v0000000000c87ec0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000b235c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce55e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce69e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5f40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0000000000b235c0;
T_3 ;
    %wait E_0000000000cba890;
    %load/vec4 v0000000000ce5b80_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %store/vec4 v0000000000ce55e0_0, 0, 32;
    %load/vec4 v0000000000ce5b80_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %store/vec4 v0000000000ce5860_0, 0, 32;
    %load/vec4 v0000000000ce5b80_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000ce69e0_0, 0, 32;
    %load/vec4 v0000000000ce5b80_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %store/vec4 v0000000000ce5f40_0, 0, 32;
    %load/vec4 v0000000000ce6a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.0 ;
    %load/vec4 v0000000000ce5860_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.17, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
T_3.18 ;
    %jmp T_3.16;
T_3.1 ;
    %load/vec4 v0000000000ce5860_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.19, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
    %jmp T_3.20;
T_3.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
T_3.20 ;
    %jmp T_3.16;
T_3.2 ;
    %load/vec4 v0000000000ce69e0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.21, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
T_3.22 ;
    %jmp T_3.16;
T_3.3 ;
    %load/vec4 v0000000000ce69e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
T_3.24 ;
    %jmp T_3.16;
T_3.4 ;
    %load/vec4 v0000000000ce55e0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
    %jmp T_3.26;
T_3.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
T_3.26 ;
    %jmp T_3.16;
T_3.5 ;
    %load/vec4 v0000000000ce55e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.27, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
    %jmp T_3.28;
T_3.27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
T_3.28 ;
    %jmp T_3.16;
T_3.6 ;
    %load/vec4 v0000000000ce5f40_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.29, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
T_3.30 ;
    %jmp T_3.16;
T_3.7 ;
    %load/vec4 v0000000000ce5f40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
    %jmp T_3.32;
T_3.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
T_3.32 ;
    %jmp T_3.16;
T_3.8 ;
    %load/vec4 v0000000000ce69e0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ce5860_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.33, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
    %jmp T_3.34;
T_3.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
T_3.34 ;
    %jmp T_3.16;
T_3.9 ;
    %load/vec4 v0000000000ce69e0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000ce5860_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.35, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
    %jmp T_3.36;
T_3.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
T_3.36 ;
    %jmp T_3.16;
T_3.10 ;
    %load/vec4 v0000000000ce5f40_0;
    %load/vec4 v0000000000ce55e0_0;
    %cmp/e;
    %jmp/0xz  T_3.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
    %jmp T_3.38;
T_3.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
T_3.38 ;
    %jmp T_3.16;
T_3.11 ;
    %load/vec4 v0000000000ce5f40_0;
    %load/vec4 v0000000000ce55e0_0;
    %cmp/ne;
    %jmp/0xz  T_3.39, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
    %jmp T_3.40;
T_3.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
T_3.40 ;
    %jmp T_3.16;
T_3.12 ;
    %load/vec4 v0000000000ce5860_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000ce55e0_0;
    %load/vec4 v0000000000ce5f40_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_3.41, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
    %jmp T_3.42;
T_3.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
T_3.42 ;
    %jmp T_3.16;
T_3.13 ;
    %load/vec4 v0000000000ce5860_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000ce55e0_0;
    %load/vec4 v0000000000ce5f40_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_3.43, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
    %jmp T_3.44;
T_3.43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
T_3.44 ;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce70c0_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000b23750;
T_4 ;
    %wait E_0000000000cbbc90;
    %load/vec4 v0000000000ce6d00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ce6760_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ce64e0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce64e0_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000b20e90;
T_5 ;
    %wait E_0000000000cbc050;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000ce5720_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ce6300_0, 0, 32;
    %load/vec4 v0000000000ce6300_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c874c0_0, 0, 32;
    %load/vec4 v0000000000c874c0_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000000000ce5a40_0, 0, 32;
    %load/vec4 v0000000000ce5a40_0;
    %store/vec4 v0000000000ce6440_0, 0, 32;
    %load/vec4 v0000000000ce6440_0;
    %muli 4, 0, 32;
    %store/vec4 v0000000000ce5540_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000000b238e0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce7160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce7020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce6e40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5900_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000ce6260_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5fe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce6f80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce72a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5cc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce6b20_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0000000000b238e0;
T_7 ;
    %wait E_0000000000cbbd50;
    %load/vec4 v0000000000ce6580_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000ce6c60_0, 0, 3;
    %load/vec4 v0000000000ce6c60_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce5900_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5900_0, 0, 32;
T_7.1 ;
    %load/vec4 v0000000000ce6c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce7160_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce7020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce6e40_0, 0, 32;
    %load/vec4 v0000000000ce6580_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000ce6260_0, 0, 4;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce7160_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce7020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce6e40_0, 0, 32;
    %load/vec4 v0000000000ce6580_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000ce6260_0, 0, 4;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0000000000ce6580_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %store/vec4 v0000000000ce72a0_0, 0, 32;
    %load/vec4 v0000000000ce6580_0;
    %parti/s 1, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000000ce5cc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce7160_0, 0, 32;
    %load/vec4 v0000000000ce5cc0_0;
    %store/vec4 v0000000000ce6e40_0, 0, 32;
    %load/vec4 v0000000000ce5cc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce7020_0, 0, 32;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce7020_0, 0, 32;
T_7.9 ;
    %load/vec4 v0000000000ce72a0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000ce6260_0, 0, 4;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000ce6260_0, 0, 4;
T_7.11 ;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0000000000ce6580_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %store/vec4 v0000000000ce72a0_0, 0, 32;
    %load/vec4 v0000000000ce6580_0;
    %parti/s 1, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000000ce5cc0_0, 0, 32;
    %load/vec4 v0000000000ce72a0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000ce6260_0, 0, 4;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000ce6260_0, 0, 4;
T_7.13 ;
    %load/vec4 v0000000000ce5cc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce7020_0, 0, 32;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce7020_0, 0, 32;
T_7.15 ;
    %load/vec4 v0000000000ce6580_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce6f80_0, 0, 32;
    %jmp T_7.17;
T_7.16 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce6f80_0, 0, 32;
T_7.17 ;
    %load/vec4 v0000000000ce6f80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.18, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce7160_0, 0, 32;
    %load/vec4 v0000000000ce5cc0_0;
    %store/vec4 v0000000000ce6e40_0, 0, 32;
    %jmp T_7.19;
T_7.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce7160_0, 0, 32;
    %load/vec4 v0000000000ce5cc0_0;
    %store/vec4 v0000000000ce6e40_0, 0, 32;
T_7.19 ;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0000000000ce6580_0;
    %parti/s 1, 24, 6;
    %pad/u 32;
    %store/vec4 v0000000000ce5fe0_0, 0, 32;
    %load/vec4 v0000000000ce5fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %jmp T_7.22;
T_7.20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce7160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce7020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce6e40_0, 0, 32;
    %jmp T_7.22;
T_7.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce7160_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce7020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce6e40_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000ce6260_0, 0, 4;
    %jmp T_7.22;
T_7.22 ;
    %pop/vec4 1;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000b1fd20;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c6adc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cdcc60_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0000000000b1fd20;
T_9 ;
    %vpi_func 2 16 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000c84f90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c88d20_0, 0, 32;
T_9.0 ;
    %vpi_func 2 18 "$feof" 32, v0000000000c84f90_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_9.1, 8;
    %vpi_func 2 19 "$fscanf" 32, v0000000000c84f90_0, "%b", v0000000000c84bd0_0 {0 0 0};
    %store/vec4 v0000000000c84770_0, 0, 32;
    %load/vec4 v0000000000c84bd0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c88d20_0;
    %store/vec4a v0000000000ce54a0, 4, 0;
    %load/vec4 v0000000000c88d20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c88d20_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %vpi_call 2 24 "$fclose", v0000000000c84f90_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000000000b1fd20;
T_10 ;
    %vpi_func 2 28 "$fopen" 32, "ramintr_content.txt", "w" {0 0 0};
    %store/vec4 v0000000000cd1440_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c88a00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cdb7c0_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000cdb7c0_0;
    %store/vec4 v0000000000c88d20_0, 0, 32;
    %pushi/vec4 9, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c88a00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c88a00_0, 0, 1;
    %load/vec4 v0000000000c88d20_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000000c88d20_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000000000b1fd20;
T_11 ;
    %wait E_0000000000cbb7d0;
    %delay 1, 0;
    %vpi_call 2 41 "$fdisplay", v0000000000cd1440_0, "Data en %d = %b %d", v0000000000c88d20_0, v0000000000c87740_0, $time {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_0000000000b1fd20;
T_12 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000000000cdbc20_0, 0, 4;
    %delay 25, 0;
    %pushi/vec4 2, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_call 2 58 "$display", "\012\012 STATUS REGISTER" {0 0 0};
    %vpi_call 2 60 "$display", "\012CC in = %b", v0000000000c87600_0 {0 0 0};
    %vpi_call 2 61 "$display", "CC out = %b", v0000000000c87ec0_0 {0 0 0};
    %vpi_call 2 62 "$display", "S = %d", v0000000000c87d80_0 {0 0 0};
    %vpi_call 2 63 "$display", "Clk = %d\012\012", v0000000000c88780_0 {0 0 0};
    %load/vec4 v0000000000cdcc60_0;
    %addi 1, 0, 1;
    %store/vec4 v0000000000cdcc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6adc0_0, 0, 1;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %end;
    .thread T_12;
    .scope S_0000000000b1fd20;
T_13 ;
    %pushi/vec4 3674210305, 0, 32;
    %store/vec4 v0000000000cd18a0_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000000000cdbc20_0, 0, 4;
    %load/vec4 v0000000000cd18a0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0000000000d3aa60_0, 0, 4;
    %load/vec4 v0000000000cd18a0_0;
    %parti/s 3, 25, 6;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cdc260_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cdc260_0, 0, 1;
T_13.1 ;
    %delay 20, 0;
    %vpi_call 2 93 "$display", "\012\012 CONDITION ASSERT & HANDLER" {0 0 0};
    %vpi_call 2 95 "$display", "\012CC in = %b", v0000000000ce5b80_0 {0 0 0};
    %vpi_call 2 96 "$display", "instruction condition = %b", v0000000000ce6a80_0 {0 0 0};
    %vpi_call 2 97 "$display", "condition asserted? = %d", v0000000000ce6940_0 {0 0 0};
    %vpi_call 2 98 "$display", "Branch? = %d", v0000000000ce6760_0 {0 0 0};
    %vpi_call 2 99 "$display", "Condition Handler = %d\012", v0000000000ce64e0_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000000000b1fd20;
T_14 ;
    %pushi/vec4 3674210305, 0, 32;
    %store/vec4 v0000000000ba12d0_0, 0, 32;
    %load/vec4 v0000000000ba12d0_0;
    %parti/s 24, 0, 2;
    %store/vec4 v0000000000d39e80_0, 0, 24;
    %delay 20, 0;
    %vpi_call 2 121 "$display", "instruction = %b", v0000000000d39e80_0 {0 0 0};
    %vpi_call 2 122 "$display", "instruction extended = %b", v0000000000cdb680_0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000000000b1fd20;
T_15 ;
    %delay 40, 0;
    %pushi/vec4 3674210305, 0, 32;
    %store/vec4 v0000000000c877e0_0, 0, 32;
    %vpi_call 2 139 "$display", "\012ID_B = %b", v0000000000ce61c0_0 {0 0 0};
    %vpi_call 2 140 "$display", "MemRW = %b", v0000000000ce5e00_0 {0 0 0};
    %vpi_call 2 141 "$display", "ID_shift_imm = %b", &PV<v0000000000ce6120_0, 6, 1> {0 0 0};
    %vpi_call 2 142 "$display", "ID_alu= %b", &PV<v0000000000ce6120_0, 2, 4> {0 0 0};
    %vpi_call 2 143 "$display", "ID_load = %b", &PV<v0000000000ce6120_0, 1, 1> {0 0 0};
    %vpi_call 2 144 "$display", "ID_RF= %b", &PV<v0000000000ce6120_0, 0, 1> {0 0 0};
    %vpi_call 2 145 "$display", "Instruction= %b", v0000000000c877e0_0 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0000000000d3dd10;
T_16 ;
    %wait E_0000000000cbd310;
    %load/vec4 v0000000000d41e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %jmp T_16.2;
T_16.0 ;
    %load/vec4 v0000000000d41da0_0;
    %store/vec4 v0000000000d41800_0, 0, 32;
    %jmp T_16.2;
T_16.1 ;
    %load/vec4 v0000000000d41760_0;
    %store/vec4 v0000000000d41800_0, 0, 32;
    %jmp T_16.2;
T_16.2 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000d3e030;
T_17 ;
    %wait E_0000000000cbd7d0;
    %load/vec4 v0000000000d3e740_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0000000000d3e740_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d40e00, 4;
    %load/vec4 v0000000000d3e740_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d40e00, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000d3e740_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d40e00, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000d3e740_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d40e00, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d3e920_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %ix/getv 4, v0000000000d3e740_0;
    %load/vec4a v0000000000d40e00, 4;
    %pad/u 32;
    %store/vec4 v0000000000d3e920_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000000d3d9f0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3b7b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3bad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3b710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3c110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3b670_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_0000000000d3d9f0;
T_19 ;
    %wait E_0000000000cbcc90;
    %load/vec4 v0000000000d3c750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %jmp T_19.16;
T_19.0 ;
    %load/vec4 v0000000000d3d010_0;
    %pad/u 33;
    %load/vec4 v0000000000d3ce30_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000d3b530_0, 0, 33;
    %jmp T_19.16;
T_19.1 ;
    %load/vec4 v0000000000d3d010_0;
    %pad/u 33;
    %load/vec4 v0000000000d3ce30_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000d3b530_0, 0, 33;
    %jmp T_19.16;
T_19.2 ;
    %load/vec4 v0000000000d3d010_0;
    %pad/u 33;
    %load/vec4 v0000000000d3ce30_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d3b530_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3b670_0, 0, 32;
    %jmp T_19.16;
T_19.3 ;
    %load/vec4 v0000000000d3ce30_0;
    %pad/u 33;
    %load/vec4 v0000000000d3d010_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d3b530_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000d3b670_0, 0, 32;
    %jmp T_19.16;
T_19.4 ;
    %load/vec4 v0000000000d3d010_0;
    %pad/u 33;
    %load/vec4 v0000000000d3ce30_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d3b530_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000d3b670_0, 0, 32;
    %jmp T_19.16;
T_19.5 ;
    %load/vec4 v0000000000d3d010_0;
    %pad/u 33;
    %load/vec4 v0000000000d3ce30_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000d3b990_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d3b530_0, 0, 33;
    %jmp T_19.16;
T_19.6 ;
    %load/vec4 v0000000000d3d010_0;
    %pad/u 33;
    %load/vec4 v0000000000d3ce30_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000d3b990_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000d3b530_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3b670_0, 0, 32;
    %jmp T_19.16;
T_19.7 ;
    %load/vec4 v0000000000d3ce30_0;
    %pad/u 33;
    %load/vec4 v0000000000d3d010_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000d3b990_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000d3b530_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000d3b670_0, 0, 32;
    %jmp T_19.16;
T_19.8 ;
    %load/vec4 v0000000000d3d010_0;
    %pad/u 33;
    %load/vec4 v0000000000d3ce30_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000d3b530_0, 0, 33;
    %jmp T_19.16;
T_19.9 ;
    %load/vec4 v0000000000d3d010_0;
    %pad/u 33;
    %load/vec4 v0000000000d3ce30_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000d3b530_0, 0, 33;
    %jmp T_19.16;
T_19.10 ;
    %load/vec4 v0000000000d3d010_0;
    %pad/u 33;
    %load/vec4 v0000000000d3ce30_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d3b530_0, 0, 33;
    %jmp T_19.16;
T_19.11 ;
    %load/vec4 v0000000000d3d010_0;
    %pad/u 33;
    %load/vec4 v0000000000d3ce30_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d3b530_0, 0, 33;
    %jmp T_19.16;
T_19.12 ;
    %load/vec4 v0000000000d3d010_0;
    %pad/u 33;
    %load/vec4 v0000000000d3ce30_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000d3b530_0, 0, 33;
    %jmp T_19.16;
T_19.13 ;
    %load/vec4 v0000000000d3ce30_0;
    %pad/u 33;
    %store/vec4 v0000000000d3b530_0, 0, 33;
    %jmp T_19.16;
T_19.14 ;
    %load/vec4 v0000000000d3d010_0;
    %pad/u 33;
    %load/vec4 v0000000000d3ce30_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000d3b530_0, 0, 33;
    %jmp T_19.16;
T_19.15 ;
    %load/vec4 v0000000000d3ce30_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000d3b530_0, 0, 33;
    %jmp T_19.16;
T_19.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000d3b530_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_19.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_19.18, 8;
T_19.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_19.18, 8;
 ; End of false expr.
    %blend;
T_19.18;
    %store/vec4 v0000000000d3bad0_0, 0, 32;
    %load/vec4 v0000000000d3b530_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_19.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_19.20, 8;
T_19.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_19.20, 8;
 ; End of false expr.
    %blend;
T_19.20;
    %store/vec4 v0000000000d3b7b0_0, 0, 32;
    %load/vec4 v0000000000d3b530_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d3b710_0, 0, 32;
    %load/vec4 v0000000000d3b670_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.21, 4;
    %load/vec4 v0000000000d3d010_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d3ce30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_19.23, 4;
    %load/vec4 v0000000000d3b530_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d3ce30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_19.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3c110_0, 0, 32;
    %jmp T_19.26;
T_19.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3c110_0, 0, 32;
T_19.26 ;
    %jmp T_19.24;
T_19.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3c110_0, 0, 32;
T_19.24 ;
T_19.21 ;
    %load/vec4 v0000000000d3b670_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_19.27, 4;
    %load/vec4 v0000000000d3ce30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d3d010_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_19.29, 4;
    %load/vec4 v0000000000d3b530_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d3d010_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_19.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3c110_0, 0, 32;
    %jmp T_19.32;
T_19.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3c110_0, 0, 32;
T_19.32 ;
    %jmp T_19.30;
T_19.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3c110_0, 0, 32;
T_19.30 ;
T_19.27 ;
    %load/vec4 v0000000000d3b670_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_19.33, 4;
    %load/vec4 v0000000000d3d010_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d3ce30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_19.35, 4;
    %load/vec4 v0000000000d3d010_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d3b530_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_19.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3c110_0, 0, 32;
    %jmp T_19.38;
T_19.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3c110_0, 0, 32;
T_19.38 ;
    %jmp T_19.36;
T_19.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3c110_0, 0, 32;
T_19.36 ;
T_19.33 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000000000b718c0;
T_20 ;
    %wait E_0000000000cbc790;
    %load/vec4 v0000000000d39ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0000000000d3a6a0_0;
    %assign/vec4 v0000000000d3a7e0_0, 0;
    %load/vec4 v0000000000d3bdf0_0;
    %pad/u 24;
    %assign/vec4 v0000000000d3cc50_0, 0;
    %load/vec4 v0000000000d3a6a0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000d3d150_0, 0;
    %load/vec4 v0000000000d3a6a0_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000d3cb10_0, 0;
    %load/vec4 v0000000000d3a6a0_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000d39840_0, 0;
    %load/vec4 v0000000000d3a6a0_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000d3a740_0, 0;
    %load/vec4 v0000000000d3a6a0_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000d39de0_0, 0;
    %load/vec4 v0000000000d3a6a0_0;
    %parti/s 12, 0, 2;
    %assign/vec4 v0000000000d3a920_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3a7e0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000d3cc50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d3d150_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d3cb10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d39840_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d3a740_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000d39de0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000d3a920_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000d3e350;
T_21 ;
    %wait E_0000000000cbc790;
    %load/vec4 v0000000000d3b8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0000000000d3b850_0;
    %assign/vec4 v0000000000d3c1b0_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000d4a010;
T_22 ;
    %wait E_0000000000cbcb10;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000d4c650_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d4ea90_0, 0, 32;
    %load/vec4 v0000000000d4ea90_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d4d370_0, 0, 32;
    %load/vec4 v0000000000d4d370_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000000000d4cf10_0, 0, 32;
    %load/vec4 v0000000000d4cf10_0;
    %store/vec4 v0000000000d4c6f0_0, 0, 32;
    %load/vec4 v0000000000d4c6f0_0;
    %muli 4, 0, 32;
    %store/vec4 v0000000000d4daf0_0, 0, 32;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000000000d3d6d0;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d402c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3f6e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3f820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d404a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3fa00_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0000000000d3d6d0;
T_24 ;
    %wait E_0000000000cbd210;
    %load/vec4 v0000000000d3bf30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_24.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_24.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_24.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_24.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_24.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_24.15, 6;
    %jmp T_24.16;
T_24.0 ;
    %load/vec4 v0000000000d3bcb0_0;
    %pad/u 33;
    %load/vec4 v0000000000d3c890_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000d3bfd0_0, 0, 33;
    %jmp T_24.16;
T_24.1 ;
    %load/vec4 v0000000000d3bcb0_0;
    %pad/u 33;
    %load/vec4 v0000000000d3c890_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000d3bfd0_0, 0, 33;
    %jmp T_24.16;
T_24.2 ;
    %load/vec4 v0000000000d3bcb0_0;
    %pad/u 33;
    %load/vec4 v0000000000d3c890_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d3bfd0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3fa00_0, 0, 32;
    %jmp T_24.16;
T_24.3 ;
    %load/vec4 v0000000000d3c890_0;
    %pad/u 33;
    %load/vec4 v0000000000d3bcb0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d3bfd0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000d3fa00_0, 0, 32;
    %jmp T_24.16;
T_24.4 ;
    %load/vec4 v0000000000d3bcb0_0;
    %pad/u 33;
    %load/vec4 v0000000000d3c890_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d3bfd0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000d3fa00_0, 0, 32;
    %jmp T_24.16;
T_24.5 ;
    %load/vec4 v0000000000d3bcb0_0;
    %pad/u 33;
    %load/vec4 v0000000000d3c890_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000d3be90_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d3bfd0_0, 0, 33;
    %jmp T_24.16;
T_24.6 ;
    %load/vec4 v0000000000d3bcb0_0;
    %pad/u 33;
    %load/vec4 v0000000000d3c890_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000d3be90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000d3bfd0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3fa00_0, 0, 32;
    %jmp T_24.16;
T_24.7 ;
    %load/vec4 v0000000000d3c890_0;
    %pad/u 33;
    %load/vec4 v0000000000d3bcb0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000d3be90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000d3bfd0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000d3fa00_0, 0, 32;
    %jmp T_24.16;
T_24.8 ;
    %load/vec4 v0000000000d3bcb0_0;
    %pad/u 33;
    %load/vec4 v0000000000d3c890_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000d3bfd0_0, 0, 33;
    %jmp T_24.16;
T_24.9 ;
    %load/vec4 v0000000000d3bcb0_0;
    %pad/u 33;
    %load/vec4 v0000000000d3c890_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000d3bfd0_0, 0, 33;
    %jmp T_24.16;
T_24.10 ;
    %load/vec4 v0000000000d3bcb0_0;
    %pad/u 33;
    %load/vec4 v0000000000d3c890_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d3bfd0_0, 0, 33;
    %jmp T_24.16;
T_24.11 ;
    %load/vec4 v0000000000d3bcb0_0;
    %pad/u 33;
    %load/vec4 v0000000000d3c890_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d3bfd0_0, 0, 33;
    %jmp T_24.16;
T_24.12 ;
    %load/vec4 v0000000000d3bcb0_0;
    %pad/u 33;
    %load/vec4 v0000000000d3c890_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000d3bfd0_0, 0, 33;
    %jmp T_24.16;
T_24.13 ;
    %load/vec4 v0000000000d3c890_0;
    %pad/u 33;
    %store/vec4 v0000000000d3bfd0_0, 0, 33;
    %jmp T_24.16;
T_24.14 ;
    %load/vec4 v0000000000d3bcb0_0;
    %pad/u 33;
    %load/vec4 v0000000000d3c890_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000d3bfd0_0, 0, 33;
    %jmp T_24.16;
T_24.15 ;
    %load/vec4 v0000000000d3c890_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000d3bfd0_0, 0, 33;
    %jmp T_24.16;
T_24.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000d3bfd0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_24.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_24.18, 8;
T_24.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_24.18, 8;
 ; End of false expr.
    %blend;
T_24.18;
    %store/vec4 v0000000000d3f6e0_0, 0, 32;
    %load/vec4 v0000000000d3bfd0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_24.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_24.20, 8;
T_24.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_24.20, 8;
 ; End of false expr.
    %blend;
T_24.20;
    %store/vec4 v0000000000d402c0_0, 0, 32;
    %load/vec4 v0000000000d3bfd0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d3f820_0, 0, 32;
    %load/vec4 v0000000000d3fa00_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.21, 4;
    %load/vec4 v0000000000d3bcb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d3c890_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_24.23, 4;
    %load/vec4 v0000000000d3bfd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d3c890_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_24.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d404a0_0, 0, 32;
    %jmp T_24.26;
T_24.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d404a0_0, 0, 32;
T_24.26 ;
    %jmp T_24.24;
T_24.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d404a0_0, 0, 32;
T_24.24 ;
T_24.21 ;
    %load/vec4 v0000000000d3fa00_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_24.27, 4;
    %load/vec4 v0000000000d3c890_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d3bcb0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_24.29, 4;
    %load/vec4 v0000000000d3bfd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d3bcb0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_24.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d404a0_0, 0, 32;
    %jmp T_24.32;
T_24.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d404a0_0, 0, 32;
T_24.32 ;
    %jmp T_24.30;
T_24.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d404a0_0, 0, 32;
T_24.30 ;
T_24.27 ;
    %load/vec4 v0000000000d3fa00_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_24.33, 4;
    %load/vec4 v0000000000d3bcb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d3c890_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_24.35, 4;
    %load/vec4 v0000000000d3bcb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d3bfd0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_24.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d404a0_0, 0, 32;
    %jmp T_24.38;
T_24.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d404a0_0, 0, 32;
T_24.38 ;
    %jmp T_24.36;
T_24.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d404a0_0, 0, 32;
T_24.36 ;
T_24.33 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000000000d49390;
T_25 ;
    %wait E_0000000000cbca50;
    %load/vec4 v0000000000d47960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000000000d48360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_25.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_25.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_25.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_25.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_25.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_25.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_25.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_25.17, 6;
    %jmp T_25.18;
T_25.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000d47460_0, 0;
    %jmp T_25.18;
T_25.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000d47460_0, 0;
    %jmp T_25.18;
T_25.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000d47460_0, 0;
    %jmp T_25.18;
T_25.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000d47460_0, 0;
    %jmp T_25.18;
T_25.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000d47460_0, 0;
    %jmp T_25.18;
T_25.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000d47460_0, 0;
    %jmp T_25.18;
T_25.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000d47460_0, 0;
    %jmp T_25.18;
T_25.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000d47460_0, 0;
    %jmp T_25.18;
T_25.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000d47460_0, 0;
    %jmp T_25.18;
T_25.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000d47460_0, 0;
    %jmp T_25.18;
T_25.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000d47460_0, 0;
    %jmp T_25.18;
T_25.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000d47460_0, 0;
    %jmp T_25.18;
T_25.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000d47460_0, 0;
    %jmp T_25.18;
T_25.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000d47460_0, 0;
    %jmp T_25.18;
T_25.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000d47460_0, 0;
    %jmp T_25.18;
T_25.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000d47460_0, 0;
    %jmp T_25.18;
T_25.18 ;
    %pop/vec4 1;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000d47460_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000000000d48580;
T_26 ;
    %wait E_0000000000cbce10;
    %load/vec4 v0000000000d47780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_26.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_26.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_26.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_26.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_26.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_26.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_26.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_26.15, 6;
    %jmp T_26.16;
T_26.0 ;
    %load/vec4 v0000000000d47000_0;
    %assign/vec4 v0000000000d47140_0, 0;
    %jmp T_26.16;
T_26.1 ;
    %load/vec4 v0000000000d47dc0_0;
    %assign/vec4 v0000000000d47140_0, 0;
    %jmp T_26.16;
T_26.2 ;
    %load/vec4 v0000000000d478c0_0;
    %assign/vec4 v0000000000d47140_0, 0;
    %jmp T_26.16;
T_26.3 ;
    %load/vec4 v0000000000d48180_0;
    %assign/vec4 v0000000000d47140_0, 0;
    %jmp T_26.16;
T_26.4 ;
    %load/vec4 v0000000000d48400_0;
    %assign/vec4 v0000000000d47140_0, 0;
    %jmp T_26.16;
T_26.5 ;
    %load/vec4 v0000000000d47b40_0;
    %assign/vec4 v0000000000d47140_0, 0;
    %jmp T_26.16;
T_26.6 ;
    %load/vec4 v0000000000d473c0_0;
    %assign/vec4 v0000000000d47140_0, 0;
    %jmp T_26.16;
T_26.7 ;
    %load/vec4 v0000000000d46d80_0;
    %assign/vec4 v0000000000d47140_0, 0;
    %jmp T_26.16;
T_26.8 ;
    %load/vec4 v0000000000d47640_0;
    %assign/vec4 v0000000000d47140_0, 0;
    %jmp T_26.16;
T_26.9 ;
    %load/vec4 v0000000000d46f60_0;
    %assign/vec4 v0000000000d47140_0, 0;
    %jmp T_26.16;
T_26.10 ;
    %load/vec4 v0000000000d48040_0;
    %assign/vec4 v0000000000d47140_0, 0;
    %jmp T_26.16;
T_26.11 ;
    %load/vec4 v0000000000d47500_0;
    %assign/vec4 v0000000000d47140_0, 0;
    %jmp T_26.16;
T_26.12 ;
    %load/vec4 v0000000000d476e0_0;
    %assign/vec4 v0000000000d47140_0, 0;
    %jmp T_26.16;
T_26.13 ;
    %load/vec4 v0000000000d47e60_0;
    %assign/vec4 v0000000000d47140_0, 0;
    %jmp T_26.16;
T_26.14 ;
    %load/vec4 v0000000000d475a0_0;
    %assign/vec4 v0000000000d47140_0, 0;
    %jmp T_26.16;
T_26.15 ;
    %load/vec4 v0000000000d480e0_0;
    %assign/vec4 v0000000000d47140_0, 0;
    %jmp T_26.16;
T_26.16 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000000000d48a30;
T_27 ;
    %wait E_0000000000cbd610;
    %load/vec4 v0000000000d50070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_27.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_27.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_27.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_27.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_27.15, 6;
    %jmp T_27.16;
T_27.0 ;
    %load/vec4 v0000000000d4f850_0;
    %assign/vec4 v0000000000d4fc10_0, 0;
    %jmp T_27.16;
T_27.1 ;
    %load/vec4 v0000000000d4eef0_0;
    %assign/vec4 v0000000000d4fc10_0, 0;
    %jmp T_27.16;
T_27.2 ;
    %load/vec4 v0000000000d4fdf0_0;
    %assign/vec4 v0000000000d4fc10_0, 0;
    %jmp T_27.16;
T_27.3 ;
    %load/vec4 v0000000000d4f710_0;
    %assign/vec4 v0000000000d4fc10_0, 0;
    %jmp T_27.16;
T_27.4 ;
    %load/vec4 v0000000000d50250_0;
    %assign/vec4 v0000000000d4fc10_0, 0;
    %jmp T_27.16;
T_27.5 ;
    %load/vec4 v0000000000d4ff30_0;
    %assign/vec4 v0000000000d4fc10_0, 0;
    %jmp T_27.16;
T_27.6 ;
    %load/vec4 v0000000000d4fa30_0;
    %assign/vec4 v0000000000d4fc10_0, 0;
    %jmp T_27.16;
T_27.7 ;
    %load/vec4 v0000000000d4ef90_0;
    %assign/vec4 v0000000000d4fc10_0, 0;
    %jmp T_27.16;
T_27.8 ;
    %load/vec4 v0000000000d4f030_0;
    %assign/vec4 v0000000000d4fc10_0, 0;
    %jmp T_27.16;
T_27.9 ;
    %load/vec4 v0000000000d4ffd0_0;
    %assign/vec4 v0000000000d4fc10_0, 0;
    %jmp T_27.16;
T_27.10 ;
    %load/vec4 v0000000000d4f490_0;
    %assign/vec4 v0000000000d4fc10_0, 0;
    %jmp T_27.16;
T_27.11 ;
    %load/vec4 v0000000000d4fe90_0;
    %assign/vec4 v0000000000d4fc10_0, 0;
    %jmp T_27.16;
T_27.12 ;
    %load/vec4 v0000000000d502f0_0;
    %assign/vec4 v0000000000d4fc10_0, 0;
    %jmp T_27.16;
T_27.13 ;
    %load/vec4 v0000000000d4fcb0_0;
    %assign/vec4 v0000000000d4fc10_0, 0;
    %jmp T_27.16;
T_27.14 ;
    %load/vec4 v0000000000d4ee50_0;
    %assign/vec4 v0000000000d4fc10_0, 0;
    %jmp T_27.16;
T_27.15 ;
    %load/vec4 v0000000000d4fd50_0;
    %assign/vec4 v0000000000d4fc10_0, 0;
    %jmp T_27.16;
T_27.16 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000000000d49520;
T_28 ;
    %wait E_0000000000cbd810;
    %load/vec4 v0000000000d4e4f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_28.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_28.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_28.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_28.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_28.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_28.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_28.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_28.15, 6;
    %jmp T_28.16;
T_28.0 ;
    %load/vec4 v0000000000d4f170_0;
    %assign/vec4 v0000000000d4fb70_0, 0;
    %jmp T_28.16;
T_28.1 ;
    %load/vec4 v0000000000d4f210_0;
    %assign/vec4 v0000000000d4fb70_0, 0;
    %jmp T_28.16;
T_28.2 ;
    %load/vec4 v0000000000d4fad0_0;
    %assign/vec4 v0000000000d4fb70_0, 0;
    %jmp T_28.16;
T_28.3 ;
    %load/vec4 v0000000000d50430_0;
    %assign/vec4 v0000000000d4fb70_0, 0;
    %jmp T_28.16;
T_28.4 ;
    %load/vec4 v0000000000d4f3f0_0;
    %assign/vec4 v0000000000d4fb70_0, 0;
    %jmp T_28.16;
T_28.5 ;
    %load/vec4 v0000000000d4edb0_0;
    %assign/vec4 v0000000000d4fb70_0, 0;
    %jmp T_28.16;
T_28.6 ;
    %load/vec4 v0000000000d4f350_0;
    %assign/vec4 v0000000000d4fb70_0, 0;
    %jmp T_28.16;
T_28.7 ;
    %load/vec4 v0000000000d4f530_0;
    %assign/vec4 v0000000000d4fb70_0, 0;
    %jmp T_28.16;
T_28.8 ;
    %load/vec4 v0000000000d4f5d0_0;
    %assign/vec4 v0000000000d4fb70_0, 0;
    %jmp T_28.16;
T_28.9 ;
    %load/vec4 v0000000000d4f670_0;
    %assign/vec4 v0000000000d4fb70_0, 0;
    %jmp T_28.16;
T_28.10 ;
    %load/vec4 v0000000000d50110_0;
    %assign/vec4 v0000000000d4fb70_0, 0;
    %jmp T_28.16;
T_28.11 ;
    %load/vec4 v0000000000d4f7b0_0;
    %assign/vec4 v0000000000d4fb70_0, 0;
    %jmp T_28.16;
T_28.12 ;
    %load/vec4 v0000000000d4f990_0;
    %assign/vec4 v0000000000d4fb70_0, 0;
    %jmp T_28.16;
T_28.13 ;
    %load/vec4 v0000000000d501b0_0;
    %assign/vec4 v0000000000d4fb70_0, 0;
    %jmp T_28.16;
T_28.14 ;
    %load/vec4 v0000000000d50390_0;
    %assign/vec4 v0000000000d4fb70_0, 0;
    %jmp T_28.16;
T_28.15 ;
    %load/vec4 v0000000000d4f2b0_0;
    %assign/vec4 v0000000000d4fb70_0, 0;
    %jmp T_28.16;
T_28.16 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000000000d4a1a0;
T_29 ;
    %wait E_0000000000cbd650;
    %load/vec4 v0000000000d4e270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_29.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_29.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_29.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_29.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_29.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_29.15, 6;
    %jmp T_29.16;
T_29.0 ;
    %load/vec4 v0000000000d4e450_0;
    %assign/vec4 v0000000000d4ca10_0, 0;
    %jmp T_29.16;
T_29.1 ;
    %load/vec4 v0000000000d4c830_0;
    %assign/vec4 v0000000000d4ca10_0, 0;
    %jmp T_29.16;
T_29.2 ;
    %load/vec4 v0000000000d4dd70_0;
    %assign/vec4 v0000000000d4ca10_0, 0;
    %jmp T_29.16;
T_29.3 ;
    %load/vec4 v0000000000d4df50_0;
    %assign/vec4 v0000000000d4ca10_0, 0;
    %jmp T_29.16;
T_29.4 ;
    %load/vec4 v0000000000d4e090_0;
    %assign/vec4 v0000000000d4ca10_0, 0;
    %jmp T_29.16;
T_29.5 ;
    %load/vec4 v0000000000d4de10_0;
    %assign/vec4 v0000000000d4ca10_0, 0;
    %jmp T_29.16;
T_29.6 ;
    %load/vec4 v0000000000d4e1d0_0;
    %assign/vec4 v0000000000d4ca10_0, 0;
    %jmp T_29.16;
T_29.7 ;
    %load/vec4 v0000000000d4d0f0_0;
    %assign/vec4 v0000000000d4ca10_0, 0;
    %jmp T_29.16;
T_29.8 ;
    %load/vec4 v0000000000d4dcd0_0;
    %assign/vec4 v0000000000d4ca10_0, 0;
    %jmp T_29.16;
T_29.9 ;
    %load/vec4 v0000000000d4e130_0;
    %assign/vec4 v0000000000d4ca10_0, 0;
    %jmp T_29.16;
T_29.10 ;
    %load/vec4 v0000000000d4e8b0_0;
    %assign/vec4 v0000000000d4ca10_0, 0;
    %jmp T_29.16;
T_29.11 ;
    %load/vec4 v0000000000d4c5b0_0;
    %assign/vec4 v0000000000d4ca10_0, 0;
    %jmp T_29.16;
T_29.12 ;
    %load/vec4 v0000000000d4c8d0_0;
    %assign/vec4 v0000000000d4ca10_0, 0;
    %jmp T_29.16;
T_29.13 ;
    %load/vec4 v0000000000d4d230_0;
    %assign/vec4 v0000000000d4ca10_0, 0;
    %jmp T_29.16;
T_29.14 ;
    %load/vec4 v0000000000d4dc30_0;
    %assign/vec4 v0000000000d4ca10_0, 0;
    %jmp T_29.16;
T_29.15 ;
    %load/vec4 v0000000000d4d050_0;
    %assign/vec4 v0000000000d4ca10_0, 0;
    %jmp T_29.16;
T_29.16 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000000000d4a330;
T_30 ;
    %wait E_0000000000cbcd90;
    %load/vec4 v0000000000d4dff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0000000000d4d7d0_0;
    %assign/vec4 v0000000000d4f0d0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000000000d4ed10_0;
    %assign/vec4 v0000000000d4f0d0_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0000000000d42ba0;
T_31 ;
    %wait E_0000000000cbd590;
    %load/vec4 v0000000000d46060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0000000000d45a20_0;
    %assign/vec4 v0000000000d46b00_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000d43cd0;
T_32 ;
    %wait E_0000000000cbd590;
    %load/vec4 v0000000000d45b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0000000000d457a0_0;
    %assign/vec4 v0000000000d45e80_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000d42d30;
T_33 ;
    %wait E_0000000000cbd590;
    %load/vec4 v0000000000d46740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0000000000d44580_0;
    %assign/vec4 v0000000000d45160_0, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000000d43370;
T_34 ;
    %wait E_0000000000cbd590;
    %load/vec4 v0000000000d44ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0000000000d46880_0;
    %assign/vec4 v0000000000d46920_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000000000d43e60;
T_35 ;
    %wait E_0000000000cbd590;
    %load/vec4 v0000000000d44f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0000000000d44940_0;
    %assign/vec4 v0000000000d449e0_0, 0;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000000000d43500;
T_36 ;
    %wait E_0000000000cbd590;
    %load/vec4 v0000000000d45340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0000000000d450c0_0;
    %assign/vec4 v0000000000d45200_0, 0;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0000000000d42880;
T_37 ;
    %wait E_0000000000cbd590;
    %load/vec4 v0000000000d46ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0000000000d45480_0;
    %assign/vec4 v0000000000d48220_0, 0;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000000000d49cf0;
T_38 ;
    %wait E_0000000000cbd590;
    %load/vec4 v0000000000d47f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0000000000d47aa0_0;
    %assign/vec4 v0000000000d470a0_0, 0;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000000000d488a0;
T_39 ;
    %wait E_0000000000cbd590;
    %load/vec4 v0000000000d47320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0000000000d482c0_0;
    %assign/vec4 v0000000000d47fa0_0, 0;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000000000d499d0;
T_40 ;
    %wait E_0000000000cbd590;
    %load/vec4 v0000000000d47be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0000000000d47d20_0;
    %assign/vec4 v0000000000d471e0_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0000000000d44180;
T_41 ;
    %wait E_0000000000cbd590;
    %load/vec4 v0000000000d45f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0000000000d45ac0_0;
    %assign/vec4 v0000000000d45840_0, 0;
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0000000000d43820;
T_42 ;
    %wait E_0000000000cbd590;
    %load/vec4 v0000000000d44e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0000000000d45c00_0;
    %assign/vec4 v0000000000d46420_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0000000000d42ec0;
T_43 ;
    %wait E_0000000000cbd590;
    %load/vec4 v0000000000d446c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0000000000d45d40_0;
    %assign/vec4 v0000000000d44a80_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0000000000d431e0;
T_44 ;
    %wait E_0000000000cbd590;
    %load/vec4 v0000000000d458e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0000000000d45700_0;
    %assign/vec4 v0000000000d46c40_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0000000000d439b0;
T_45 ;
    %wait E_0000000000cbd590;
    %load/vec4 v0000000000d44760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0000000000d45fc0_0;
    %assign/vec4 v0000000000d46ce0_0, 0;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0000000000d426f0;
T_46 ;
    %wait E_0000000000cbd590;
    %load/vec4 v0000000000d46600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0000000000d452a0_0;
    %assign/vec4 v0000000000d45520_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0000000000d43b40;
T_47 ;
    %wait E_0000000000cbccd0;
    %load/vec4 v0000000000d42160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %jmp T_47.4;
T_47.0 ;
    %load/vec4 v0000000000d41120_0;
    %store/vec4 v0000000000d41300_0, 0, 32;
    %jmp T_47.4;
T_47.1 ;
    %load/vec4 v0000000000d420c0_0;
    %store/vec4 v0000000000d41300_0, 0, 32;
    %jmp T_47.4;
T_47.2 ;
    %load/vec4 v0000000000d40f40_0;
    %store/vec4 v0000000000d41300_0, 0, 32;
    %jmp T_47.4;
T_47.3 ;
    %load/vec4 v0000000000d41260_0;
    %store/vec4 v0000000000d41300_0, 0, 32;
    %jmp T_47.4;
T_47.4 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000000000d43050;
T_48 ;
    %wait E_0000000000cbd550;
    %load/vec4 v0000000000d414e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_48.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_48.3, 6;
    %jmp T_48.4;
T_48.0 ;
    %load/vec4 v0000000000d44da0_0;
    %store/vec4 v0000000000d461a0_0, 0, 32;
    %jmp T_48.4;
T_48.1 ;
    %load/vec4 v0000000000d413a0_0;
    %store/vec4 v0000000000d461a0_0, 0, 32;
    %jmp T_48.4;
T_48.2 ;
    %load/vec4 v0000000000d44bc0_0;
    %store/vec4 v0000000000d461a0_0, 0, 32;
    %jmp T_48.4;
T_48.3 ;
    %load/vec4 v0000000000d469c0_0;
    %store/vec4 v0000000000d461a0_0, 0, 32;
    %jmp T_48.4;
T_48.4 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000000d42560;
T_49 ;
    %wait E_0000000000cbcd50;
    %load/vec4 v0000000000d46a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %jmp T_49.4;
T_49.0 ;
    %load/vec4 v0000000000d462e0_0;
    %store/vec4 v0000000000d44c60_0, 0, 32;
    %jmp T_49.4;
T_49.1 ;
    %load/vec4 v0000000000d46240_0;
    %store/vec4 v0000000000d44c60_0, 0, 32;
    %jmp T_49.4;
T_49.2 ;
    %load/vec4 v0000000000d467e0_0;
    %store/vec4 v0000000000d44c60_0, 0, 32;
    %jmp T_49.4;
T_49.3 ;
    %load/vec4 v0000000000d44b20_0;
    %store/vec4 v0000000000d44c60_0, 0, 32;
    %jmp T_49.4;
T_49.4 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000000000d3e1c0;
T_50 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d40540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3f280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3f8c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d409a0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000d407c0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d40220_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3f780_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3f960_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3f320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d40400_0, 0, 32;
    %end;
    .thread T_50;
    .scope S_0000000000d3e1c0;
T_51 ;
    %wait E_0000000000cbd750;
    %load/vec4 v0000000000d3f0a0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000d40b80_0, 0, 3;
    %load/vec4 v0000000000d40b80_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_51.0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d409a0_0, 0, 32;
    %jmp T_51.1;
T_51.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d409a0_0, 0, 32;
T_51.1 ;
    %load/vec4 v0000000000d40b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %jmp T_51.7;
T_51.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d40540_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3f280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3f8c0_0, 0, 32;
    %load/vec4 v0000000000d3f0a0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000d407c0_0, 0, 4;
    %jmp T_51.7;
T_51.3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d40540_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3f280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3f8c0_0, 0, 32;
    %load/vec4 v0000000000d3f0a0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000d407c0_0, 0, 4;
    %jmp T_51.7;
T_51.4 ;
    %load/vec4 v0000000000d3f0a0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %store/vec4 v0000000000d3f960_0, 0, 32;
    %load/vec4 v0000000000d3f0a0_0;
    %parti/s 1, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000000d3f320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d40540_0, 0, 32;
    %load/vec4 v0000000000d3f320_0;
    %store/vec4 v0000000000d3f8c0_0, 0, 32;
    %load/vec4 v0000000000d3f320_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_51.8, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3f280_0, 0, 32;
    %jmp T_51.9;
T_51.8 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3f280_0, 0, 32;
T_51.9 ;
    %load/vec4 v0000000000d3f960_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_51.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000d407c0_0, 0, 4;
    %jmp T_51.11;
T_51.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000d407c0_0, 0, 4;
T_51.11 ;
    %jmp T_51.7;
T_51.5 ;
    %load/vec4 v0000000000d3f0a0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %store/vec4 v0000000000d3f960_0, 0, 32;
    %load/vec4 v0000000000d3f0a0_0;
    %parti/s 1, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000000d3f320_0, 0, 32;
    %load/vec4 v0000000000d3f960_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_51.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000d407c0_0, 0, 4;
    %jmp T_51.13;
T_51.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000d407c0_0, 0, 4;
T_51.13 ;
    %load/vec4 v0000000000d3f320_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_51.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3f280_0, 0, 32;
    %jmp T_51.15;
T_51.14 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3f280_0, 0, 32;
T_51.15 ;
    %load/vec4 v0000000000d3f0a0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_51.16, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3f780_0, 0, 32;
    %jmp T_51.17;
T_51.16 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3f780_0, 0, 32;
T_51.17 ;
    %load/vec4 v0000000000d3f780_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_51.18, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d40540_0, 0, 32;
    %load/vec4 v0000000000d3f320_0;
    %store/vec4 v0000000000d3f8c0_0, 0, 32;
    %jmp T_51.19;
T_51.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d40540_0, 0, 32;
    %load/vec4 v0000000000d3f320_0;
    %store/vec4 v0000000000d3f8c0_0, 0, 32;
T_51.19 ;
    %jmp T_51.7;
T_51.6 ;
    %load/vec4 v0000000000d3f0a0_0;
    %parti/s 1, 24, 6;
    %pad/u 32;
    %store/vec4 v0000000000d40220_0, 0, 32;
    %load/vec4 v0000000000d40220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_51.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_51.21, 6;
    %jmp T_51.22;
T_51.20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d40540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3f280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3f8c0_0, 0, 32;
    %jmp T_51.22;
T_51.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d40540_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3f280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3f8c0_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000d407c0_0, 0, 4;
    %jmp T_51.22;
T_51.22 ;
    %pop/vec4 1;
    %jmp T_51.7;
T_51.7 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000000000d3db80;
T_52 ;
    %wait E_0000000000cbcc50;
    %load/vec4 v0000000000d40fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_52.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_52.1, 6;
    %jmp T_52.2;
T_52.0 ;
    %load/vec4 v0000000000d419e0_0;
    %store/vec4 v0000000000d416c0_0, 0, 7;
    %jmp T_52.2;
T_52.1 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000000d416c0_0, 0, 7;
    %jmp T_52.2;
T_52.2 ;
    %pop/vec4 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0000000000b5df80;
T_53 ;
    %wait E_0000000000cbc790;
    %load/vec4 v0000000000d3a100_0;
    %assign/vec4 v0000000000d3aec0_0, 0;
    %load/vec4 v0000000000d3b280_0;
    %assign/vec4 v0000000000d39980_0, 0;
    %load/vec4 v0000000000d397a0_0;
    %assign/vec4 v0000000000d3b0a0_0, 0;
    %load/vec4 v0000000000d39c00_0;
    %assign/vec4 v0000000000d3b3c0_0, 0;
    %load/vec4 v0000000000d39520_0;
    %assign/vec4 v0000000000d39fc0_0, 0;
    %load/vec4 v0000000000d395c0_0;
    %assign/vec4 v0000000000d39660_0, 0;
    %load/vec4 v0000000000d3a600_0;
    %assign/vec4 v0000000000d3ae20_0, 0;
    %load/vec4 v0000000000d3a4c0_0;
    %assign/vec4 v0000000000d3a060_0, 0;
    %load/vec4 v0000000000d3af60_0;
    %assign/vec4 v0000000000d3a420_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0000000000d3dea0;
T_54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d405e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d40680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d40180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3fdc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3ff00_0, 0, 32;
    %end;
    .thread T_54;
    .scope S_0000000000d3dea0;
T_55 ;
    %wait E_0000000000cbcfd0;
    %load/vec4 v0000000000d3f460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_55.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_55.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_55.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_55.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_55.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_55.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_55.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_55.15, 6;
    %jmp T_55.16;
T_55.0 ;
    %load/vec4 v0000000000d40860_0;
    %pad/u 33;
    %load/vec4 v0000000000d3f640_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000d3e880_0, 0, 33;
    %jmp T_55.16;
T_55.1 ;
    %load/vec4 v0000000000d40860_0;
    %pad/u 33;
    %load/vec4 v0000000000d3f640_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000d3e880_0, 0, 33;
    %jmp T_55.16;
T_55.2 ;
    %load/vec4 v0000000000d40860_0;
    %pad/u 33;
    %load/vec4 v0000000000d3f640_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d3e880_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3ff00_0, 0, 32;
    %jmp T_55.16;
T_55.3 ;
    %load/vec4 v0000000000d3f640_0;
    %pad/u 33;
    %load/vec4 v0000000000d40860_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d3e880_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000d3ff00_0, 0, 32;
    %jmp T_55.16;
T_55.4 ;
    %load/vec4 v0000000000d40860_0;
    %pad/u 33;
    %load/vec4 v0000000000d3f640_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d3e880_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000d3ff00_0, 0, 32;
    %jmp T_55.16;
T_55.5 ;
    %load/vec4 v0000000000d40860_0;
    %pad/u 33;
    %load/vec4 v0000000000d3f640_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000d40ae0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d3e880_0, 0, 33;
    %jmp T_55.16;
T_55.6 ;
    %load/vec4 v0000000000d40860_0;
    %pad/u 33;
    %load/vec4 v0000000000d3f640_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000d40ae0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000d3e880_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3ff00_0, 0, 32;
    %jmp T_55.16;
T_55.7 ;
    %load/vec4 v0000000000d3f640_0;
    %pad/u 33;
    %load/vec4 v0000000000d40860_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000d40ae0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000d3e880_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000d3ff00_0, 0, 32;
    %jmp T_55.16;
T_55.8 ;
    %load/vec4 v0000000000d40860_0;
    %pad/u 33;
    %load/vec4 v0000000000d3f640_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000d3e880_0, 0, 33;
    %jmp T_55.16;
T_55.9 ;
    %load/vec4 v0000000000d40860_0;
    %pad/u 33;
    %load/vec4 v0000000000d3f640_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000d3e880_0, 0, 33;
    %jmp T_55.16;
T_55.10 ;
    %load/vec4 v0000000000d40860_0;
    %pad/u 33;
    %load/vec4 v0000000000d3f640_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d3e880_0, 0, 33;
    %jmp T_55.16;
T_55.11 ;
    %load/vec4 v0000000000d40860_0;
    %pad/u 33;
    %load/vec4 v0000000000d3f640_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d3e880_0, 0, 33;
    %jmp T_55.16;
T_55.12 ;
    %load/vec4 v0000000000d40860_0;
    %pad/u 33;
    %load/vec4 v0000000000d3f640_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000d3e880_0, 0, 33;
    %jmp T_55.16;
T_55.13 ;
    %load/vec4 v0000000000d3f640_0;
    %pad/u 33;
    %store/vec4 v0000000000d3e880_0, 0, 33;
    %jmp T_55.16;
T_55.14 ;
    %load/vec4 v0000000000d40860_0;
    %pad/u 33;
    %load/vec4 v0000000000d3f640_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000d3e880_0, 0, 33;
    %jmp T_55.16;
T_55.15 ;
    %load/vec4 v0000000000d3f640_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000d3e880_0, 0, 33;
    %jmp T_55.16;
T_55.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000d3e880_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_55.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_55.18, 8;
T_55.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_55.18, 8;
 ; End of false expr.
    %blend;
T_55.18;
    %store/vec4 v0000000000d40680_0, 0, 32;
    %load/vec4 v0000000000d3e880_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_55.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_55.20, 8;
T_55.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_55.20, 8;
 ; End of false expr.
    %blend;
T_55.20;
    %store/vec4 v0000000000d405e0_0, 0, 32;
    %load/vec4 v0000000000d3e880_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d40180_0, 0, 32;
    %load/vec4 v0000000000d3ff00_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_55.21, 4;
    %load/vec4 v0000000000d40860_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d3f640_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_55.23, 4;
    %load/vec4 v0000000000d3e880_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d3f640_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_55.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3fdc0_0, 0, 32;
    %jmp T_55.26;
T_55.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3fdc0_0, 0, 32;
T_55.26 ;
    %jmp T_55.24;
T_55.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3fdc0_0, 0, 32;
T_55.24 ;
T_55.21 ;
    %load/vec4 v0000000000d3ff00_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_55.27, 4;
    %load/vec4 v0000000000d3f640_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d40860_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_55.29, 4;
    %load/vec4 v0000000000d3e880_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d40860_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_55.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3fdc0_0, 0, 32;
    %jmp T_55.32;
T_55.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3fdc0_0, 0, 32;
T_55.32 ;
    %jmp T_55.30;
T_55.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3fdc0_0, 0, 32;
T_55.30 ;
T_55.27 ;
    %load/vec4 v0000000000d3ff00_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_55.33, 4;
    %load/vec4 v0000000000d40860_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d3f640_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_55.35, 4;
    %load/vec4 v0000000000d40860_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d3e880_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_55.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3fdc0_0, 0, 32;
    %jmp T_55.38;
T_55.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3fdc0_0, 0, 32;
T_55.38 ;
    %jmp T_55.36;
T_55.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3fdc0_0, 0, 32;
T_55.36 ;
T_55.33 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0000000000d48710;
T_56 ;
    %wait E_0000000000cbd690;
    %load/vec4 v0000000000d4d410_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000d526e0_0, 0, 3;
    %load/vec4 v0000000000d4d410_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000d51920_0, 0, 2;
    %load/vec4 v0000000000d526e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %jmp T_56.4;
T_56.0 ;
    %load/vec4 v0000000000d4c790_0;
    %store/vec4 v0000000000d50d40_0, 0, 32;
    %load/vec4 v0000000000d4d410_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000d519c0_0, 0, 32;
    %load/vec4 v0000000000d47280_0;
    %store/vec4 v0000000000d51100_0, 0, 1;
    %load/vec4 v0000000000d51920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_56.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_56.8, 6;
    %jmp T_56.9;
T_56.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d521e0_0, 0, 32;
T_56.10 ;
    %load/vec4 v0000000000d521e0_0;
    %load/vec4 v0000000000d519c0_0;
    %cmp/s;
    %jmp/0xz T_56.11, 5;
    %load/vec4 v0000000000d50d40_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d51100_0, 0, 1;
    %load/vec4 v0000000000d50d40_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000d50d40_0, 0, 32;
    %load/vec4 v0000000000d521e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d521e0_0, 0, 32;
    %jmp T_56.10;
T_56.11 ;
    %load/vec4 v0000000000d51100_0;
    %store/vec4 v0000000000d47280_0, 0, 1;
    %load/vec4 v0000000000d50d40_0;
    %store/vec4 v0000000000d51560_0, 0, 32;
    %jmp T_56.9;
T_56.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d521e0_0, 0, 32;
T_56.12 ;
    %load/vec4 v0000000000d521e0_0;
    %load/vec4 v0000000000d519c0_0;
    %cmp/s;
    %jmp/0xz T_56.13, 5;
    %load/vec4 v0000000000d50d40_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000d51100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000d50d40_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d50d40_0, 0, 32;
    %load/vec4 v0000000000d521e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d521e0_0, 0, 32;
    %jmp T_56.12;
T_56.13 ;
    %load/vec4 v0000000000d51100_0;
    %store/vec4 v0000000000d47280_0, 0, 1;
    %load/vec4 v0000000000d50d40_0;
    %store/vec4 v0000000000d51560_0, 0, 32;
    %jmp T_56.9;
T_56.7 ;
    %load/vec4 v0000000000d4c790_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d50840_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d521e0_0, 0, 32;
T_56.14 ;
    %load/vec4 v0000000000d521e0_0;
    %load/vec4 v0000000000d519c0_0;
    %cmp/s;
    %jmp/0xz T_56.15, 5;
    %load/vec4 v0000000000d50d40_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000d51100_0, 0, 1;
    %load/vec4 v0000000000d50840_0;
    %load/vec4 v0000000000d50d40_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d50d40_0, 0, 32;
    %load/vec4 v0000000000d521e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d521e0_0, 0, 32;
    %jmp T_56.14;
T_56.15 ;
    %load/vec4 v0000000000d51100_0;
    %store/vec4 v0000000000d47280_0, 0, 1;
    %load/vec4 v0000000000d50d40_0;
    %store/vec4 v0000000000d51560_0, 0, 32;
    %jmp T_56.9;
T_56.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d521e0_0, 0, 32;
T_56.16 ;
    %load/vec4 v0000000000d521e0_0;
    %load/vec4 v0000000000d519c0_0;
    %cmp/s;
    %jmp/0xz T_56.17, 5;
    %load/vec4 v0000000000d50d40_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000d51100_0, 0, 1;
    %load/vec4 v0000000000d50d40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000d50d40_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d50d40_0, 0, 32;
    %load/vec4 v0000000000d521e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d521e0_0, 0, 32;
    %jmp T_56.16;
T_56.17 ;
    %load/vec4 v0000000000d51100_0;
    %store/vec4 v0000000000d47280_0, 0, 1;
    %load/vec4 v0000000000d50d40_0;
    %store/vec4 v0000000000d51560_0, 0, 32;
    %jmp T_56.9;
T_56.9 ;
    %pop/vec4 1;
    %jmp T_56.4;
T_56.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000d4d410_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d50d40_0, 0, 32;
    %load/vec4 v0000000000d4d410_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000d519c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d521e0_0, 0, 32;
T_56.18 ;
    %load/vec4 v0000000000d521e0_0;
    %load/vec4 v0000000000d519c0_0;
    %cmp/s;
    %jmp/0xz T_56.19, 5;
    %load/vec4 v0000000000d50d40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000d50d40_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d50d40_0, 0, 32;
    %load/vec4 v0000000000d521e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d521e0_0, 0, 32;
    %jmp T_56.18;
T_56.19 ;
    %load/vec4 v0000000000d50d40_0;
    %store/vec4 v0000000000d51560_0, 0, 32;
    %jmp T_56.4;
T_56.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000d4d410_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d51560_0, 0, 32;
    %jmp T_56.4;
T_56.3 ;
    %load/vec4 v0000000000d4d410_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_56.20, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000d4d410_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d51560_0, 0, 32;
    %jmp T_56.21;
T_56.20 ;
    %load/vec4 v0000000000d4d410_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000d52b40_0, 0, 2;
    %load/vec4 v0000000000d52b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_56.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_56.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_56.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_56.25, 6;
    %jmp T_56.26;
T_56.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d521e0_0, 0, 32;
T_56.27 ;
    %load/vec4 v0000000000d521e0_0;
    %load/vec4 v0000000000d519c0_0;
    %cmp/s;
    %jmp/0xz T_56.28, 5;
    %load/vec4 v0000000000d50d40_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d51100_0, 0, 1;
    %load/vec4 v0000000000d50d40_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000d50d40_0, 0, 32;
    %load/vec4 v0000000000d521e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d521e0_0, 0, 32;
    %jmp T_56.27;
T_56.28 ;
    %load/vec4 v0000000000d51100_0;
    %store/vec4 v0000000000d47280_0, 0, 1;
    %load/vec4 v0000000000d50d40_0;
    %store/vec4 v0000000000d51560_0, 0, 32;
    %jmp T_56.26;
T_56.23 ;
    %load/vec4 v0000000000d519c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.29, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d50d40_0, 0, 32;
    %jmp T_56.30;
T_56.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d521e0_0, 0, 32;
T_56.31 ;
    %load/vec4 v0000000000d521e0_0;
    %load/vec4 v0000000000d519c0_0;
    %cmp/s;
    %jmp/0xz T_56.32, 5;
    %load/vec4 v0000000000d50d40_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000d51100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000d50d40_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d50d40_0, 0, 32;
    %load/vec4 v0000000000d521e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d521e0_0, 0, 32;
    %jmp T_56.31;
T_56.32 ;
T_56.30 ;
    %load/vec4 v0000000000d51100_0;
    %store/vec4 v0000000000d47280_0, 0, 1;
    %load/vec4 v0000000000d50d40_0;
    %store/vec4 v0000000000d51560_0, 0, 32;
    %jmp T_56.26;
T_56.24 ;
    %load/vec4 v0000000000d519c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.33, 4;
    %load/vec4 v0000000000d50d40_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_56.35, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000d50d40_0, 0, 32;
    %jmp T_56.36;
T_56.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d50d40_0, 0, 32;
T_56.36 ;
    %jmp T_56.34;
T_56.33 ;
    %load/vec4 v0000000000d4c790_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d50840_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d521e0_0, 0, 32;
T_56.37 ;
    %load/vec4 v0000000000d521e0_0;
    %load/vec4 v0000000000d519c0_0;
    %cmp/s;
    %jmp/0xz T_56.38, 5;
    %load/vec4 v0000000000d50d40_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000d51100_0, 0, 1;
    %load/vec4 v0000000000d50840_0;
    %load/vec4 v0000000000d50d40_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d50d40_0, 0, 32;
    %load/vec4 v0000000000d521e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d521e0_0, 0, 32;
    %jmp T_56.37;
T_56.38 ;
T_56.34 ;
    %load/vec4 v0000000000d51100_0;
    %store/vec4 v0000000000d47280_0, 0, 1;
    %load/vec4 v0000000000d50d40_0;
    %store/vec4 v0000000000d51560_0, 0, 32;
    %jmp T_56.26;
T_56.25 ;
    %load/vec4 v0000000000d519c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.39, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d521e0_0, 0, 32;
T_56.41 ;
    %load/vec4 v0000000000d521e0_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_56.42, 5;
    %load/vec4 v0000000000d50d40_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d51100_0, 0, 1;
    %load/vec4 v0000000000d50d40_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000d52be0_0, 0, 32;
    %load/vec4 v0000000000d521e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d521e0_0, 0, 32;
    %jmp T_56.41;
T_56.42 ;
    %load/vec4 v0000000000d52be0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d51100_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000d4d410_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d51e20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d521e0_0, 0, 32;
T_56.43 ;
    %load/vec4 v0000000000d521e0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_56.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000d51e20_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d50de0_0, 0, 32;
    %load/vec4 v0000000000d521e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d521e0_0, 0, 32;
    %jmp T_56.43;
T_56.44 ;
    %load/vec4 v0000000000d50de0_0;
    %store/vec4 v0000000000d523c0_0, 0, 32;
    %load/vec4 v0000000000d51100_0;
    %load/vec4 v0000000000d523c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %pad/u 32;
    %store/vec4 v0000000000d50d40_0, 0, 32;
    %jmp T_56.40;
T_56.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d521e0_0, 0, 32;
T_56.45 ;
    %load/vec4 v0000000000d521e0_0;
    %load/vec4 v0000000000d519c0_0;
    %cmp/s;
    %jmp/0xz T_56.46, 5;
    %load/vec4 v0000000000d50d40_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000d51100_0, 0, 1;
    %load/vec4 v0000000000d50d40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000d50d40_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d50d40_0, 0, 32;
    %load/vec4 v0000000000d521e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d521e0_0, 0, 32;
    %jmp T_56.45;
T_56.46 ;
T_56.40 ;
    %load/vec4 v0000000000d51100_0;
    %store/vec4 v0000000000d47280_0, 0, 1;
    %load/vec4 v0000000000d50d40_0;
    %store/vec4 v0000000000d51560_0, 0, 32;
    %jmp T_56.26;
T_56.26 ;
    %pop/vec4 1;
T_56.21 ;
    %jmp T_56.4;
T_56.4 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0000000000d42a10;
T_57 ;
    %wait E_0000000000cbd050;
    %load/vec4 v0000000000d41a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %jmp T_57.2;
T_57.0 ;
    %load/vec4 v0000000000d40ea0_0;
    %store/vec4 v0000000000d41ee0_0, 0, 32;
    %jmp T_57.2;
T_57.1 ;
    %load/vec4 v0000000000d418a0_0;
    %store/vec4 v0000000000d41ee0_0, 0, 32;
    %jmp T_57.2;
T_57.2 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0000000000b15e10;
T_58 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3ac40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3b320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3aba0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3b1e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
    %end;
    .thread T_58;
    .scope S_0000000000b15e10;
T_59 ;
    %wait E_0000000000cbbcd0;
    %load/vec4 v0000000000d3ad80_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %store/vec4 v0000000000d3ac40_0, 0, 32;
    %load/vec4 v0000000000d3ad80_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %store/vec4 v0000000000d3b320_0, 0, 32;
    %load/vec4 v0000000000d3ad80_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000d3aba0_0, 0, 32;
    %load/vec4 v0000000000d3ad80_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %store/vec4 v0000000000d3b1e0_0, 0, 32;
    %load/vec4 v0000000000d39f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_59.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_59.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_59.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_59.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_59.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_59.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_59.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_59.15, 6;
    %jmp T_59.16;
T_59.0 ;
    %load/vec4 v0000000000d3b320_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_59.17, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
    %jmp T_59.18;
T_59.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
T_59.18 ;
    %jmp T_59.16;
T_59.1 ;
    %load/vec4 v0000000000d3b320_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_59.19, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
    %jmp T_59.20;
T_59.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
T_59.20 ;
    %jmp T_59.16;
T_59.2 ;
    %load/vec4 v0000000000d3aba0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_59.21, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
    %jmp T_59.22;
T_59.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
T_59.22 ;
    %jmp T_59.16;
T_59.3 ;
    %load/vec4 v0000000000d3aba0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_59.23, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
    %jmp T_59.24;
T_59.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
T_59.24 ;
    %jmp T_59.16;
T_59.4 ;
    %load/vec4 v0000000000d3ac40_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_59.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
    %jmp T_59.26;
T_59.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
T_59.26 ;
    %jmp T_59.16;
T_59.5 ;
    %load/vec4 v0000000000d3ac40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_59.27, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
    %jmp T_59.28;
T_59.27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
T_59.28 ;
    %jmp T_59.16;
T_59.6 ;
    %load/vec4 v0000000000d3b1e0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_59.29, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
    %jmp T_59.30;
T_59.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
T_59.30 ;
    %jmp T_59.16;
T_59.7 ;
    %load/vec4 v0000000000d3b1e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_59.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
    %jmp T_59.32;
T_59.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
T_59.32 ;
    %jmp T_59.16;
T_59.8 ;
    %load/vec4 v0000000000d3aba0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d3b320_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.33, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
    %jmp T_59.34;
T_59.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
T_59.34 ;
    %jmp T_59.16;
T_59.9 ;
    %load/vec4 v0000000000d3aba0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000d3b320_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_59.35, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
    %jmp T_59.36;
T_59.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
T_59.36 ;
    %jmp T_59.16;
T_59.10 ;
    %load/vec4 v0000000000d3b1e0_0;
    %load/vec4 v0000000000d3ac40_0;
    %cmp/e;
    %jmp/0xz  T_59.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
    %jmp T_59.38;
T_59.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
T_59.38 ;
    %jmp T_59.16;
T_59.11 ;
    %load/vec4 v0000000000d3b1e0_0;
    %load/vec4 v0000000000d3ac40_0;
    %cmp/ne;
    %jmp/0xz  T_59.39, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
    %jmp T_59.40;
T_59.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
T_59.40 ;
    %jmp T_59.16;
T_59.12 ;
    %load/vec4 v0000000000d3b320_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000d3ac40_0;
    %load/vec4 v0000000000d3b1e0_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_59.41, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
    %jmp T_59.42;
T_59.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
T_59.42 ;
    %jmp T_59.16;
T_59.13 ;
    %load/vec4 v0000000000d3b320_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000d3ac40_0;
    %load/vec4 v0000000000d3b1e0_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_59.43, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
    %jmp T_59.44;
T_59.43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
T_59.44 ;
    %jmp T_59.16;
T_59.14 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
    %jmp T_59.16;
T_59.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d3b000_0, 0, 32;
    %jmp T_59.16;
T_59.16 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0000000000b15fa0;
T_60 ;
    %wait E_0000000000cbc710;
    %load/vec4 v0000000000d3a240_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d3b140_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d3ab00_0, 0, 1;
    %jmp T_60.1;
T_60.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d3ab00_0, 0, 1;
T_60.1 ;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0000000000b16130;
T_61 ;
    %wait E_0000000000cbc790;
    %load/vec4 v0000000000d3a880_0;
    %assign/vec4 v0000000000d39b60_0, 0;
    %load/vec4 v0000000000d398e0_0;
    %assign/vec4 v0000000000d3a1a0_0, 0;
    %load/vec4 v0000000000d3a560_0;
    %assign/vec4 v0000000000d39a20_0, 0;
    %load/vec4 v0000000000d3ace0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0000000000d3a9c0_0, 0;
    %jmp T_61;
    .thread T_61;
    .scope S_0000000000d3d540;
T_62 ;
    %wait E_0000000000cbd790;
    %load/vec4 v0000000000d40c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/z;
    %jmp/1 T_62.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/z;
    %jmp/1 T_62.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/z;
    %jmp/1 T_62.2, 4;
    %jmp T_62.3;
T_62.0 ;
    %load/vec4 v0000000000d3ece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.4, 8;
    %load/vec4 v0000000000d3ec40_0;
    %pad/u 8;
    %ix/getv 4, v0000000000d3f140_0;
    %store/vec4a v0000000000d3f1e0, 4, 0;
    %jmp T_62.5;
T_62.4 ;
    %ix/getv 4, v0000000000d3f140_0;
    %load/vec4a v0000000000d3f1e0, 4;
    %pad/u 32;
    %store/vec4 v0000000000d3fbe0_0, 0, 32;
T_62.5 ;
    %jmp T_62.3;
T_62.1 ;
    %load/vec4 v0000000000d3ece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.6, 8;
    %load/vec4 v0000000000d3ec40_0;
    %parti/s 8, 8, 5;
    %ix/getv 4, v0000000000d3f140_0;
    %store/vec4a v0000000000d3f1e0, 4, 0;
    %load/vec4 v0000000000d3ec40_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000d3f140_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000d3f1e0, 4, 0;
    %jmp T_62.7;
T_62.6 ;
    %load/vec4 v0000000000d3f140_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d3f1e0, 4;
    %load/vec4 v0000000000d3f140_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d3f1e0, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0000000000d3fbe0_0, 0, 32;
T_62.7 ;
    %jmp T_62.3;
T_62.2 ;
    %load/vec4 v0000000000d3ece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.8, 8;
    %load/vec4 v0000000000d3ec40_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000d3f140_0;
    %store/vec4a v0000000000d3f1e0, 4, 0;
    %load/vec4 v0000000000d3ec40_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000d3f140_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000d3f1e0, 4, 0;
    %load/vec4 v0000000000d3ec40_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000d3f140_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000d3f1e0, 4, 0;
    %load/vec4 v0000000000d3ec40_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000d3f140_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000d3f1e0, 4, 0;
    %jmp T_62.9;
T_62.8 ;
    %load/vec4 v0000000000d3f140_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d3f1e0, 4;
    %load/vec4 v0000000000d3f140_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d3f1e0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000d3f140_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d3f1e0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000d3f140_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d3f1e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d3fbe0_0, 0, 32;
T_62.9 ;
    %jmp T_62.3;
T_62.3 ;
    %pop/vec4 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0000000000d43ff0;
T_63 ;
    %wait E_0000000000cbd350;
    %load/vec4 v0000000000d41080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_63.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_63.1, 6;
    %jmp T_63.2;
T_63.0 ;
    %load/vec4 v0000000000d411c0_0;
    %store/vec4 v0000000000d41580_0, 0, 32;
    %jmp T_63.2;
T_63.1 ;
    %load/vec4 v0000000000d41b20_0;
    %store/vec4 v0000000000d41580_0, 0, 32;
    %jmp T_63.2;
T_63.2 ;
    %pop/vec4 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0000000000b71a50;
T_64 ;
    %wait E_0000000000cbc790;
    %load/vec4 v0000000000d3d290_0;
    %assign/vec4 v0000000000d3cbb0_0, 0;
    %load/vec4 v0000000000d3c9d0_0;
    %assign/vec4 v0000000000d3ccf0_0, 0;
    %load/vec4 v0000000000d3c930_0;
    %assign/vec4 v0000000000d3c570_0, 0;
    %load/vec4 v0000000000d3c6b0_0;
    %assign/vec4 v0000000000d3d3d0_0, 0;
    %jmp T_64;
    .thread T_64;
    .scope S_0000000000d44310;
T_65 ;
    %wait E_0000000000cbc990;
    %load/vec4 v0000000000d422a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_65.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_65.1, 6;
    %jmp T_65.2;
T_65.0 ;
    %load/vec4 v0000000000d41bc0_0;
    %store/vec4 v0000000000d41d00_0, 0, 32;
    %jmp T_65.2;
T_65.1 ;
    %load/vec4 v0000000000d42020_0;
    %store/vec4 v0000000000d41d00_0, 0, 32;
    %jmp T_65.2;
T_65.2 ;
    %pop/vec4 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0000000000d3d860;
T_66 ;
    %wait E_0000000000cbd710;
    %load/vec4 v0000000000d3f5a0_0;
    %load/vec4 v0000000000d3faa0_0;
    %load/vec4 v0000000000d3f500_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d3fc80_0;
    %load/vec4 v0000000000d3f500_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d3ffa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d3f000_0, 0, 1;
T_66.0 ;
    %load/vec4 v0000000000d3f5a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_66.2, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000d40a40_0, 0, 2;
    %jmp T_66.3;
T_66.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000d40a40_0, 0, 2;
T_66.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d3ffa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d3f000_0, 0, 1;
    %load/vec4 v0000000000d40cc0_0;
    %load/vec4 v0000000000d3faa0_0;
    %load/vec4 v0000000000d3f500_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d3fc80_0;
    %load/vec4 v0000000000d3f500_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000d40900_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000d40720_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000d3ef60_0, 0, 2;
    %jmp T_66.5;
T_66.4 ;
    %load/vec4 v0000000000d40040_0;
    %load/vec4 v0000000000d3faa0_0;
    %load/vec4 v0000000000d3e7e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d3fc80_0;
    %load/vec4 v0000000000d3e7e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000d40900_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000d40720_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000d3ef60_0, 0, 2;
    %jmp T_66.7;
T_66.6 ;
    %load/vec4 v0000000000d3e6a0_0;
    %load/vec4 v0000000000d3faa0_0;
    %load/vec4 v0000000000d3e560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d3fc80_0;
    %load/vec4 v0000000000d3e560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.8, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000d40900_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000d40720_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000d3ef60_0, 0, 2;
    %jmp T_66.9;
T_66.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000d40900_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000d40720_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000d3ef60_0, 0, 2;
T_66.9 ;
T_66.7 ;
T_66.5 ;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0000000000d6d3f0;
T_67 ;
    %wait E_0000000000cbce50;
    %load/vec4 v0000000000d5ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %load/vec4 v0000000000d5bb50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_67.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_67.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_67.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_67.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_67.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_67.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_67.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_67.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_67.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_67.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_67.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_67.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_67.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_67.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_67.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_67.17, 6;
    %jmp T_67.18;
T_67.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000d5ae30_0, 0;
    %jmp T_67.18;
T_67.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000d5ae30_0, 0;
    %jmp T_67.18;
T_67.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000d5ae30_0, 0;
    %jmp T_67.18;
T_67.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000d5ae30_0, 0;
    %jmp T_67.18;
T_67.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000d5ae30_0, 0;
    %jmp T_67.18;
T_67.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000d5ae30_0, 0;
    %jmp T_67.18;
T_67.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000d5ae30_0, 0;
    %jmp T_67.18;
T_67.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000d5ae30_0, 0;
    %jmp T_67.18;
T_67.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000d5ae30_0, 0;
    %jmp T_67.18;
T_67.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000d5ae30_0, 0;
    %jmp T_67.18;
T_67.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000d5ae30_0, 0;
    %jmp T_67.18;
T_67.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000d5ae30_0, 0;
    %jmp T_67.18;
T_67.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000d5ae30_0, 0;
    %jmp T_67.18;
T_67.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000d5ae30_0, 0;
    %jmp T_67.18;
T_67.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000d5ae30_0, 0;
    %jmp T_67.18;
T_67.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000d5ae30_0, 0;
    %jmp T_67.18;
T_67.18 ;
    %pop/vec4 1;
    %jmp T_67.1;
T_67.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000d5ae30_0, 0;
T_67.1 ;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0000000000d6ca90;
T_68 ;
    %wait E_0000000000cbc8d0;
    %load/vec4 v0000000000d597b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_68.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_68.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_68.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_68.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_68.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_68.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_68.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_68.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_68.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_68.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_68.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_68.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_68.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_68.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_68.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_68.15, 6;
    %jmp T_68.16;
T_68.0 ;
    %load/vec4 v0000000000d5b5b0_0;
    %assign/vec4 v0000000000d5bc90_0, 0;
    %jmp T_68.16;
T_68.1 ;
    %load/vec4 v0000000000d5b150_0;
    %assign/vec4 v0000000000d5bc90_0, 0;
    %jmp T_68.16;
T_68.2 ;
    %load/vec4 v0000000000d59850_0;
    %assign/vec4 v0000000000d5bc90_0, 0;
    %jmp T_68.16;
T_68.3 ;
    %load/vec4 v0000000000d5b8d0_0;
    %assign/vec4 v0000000000d5bc90_0, 0;
    %jmp T_68.16;
T_68.4 ;
    %load/vec4 v0000000000d5a930_0;
    %assign/vec4 v0000000000d5bc90_0, 0;
    %jmp T_68.16;
T_68.5 ;
    %load/vec4 v0000000000d59b70_0;
    %assign/vec4 v0000000000d5bc90_0, 0;
    %jmp T_68.16;
T_68.6 ;
    %load/vec4 v0000000000d5af70_0;
    %assign/vec4 v0000000000d5bc90_0, 0;
    %jmp T_68.16;
T_68.7 ;
    %load/vec4 v0000000000d59cb0_0;
    %assign/vec4 v0000000000d5bc90_0, 0;
    %jmp T_68.16;
T_68.8 ;
    %load/vec4 v0000000000d5b330_0;
    %assign/vec4 v0000000000d5bc90_0, 0;
    %jmp T_68.16;
T_68.9 ;
    %load/vec4 v0000000000d5bbf0_0;
    %assign/vec4 v0000000000d5bc90_0, 0;
    %jmp T_68.16;
T_68.10 ;
    %load/vec4 v0000000000d5a430_0;
    %assign/vec4 v0000000000d5bc90_0, 0;
    %jmp T_68.16;
T_68.11 ;
    %load/vec4 v0000000000d59710_0;
    %assign/vec4 v0000000000d5bc90_0, 0;
    %jmp T_68.16;
T_68.12 ;
    %load/vec4 v0000000000d59c10_0;
    %assign/vec4 v0000000000d5bc90_0, 0;
    %jmp T_68.16;
T_68.13 ;
    %load/vec4 v0000000000d59670_0;
    %assign/vec4 v0000000000d5bc90_0, 0;
    %jmp T_68.16;
T_68.14 ;
    %load/vec4 v0000000000d5a4d0_0;
    %assign/vec4 v0000000000d5bc90_0, 0;
    %jmp T_68.16;
T_68.15 ;
    %load/vec4 v0000000000d5aed0_0;
    %assign/vec4 v0000000000d5bc90_0, 0;
    %jmp T_68.16;
T_68.16 ;
    %pop/vec4 1;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0000000000d6d710;
T_69 ;
    %wait E_0000000000cbc9d0;
    %load/vec4 v0000000000d5ab10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_69.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_69.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_69.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_69.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_69.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_69.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_69.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_69.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_69.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_69.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_69.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_69.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_69.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_69.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_69.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_69.15, 6;
    %jmp T_69.16;
T_69.0 ;
    %load/vec4 v0000000000d5b470_0;
    %assign/vec4 v0000000000d5a9d0_0, 0;
    %jmp T_69.16;
T_69.1 ;
    %load/vec4 v0000000000d5a7f0_0;
    %assign/vec4 v0000000000d5a9d0_0, 0;
    %jmp T_69.16;
T_69.2 ;
    %load/vec4 v0000000000d5a570_0;
    %assign/vec4 v0000000000d5a9d0_0, 0;
    %jmp T_69.16;
T_69.3 ;
    %load/vec4 v0000000000d5b650_0;
    %assign/vec4 v0000000000d5a9d0_0, 0;
    %jmp T_69.16;
T_69.4 ;
    %load/vec4 v0000000000d5b6f0_0;
    %assign/vec4 v0000000000d5a9d0_0, 0;
    %jmp T_69.16;
T_69.5 ;
    %load/vec4 v0000000000d5a890_0;
    %assign/vec4 v0000000000d5a9d0_0, 0;
    %jmp T_69.16;
T_69.6 ;
    %load/vec4 v0000000000d59d50_0;
    %assign/vec4 v0000000000d5a9d0_0, 0;
    %jmp T_69.16;
T_69.7 ;
    %load/vec4 v0000000000d5b790_0;
    %assign/vec4 v0000000000d5a9d0_0, 0;
    %jmp T_69.16;
T_69.8 ;
    %load/vec4 v0000000000d59e90_0;
    %assign/vec4 v0000000000d5a9d0_0, 0;
    %jmp T_69.16;
T_69.9 ;
    %load/vec4 v0000000000d5b830_0;
    %assign/vec4 v0000000000d5a9d0_0, 0;
    %jmp T_69.16;
T_69.10 ;
    %load/vec4 v0000000000d59df0_0;
    %assign/vec4 v0000000000d5a9d0_0, 0;
    %jmp T_69.16;
T_69.11 ;
    %load/vec4 v0000000000d5b0b0_0;
    %assign/vec4 v0000000000d5a9d0_0, 0;
    %jmp T_69.16;
T_69.12 ;
    %load/vec4 v0000000000d59a30_0;
    %assign/vec4 v0000000000d5a9d0_0, 0;
    %jmp T_69.16;
T_69.13 ;
    %load/vec4 v0000000000d598f0_0;
    %assign/vec4 v0000000000d5a9d0_0, 0;
    %jmp T_69.16;
T_69.14 ;
    %load/vec4 v0000000000d5a250_0;
    %assign/vec4 v0000000000d5a9d0_0, 0;
    %jmp T_69.16;
T_69.15 ;
    %load/vec4 v0000000000d5b510_0;
    %assign/vec4 v0000000000d5a9d0_0, 0;
    %jmp T_69.16;
T_69.16 ;
    %pop/vec4 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0000000000d6cdb0;
T_70 ;
    %wait E_0000000000cbe710;
    %load/vec4 v0000000000d5acf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_70.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_70.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_70.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_70.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_70.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_70.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_70.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_70.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_70.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_70.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_70.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_70.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_70.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_70.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_70.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_70.15, 6;
    %jmp T_70.16;
T_70.0 ;
    %load/vec4 v0000000000d5ba10_0;
    %assign/vec4 v0000000000d5ac50_0, 0;
    %jmp T_70.16;
T_70.1 ;
    %load/vec4 v0000000000d5a1b0_0;
    %assign/vec4 v0000000000d5ac50_0, 0;
    %jmp T_70.16;
T_70.2 ;
    %load/vec4 v0000000000d5abb0_0;
    %assign/vec4 v0000000000d5ac50_0, 0;
    %jmp T_70.16;
T_70.3 ;
    %load/vec4 v0000000000d59990_0;
    %assign/vec4 v0000000000d5ac50_0, 0;
    %jmp T_70.16;
T_70.4 ;
    %load/vec4 v0000000000d59ad0_0;
    %assign/vec4 v0000000000d5ac50_0, 0;
    %jmp T_70.16;
T_70.5 ;
    %load/vec4 v0000000000d5a070_0;
    %assign/vec4 v0000000000d5ac50_0, 0;
    %jmp T_70.16;
T_70.6 ;
    %load/vec4 v0000000000d5a110_0;
    %assign/vec4 v0000000000d5ac50_0, 0;
    %jmp T_70.16;
T_70.7 ;
    %load/vec4 v0000000000d5a610_0;
    %assign/vec4 v0000000000d5ac50_0, 0;
    %jmp T_70.16;
T_70.8 ;
    %load/vec4 v0000000000d5a2f0_0;
    %assign/vec4 v0000000000d5ac50_0, 0;
    %jmp T_70.16;
T_70.9 ;
    %load/vec4 v0000000000d5a390_0;
    %assign/vec4 v0000000000d5ac50_0, 0;
    %jmp T_70.16;
T_70.10 ;
    %load/vec4 v0000000000d59fd0_0;
    %assign/vec4 v0000000000d5ac50_0, 0;
    %jmp T_70.16;
T_70.11 ;
    %load/vec4 v0000000000d5b970_0;
    %assign/vec4 v0000000000d5ac50_0, 0;
    %jmp T_70.16;
T_70.12 ;
    %load/vec4 v0000000000d5bab0_0;
    %assign/vec4 v0000000000d5ac50_0, 0;
    %jmp T_70.16;
T_70.13 ;
    %load/vec4 v0000000000d59f30_0;
    %assign/vec4 v0000000000d5ac50_0, 0;
    %jmp T_70.16;
T_70.14 ;
    %load/vec4 v0000000000d5bd30_0;
    %assign/vec4 v0000000000d5ac50_0, 0;
    %jmp T_70.16;
T_70.15 ;
    %load/vec4 v0000000000d595d0_0;
    %assign/vec4 v0000000000d5ac50_0, 0;
    %jmp T_70.16;
T_70.16 ;
    %pop/vec4 1;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0000000000d6c770;
T_71 ;
    %wait E_0000000000cbe750;
    %load/vec4 v0000000000d55110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_71.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_71.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_71.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_71.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_71.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_71.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_71.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_71.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_71.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_71.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_71.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_71.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_71.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_71.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_71.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_71.15, 6;
    %jmp T_71.16;
T_71.0 ;
    %load/vec4 v0000000000d5bf10_0;
    %assign/vec4 v0000000000d565b0_0, 0;
    %jmp T_71.16;
T_71.1 ;
    %load/vec4 v0000000000d5be70_0;
    %assign/vec4 v0000000000d565b0_0, 0;
    %jmp T_71.16;
T_71.2 ;
    %load/vec4 v0000000000d5c370_0;
    %assign/vec4 v0000000000d565b0_0, 0;
    %jmp T_71.16;
T_71.3 ;
    %load/vec4 v0000000000d5c410_0;
    %assign/vec4 v0000000000d565b0_0, 0;
    %jmp T_71.16;
T_71.4 ;
    %load/vec4 v0000000000d5c4b0_0;
    %assign/vec4 v0000000000d565b0_0, 0;
    %jmp T_71.16;
T_71.5 ;
    %load/vec4 v0000000000d55070_0;
    %assign/vec4 v0000000000d565b0_0, 0;
    %jmp T_71.16;
T_71.6 ;
    %load/vec4 v0000000000d55d90_0;
    %assign/vec4 v0000000000d565b0_0, 0;
    %jmp T_71.16;
T_71.7 ;
    %load/vec4 v0000000000d54a30_0;
    %assign/vec4 v0000000000d565b0_0, 0;
    %jmp T_71.16;
T_71.8 ;
    %load/vec4 v0000000000d54df0_0;
    %assign/vec4 v0000000000d565b0_0, 0;
    %jmp T_71.16;
T_71.9 ;
    %load/vec4 v0000000000d56a10_0;
    %assign/vec4 v0000000000d565b0_0, 0;
    %jmp T_71.16;
T_71.10 ;
    %load/vec4 v0000000000d5bdd0_0;
    %assign/vec4 v0000000000d565b0_0, 0;
    %jmp T_71.16;
T_71.11 ;
    %load/vec4 v0000000000d5bfb0_0;
    %assign/vec4 v0000000000d565b0_0, 0;
    %jmp T_71.16;
T_71.12 ;
    %load/vec4 v0000000000d5c050_0;
    %assign/vec4 v0000000000d565b0_0, 0;
    %jmp T_71.16;
T_71.13 ;
    %load/vec4 v0000000000d5c0f0_0;
    %assign/vec4 v0000000000d565b0_0, 0;
    %jmp T_71.16;
T_71.14 ;
    %load/vec4 v0000000000d5c190_0;
    %assign/vec4 v0000000000d565b0_0, 0;
    %jmp T_71.16;
T_71.15 ;
    %load/vec4 v0000000000d5c2d0_0;
    %assign/vec4 v0000000000d565b0_0, 0;
    %jmp T_71.16;
T_71.16 ;
    %pop/vec4 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0000000000d6e200;
T_72 ;
    %wait E_0000000000cbda10;
    %load/vec4 v0000000000d56650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %load/vec4 v0000000000d56bf0_0;
    %assign/vec4 v0000000000d5b290_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0000000000d55cf0_0;
    %assign/vec4 v0000000000d5b290_0, 0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0000000000d48bc0;
T_73 ;
    %wait E_0000000000cbcd10;
    %load/vec4 v0000000000d572d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %load/vec4 v0000000000d584f0_0;
    %assign/vec4 v0000000000d589f0_0, 0;
T_73.0 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0000000000d49200;
T_74 ;
    %wait E_0000000000cbcd10;
    %load/vec4 v0000000000d57910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0000000000d58270_0;
    %assign/vec4 v0000000000d56f10_0, 0;
T_74.0 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0000000000d6c5e0;
T_75 ;
    %wait E_0000000000cbcd10;
    %load/vec4 v0000000000d58810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %load/vec4 v0000000000d570f0_0;
    %assign/vec4 v0000000000d586d0_0, 0;
T_75.0 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0000000000d6da30;
T_76 ;
    %wait E_0000000000cbcd10;
    %load/vec4 v0000000000d57c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %load/vec4 v0000000000d58bd0_0;
    %assign/vec4 v0000000000d583b0_0, 0;
T_76.0 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0000000000d6dbc0;
T_77 ;
    %wait E_0000000000cbcd10;
    %load/vec4 v0000000000d56fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0000000000d57cd0_0;
    %assign/vec4 v0000000000d57d70_0, 0;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0000000000d6d0d0;
T_78 ;
    %wait E_0000000000cbcd10;
    %load/vec4 v0000000000d58090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %load/vec4 v0000000000d57f50_0;
    %assign/vec4 v0000000000d57190_0, 0;
T_78.0 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0000000000d6dd50;
T_79 ;
    %wait E_0000000000cbcd10;
    %load/vec4 v0000000000d588b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %load/vec4 v0000000000d58770_0;
    %assign/vec4 v0000000000d57ff0_0, 0;
T_79.0 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0000000000d6e070;
T_80 ;
    %wait E_0000000000cbcd10;
    %load/vec4 v0000000000d59030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %load/vec4 v0000000000d58d10_0;
    %assign/vec4 v0000000000d58f90_0, 0;
T_80.0 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0000000000d6d260;
T_81 ;
    %wait E_0000000000cbcd10;
    %load/vec4 v0000000000d59170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %load/vec4 v0000000000d592b0_0;
    %assign/vec4 v0000000000d59210_0, 0;
T_81.0 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0000000000d6dee0;
T_82 ;
    %wait E_0000000000cbcd10;
    %load/vec4 v0000000000d5a6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %load/vec4 v0000000000d5b3d0_0;
    %assign/vec4 v0000000000d5a750_0, 0;
T_82.0 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0000000000d48d50;
T_83 ;
    %wait E_0000000000cbcd10;
    %load/vec4 v0000000000d57230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %load/vec4 v0000000000d57eb0_0;
    %assign/vec4 v0000000000d575f0_0, 0;
T_83.0 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0000000000d496b0;
T_84 ;
    %wait E_0000000000cbcd10;
    %load/vec4 v0000000000d57050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %load/vec4 v0000000000d58590_0;
    %assign/vec4 v0000000000d593f0_0, 0;
T_84.0 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0000000000d48ee0;
T_85 ;
    %wait E_0000000000cbcd10;
    %load/vec4 v0000000000d57e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %load/vec4 v0000000000d56dd0_0;
    %assign/vec4 v0000000000d577d0_0, 0;
T_85.0 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0000000000d49070;
T_86 ;
    %wait E_0000000000cbcd10;
    %load/vec4 v0000000000d56e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %load/vec4 v0000000000d58e50_0;
    %assign/vec4 v0000000000d57370_0, 0;
T_86.0 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0000000000d49840;
T_87 ;
    %wait E_0000000000cbcd10;
    %load/vec4 v0000000000d57730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %load/vec4 v0000000000d58630_0;
    %assign/vec4 v0000000000d58b30_0, 0;
T_87.0 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0000000000d49b60;
T_88 ;
    %wait E_0000000000cbcd10;
    %load/vec4 v0000000000d57870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %load/vec4 v0000000000d59490_0;
    %assign/vec4 v0000000000d57410_0, 0;
T_88.0 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0000000000b20040;
T_89 ;
    %delay 5, 0;
    %load/vec4 v0000000000d54b70_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000000d54b70_0, 0, 32;
    %load/vec4 v0000000000d557f0_0;
    %inv;
    %store/vec4 v0000000000d557f0_0, 0, 1;
    %jmp T_89;
    .thread T_89;
    .scope S_0000000000b20040;
T_90 ;
    %delay 2, 0;
    %load/vec4 v0000000000d56150_0;
    %inv;
    %store/vec4 v0000000000d56150_0, 0, 1;
    %jmp T_90;
    .thread T_90;
    .scope S_0000000000b20040;
T_91 ;
    %wait E_0000000000cbd0d0;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0000000000b20040;
T_92 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d55930_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000d56510_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000d56b50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000d548f0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000d54990_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d559d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d56150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d557f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d54b70_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000000000d54fd0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d559d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000d56510_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d55930_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000d56b50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000d548f0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000d54990_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000000d56510_0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000d55930_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000000d56b50_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000000d548f0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000000d54990_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000d56510_0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000000000d55930_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000d56b50_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000d548f0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000d54990_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000000000d56510_0, 0, 4;
    %pushi/vec4 90, 0, 32;
    %store/vec4 v0000000000d55930_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000000000d56b50_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000000000d548f0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000000000d54990_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000d56510_0, 0, 4;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0000000000d55930_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000000000d56510_0, 0, 4;
    %pushi/vec4 73, 0, 32;
    %store/vec4 v0000000000d55930_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000000d56510_0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000000000d55930_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000000000d56510_0, 0, 4;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0000000000d55930_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000000000d56510_0, 0, 4;
    %pushi/vec4 45, 0, 32;
    %store/vec4 v0000000000d55930_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000000000d56510_0, 0, 4;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v0000000000d55930_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000000000d56510_0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0000000000d55930_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000000000d56510_0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000000000d55930_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000000000d56510_0, 0, 4;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0000000000d55930_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000000000d56510_0, 0, 4;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0000000000d55930_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000000000d56510_0, 0, 4;
    %pushi/vec4 83, 0, 32;
    %store/vec4 v0000000000d55930_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000000000d56510_0, 0, 4;
    %pushi/vec4 35, 0, 32;
    %store/vec4 v0000000000d55930_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000000000d54b70_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000000000d56510_0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000000000d55930_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000000000d56b50_0, 0, 4;
    %vpi_call 5 313 "$finish" {0 0 0};
    %end;
    .thread T_92;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "ppu_tb.v";
    "./PPU.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_ALU.v";
    "./register_file/PF1_Nazario_Morales_Victor_rf.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_Sign_Shift_Extender.v";
