
---------- Begin Simulation Statistics ----------
simSeconds                                   1.473734                       # Number of seconds simulated (Second)
simTicks                                 1473734283000                       # Number of ticks simulated (Tick)
finalTick                                1473734283000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2342.78                       # Real time elapsed on the host (Second)
hostTickRate                                629054773                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  405351904                       # Number of bytes of host memory used (Byte)
simInsts                                   1071121106                       # Number of instructions simulated (Count)
simOps                                     1071121106                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   457202                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     457202                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       1473734283                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.375880                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.726807                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch          522      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          4280      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         3626      0.01%      0.02% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect           70      0.00%      0.02% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     47519470     94.04%     94.06% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      3003115      5.94%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond           75      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       50531158                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            3      0.05%      0.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         1136     17.44%     17.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          524      8.04%     25.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           28      0.43%     25.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         3953     60.68%     86.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          868     13.33%     99.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond            2      0.03%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          6514                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          518     16.54%     16.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           10      0.32%     16.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          225      7.19%     24.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           28      0.89%     24.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond         2153     68.76%     93.71% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          172      5.49%     99.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           25      0.80%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         3131                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          518      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return         3144      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         3101      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           42      0.00%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     47515516     94.04%     94.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      3002245      5.94%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond           73      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     50524639                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          518     16.54%     16.54% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return           10      0.32%     16.86% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          225      7.19%     24.05% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           28      0.89%     24.94% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond         2153     68.76%     93.71% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          172      5.49%     99.20% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.20% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           25      0.80%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         3131                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond         1525    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total         1525                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch          518     32.25%     32.25% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return           10      0.62%     32.88% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          225     14.01%     46.89% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect           28      1.74%     48.63% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond          628     39.10%     87.73% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          172     10.71%     98.44% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     98.44% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond           25      1.56%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total         1606                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        14679      0.03%      0.03% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     50512154     99.96%     99.99% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         4277      0.01%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect           48      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     50531158                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         2088     79.91%     79.91% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          515     19.71%     99.62% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            8      0.31%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            2      0.08%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         2613                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          47519992                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     47508301                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              3131                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            757                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups             50531158                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 2035                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                50516905                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999718                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1025                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups             145                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 48                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               97                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          522      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         4280      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         3626      0.01%      0.02% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect           70      0.00%      0.02% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     47519470     94.04%     94.06% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      3003115      5.94%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond           75      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     50531158                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          522      3.66%      3.66% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         4280     30.03%     33.69% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          559      3.92%     37.61% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect           70      0.49%     38.10% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         8103     56.85%     94.96% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          644      4.52%     99.47% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.47% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond           75      0.53%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         14253                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          225     11.06%     11.06% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     11.06% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         1638     80.49%     91.55% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          172      8.45%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         2035                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          225     11.06%     11.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         1638     80.49%     91.55% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          172      8.45%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         2035                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1473734283000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups          145                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits           48                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses           97                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords           53                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          198                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 4832                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   4832                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1688                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                   3144                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                3134                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                10                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts           1071121106                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1071121106                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.375880                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.726807                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          729      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    627080256     58.54%     58.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          532      0.00%     58.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           80      0.00%     58.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     30001000      2.80%     61.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp      3000501      0.28%     61.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt      3001185      0.28%     61.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult     20000532      1.87%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc           43      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv           18      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc          562      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    197018835     18.39%     82.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     47013848      4.39%     86.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     98002304      9.15%     95.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite     46000681      4.29%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1071121106                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data      328236819                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         328236819                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     328236819                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        328236819                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     16670606                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        16670606                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     16670606                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       16670606                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 436231666000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 436231666000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 436231666000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 436231666000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    344907425                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     344907425                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    344907425                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    344907425                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.048334                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.048334                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.048334                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.048334                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 26167.714959                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 26167.714959                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 26167.714959                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 26167.714959                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      5875327                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           5875327                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      2920066                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       2920066                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      2920066                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      2920066                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     13750540                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     13750540                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     13750540                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     13750540                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 364833308000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 364833308000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 364833308000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 364833308000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.039867                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.039867                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.039867                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.039867                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 26532.289496                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 26532.289496                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 26532.289496                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 26532.289496                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               13749516                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    243892590                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       243892590                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      8000307                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       8000307                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 226308477000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 226308477000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    251892897                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    251892897                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.031761                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.031761                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 28287.474093                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 28287.474093                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data            1                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total            1                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      8000306                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      8000306                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 210307839000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 210307839000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.031761                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.031761                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 26287.474379                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 26287.474379                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     84344229                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       84344229                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      8670299                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      8670299                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 209923189000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 209923189000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     93014528                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     93014528                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.093214                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.093214                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 24211.758902                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 24211.758902                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      2920065                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      2920065                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      5750234                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      5750234                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 154525469000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 154525469000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.061821                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.061821                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 26872.900998                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 26872.900998                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1473734283000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.986641                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            341987359                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           13750540                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              24.870831                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              624000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1023.986641                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           21                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          284                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          717                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses        11050788140                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses       11050788140                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1473734283000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps         8732                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions           624099926                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions             56004445                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions          295026434                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions          93017129                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      194547353                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         194547353                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     194547353                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        194547353                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1696                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1696                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1696                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1696                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    102069000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    102069000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    102069000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    102069000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    194549049                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     194549049                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    194549049                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    194549049                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000009                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000009                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000009                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000009                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 60182.193396                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 60182.193396                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 60182.193396                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 60182.193396                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst         1696                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1696                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1696                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1696                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     98679000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     98679000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     98679000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     98679000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000009                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000009                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000009                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000009                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 58183.372642                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 58183.372642                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 58183.372642                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 58183.372642                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1439                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    194547353                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       194547353                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1696                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1696                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    102069000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    102069000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    194549049                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    194549049                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000009                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000009                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 60182.193396                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 60182.193396                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1696                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1696                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     98679000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     98679000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000009                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 58183.372642                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 58183.372642                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1473734283000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           253.092090                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            194549048                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1695                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           114778.199410                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              169000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   253.092090                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.988641                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.988641                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           75                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           65                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          116                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1556394087                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1556394087                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1473734283000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_64kb_walks            0                       # Completed page walks with 64KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1473734283000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_64kb_walks            0                       # Completed page walks with 64KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1473734283000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1473734283000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts               1071121106                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1071121106                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   519                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp              8002001                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty       17625981                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict           29498769                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq            13540775                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq             5750234                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp            5750234                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq         8002002                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         4830                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     41250596                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                 41255426                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       108480                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port   1256055488                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                1256163968                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                          46914570                       # Total snoops (Count)
system.l2bus.snoopTraffic                   752041856                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples            60666806                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.226731                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.418718                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                  46911804     77.33%     77.33% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                  13754972     22.67%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                        30      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 2                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total              60666806                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1473734283000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy          39253845000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             5085000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy         41251620000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests        27503191                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests     13750956                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops          13754996                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops     13754966                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops           30                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               985                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data          13510085                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total             13511070                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              985                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data         13510085                       # number of overall hits (Count)
system.l2cache.overallHits::total            13511070                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             711                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data          240455                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total             241166                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            711                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data         240455                       # number of overall misses (Count)
system.l2cache.overallMisses::total            241166                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     72930000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data  39869898000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total   39942828000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     72930000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data  39869898000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total  39942828000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1696                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data      13750540                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total         13752236                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1696                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data     13750540                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total        13752236                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.419222                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.017487                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.017536                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.419222                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.017487                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.017536                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 102573.839662                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 165810.226446                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 165623.794399                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 102573.839662                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 165810.226446                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 165623.794399                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks         5875327                       # number of writebacks (Count)
system.l2cache.writebacks::total              5875327                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.inst            31                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.data         25259                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total            25290                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.inst           31                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data        25259                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total           25290                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          680                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data       215196                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total         215876                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          680                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data       215196                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher     13540752                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total      13756628                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     57422000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data  32036655000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total  32094077000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     57422000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data  32036655000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher 1846624066607                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 1878718143607                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.400943                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.015650                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.015698                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.400943                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.015650                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     1.000319                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 84444.117647                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 148871.981821                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 148669.036854                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 84444.117647                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 148871.981821                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 136375.296336                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 136568.215962                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                  19629532                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks      7875623                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total      7875623                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher     13540752                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total     13540752                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher 1846624066607                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total 1846624066607                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 136375.296336                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 136375.296336                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data       5635001                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total          5635001                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data       115233                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total         115233                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data  18939745000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total  18939745000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data      5750234                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total      5750234                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.020040                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.020040                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 164360.426267                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 164360.426267                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrHits::cpu.data        25256                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrHits::total        25256                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrMisses::cpu.data        89977                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total        89977                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data  13611173000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total  13611173000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.015648                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.015648                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 151273.914445                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 151273.914445                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          985                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data      7875084                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total      7876069                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          711                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data       125222                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total       125933                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     72930000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data  20930153000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total  21003083000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1696                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data      8000306                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total      8002002                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.419222                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.015652                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.015738                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 102573.839662                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 167144.375589                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 166779.819428                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.inst           31                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.data            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total           34                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          680                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data       125219                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total       125899                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     57422000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data  18425482000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total  18482904000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.400943                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.015652                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.015733                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 84444.117647                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 147146.056110                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 146807.393228                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks      5875327                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total      5875327                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks      5875327                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total      5875327                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 1473734283000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses       215876                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued           52860220                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUnused               2008                       # number of HardPF blocks evicted w/o reference (Count)
system.l2cache.prefetcher.pfUseful           13511070                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.255600                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.984274                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache       38055514                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR         1263951                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 3                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate             39319468                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified       52860228                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit               8                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage          2148716                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage      2139332                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1473734283000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse               63.999938                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                33140666                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs              19629596                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.688301                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                 128000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    22.369422                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     0.001955                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data     0.558106                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher    41.070456                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.349522                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.000031                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.008720                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.641726                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022           49                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024           15                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::0              49                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::0              15                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.765625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.234375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses              74635968                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses             74635968                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1473734283000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp             13664292                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty       11750654                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict           15746567                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq               89977                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp              89977                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq        13664292                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache0.cpu_side_port     10315370                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache1.cpu_side_port     10315365                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache2.cpu_side_port     10315113                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache3.cpu_side_port     10315648                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::total     41261496                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache0.cpu_side_port    314073792                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache1.cpu_side_port    314074176                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache2.cpu_side_port    314069248                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache3.cpu_side_port    314076928                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize_system.l2cache.mem_side_port::total   1256294144                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                          13744263                       # Total snoops (Count)
system.l3bus.snoopTraffic                   376020928                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples            41251490                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.333182                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.471351                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                  27507227     66.68%     66.68% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                  13744263     33.32%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total              41251490                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1473734283000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy          11559740846                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.reqLayer1.occupancy          11559421075                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer1.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.reqLayer2.occupancy          11773858725                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.reqLayer3.occupancy          11774098946                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer3.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy         27508538000                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3cache0.demandHits::cpu.inst               92                       # number of demand (read+write) hits (Count)
system.l3cache0.demandHits::cpu.data               14                       # number of demand (read+write) hits (Count)
system.l3cache0.demandHits::l2cache.prefetcher          336                       # number of demand (read+write) hits (Count)
system.l3cache0.demandHits::total                 442                       # number of demand (read+write) hits (Count)
system.l3cache0.overallHits::cpu.inst              92                       # number of overall hits (Count)
system.l3cache0.overallHits::cpu.data              14                       # number of overall hits (Count)
system.l3cache0.overallHits::l2cache.prefetcher          336                       # number of overall hits (Count)
system.l3cache0.overallHits::total                442                       # number of overall hits (Count)
system.l3cache0.demandMisses::cpu.inst             49                       # number of demand (read+write) misses (Count)
system.l3cache0.demandMisses::cpu.data         214918                       # number of demand (read+write) misses (Count)
system.l3cache0.demandMisses::l2cache.prefetcher      3223156                       # number of demand (read+write) misses (Count)
system.l3cache0.demandMisses::total           3438123                       # number of demand (read+write) misses (Count)
system.l3cache0.overallMisses::cpu.inst            49                       # number of overall misses (Count)
system.l3cache0.overallMisses::cpu.data        214918                       # number of overall misses (Count)
system.l3cache0.overallMisses::l2cache.prefetcher      3223156                       # number of overall misses (Count)
system.l3cache0.overallMisses::total          3438123                       # number of overall misses (Count)
system.l3cache0.demandMissLatency::cpu.inst      5885000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache0.demandMissLatency::cpu.data  27271854000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache0.demandMissLatency::l2cache.prefetcher 434419284802                       # number of demand (read+write) miss ticks (Tick)
system.l3cache0.demandMissLatency::total 461697023802                       # number of demand (read+write) miss ticks (Tick)
system.l3cache0.overallMissLatency::cpu.inst      5885000                       # number of overall miss ticks (Tick)
system.l3cache0.overallMissLatency::cpu.data  27271854000                       # number of overall miss ticks (Tick)
system.l3cache0.overallMissLatency::l2cache.prefetcher 434419284802                       # number of overall miss ticks (Tick)
system.l3cache0.overallMissLatency::total 461697023802                       # number of overall miss ticks (Tick)
system.l3cache0.demandAccesses::cpu.inst          141                       # number of demand (read+write) accesses (Count)
system.l3cache0.demandAccesses::cpu.data       214932                       # number of demand (read+write) accesses (Count)
system.l3cache0.demandAccesses::l2cache.prefetcher      3223492                       # number of demand (read+write) accesses (Count)
system.l3cache0.demandAccesses::total         3438565                       # number of demand (read+write) accesses (Count)
system.l3cache0.overallAccesses::cpu.inst          141                       # number of overall (read+write) accesses (Count)
system.l3cache0.overallAccesses::cpu.data       214932                       # number of overall (read+write) accesses (Count)
system.l3cache0.overallAccesses::l2cache.prefetcher      3223492                       # number of overall (read+write) accesses (Count)
system.l3cache0.overallAccesses::total        3438565                       # number of overall (read+write) accesses (Count)
system.l3cache0.demandMissRate::cpu.inst     0.347518                       # miss rate for demand accesses (Ratio)
system.l3cache0.demandMissRate::cpu.data     0.999935                       # miss rate for demand accesses (Ratio)
system.l3cache0.demandMissRate::l2cache.prefetcher     0.999896                       # miss rate for demand accesses (Ratio)
system.l3cache0.demandMissRate::total        0.999871                       # miss rate for demand accesses (Ratio)
system.l3cache0.overallMissRate::cpu.inst     0.347518                       # miss rate for overall accesses (Ratio)
system.l3cache0.overallMissRate::cpu.data     0.999935                       # miss rate for overall accesses (Ratio)
system.l3cache0.overallMissRate::l2cache.prefetcher     0.999896                       # miss rate for overall accesses (Ratio)
system.l3cache0.overallMissRate::total       0.999871                       # miss rate for overall accesses (Ratio)
system.l3cache0.demandAvgMissLatency::cpu.inst 120102.040816                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache0.demandAvgMissLatency::cpu.data 126894.229427                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache0.demandAvgMissLatency::l2cache.prefetcher 134780.719519                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache0.demandAvgMissLatency::total 134287.523687                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache0.overallAvgMissLatency::cpu.inst 120102.040816                       # average overall miss latency ((Tick/Count))
system.l3cache0.overallAvgMissLatency::cpu.data 126894.229427                       # average overall miss latency ((Tick/Count))
system.l3cache0.overallAvgMissLatency::l2cache.prefetcher 134780.719519                       # average overall miss latency ((Tick/Count))
system.l3cache0.overallAvgMissLatency::total 134287.523687                       # average overall miss latency ((Tick/Count))
system.l3cache0.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l3cache0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache0.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l3cache0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache0.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache0.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache0.writebacks::writebacks        1468838                       # number of writebacks (Count)
system.l3cache0.writebacks::total             1468838                       # number of writebacks (Count)
system.l3cache0.demandMshrMisses::cpu.inst           49                       # number of demand (read+write) MSHR misses (Count)
system.l3cache0.demandMshrMisses::cpu.data       214918                       # number of demand (read+write) MSHR misses (Count)
system.l3cache0.demandMshrMisses::l2cache.prefetcher      3223156                       # number of demand (read+write) MSHR misses (Count)
system.l3cache0.demandMshrMisses::total       3438123                       # number of demand (read+write) MSHR misses (Count)
system.l3cache0.overallMshrMisses::cpu.inst           49                       # number of overall MSHR misses (Count)
system.l3cache0.overallMshrMisses::cpu.data       214918                       # number of overall MSHR misses (Count)
system.l3cache0.overallMshrMisses::l2cache.prefetcher      3223156                       # number of overall MSHR misses (Count)
system.l3cache0.overallMshrMisses::total      3438123                       # number of overall MSHR misses (Count)
system.l3cache0.demandMshrMissLatency::cpu.inst      4905000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache0.demandMshrMissLatency::cpu.data  22973494000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache0.demandMshrMissLatency::l2cache.prefetcher 369956164802                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache0.demandMshrMissLatency::total 392934563802                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache0.overallMshrMissLatency::cpu.inst      4905000                       # number of overall MSHR miss ticks (Tick)
system.l3cache0.overallMshrMissLatency::cpu.data  22973494000                       # number of overall MSHR miss ticks (Tick)
system.l3cache0.overallMshrMissLatency::l2cache.prefetcher 369956164802                       # number of overall MSHR miss ticks (Tick)
system.l3cache0.overallMshrMissLatency::total 392934563802                       # number of overall MSHR miss ticks (Tick)
system.l3cache0.demandMshrMissRate::cpu.inst     0.347518                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache0.demandMshrMissRate::cpu.data     0.999935                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache0.demandMshrMissRate::l2cache.prefetcher     0.999896                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache0.demandMshrMissRate::total     0.999871                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache0.overallMshrMissRate::cpu.inst     0.347518                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache0.overallMshrMissRate::cpu.data     0.999935                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache0.overallMshrMissRate::l2cache.prefetcher     0.999896                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache0.overallMshrMissRate::total     0.999871                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache0.demandAvgMshrMissLatency::cpu.inst 100102.040816                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.demandAvgMshrMissLatency::cpu.data 106894.229427                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.demandAvgMshrMissLatency::l2cache.prefetcher 114780.719519                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.demandAvgMshrMissLatency::total 114287.523687                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.overallAvgMshrMissLatency::cpu.inst 100102.040816                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.overallAvgMshrMissLatency::cpu.data 106894.229427                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.overallAvgMshrMissLatency::l2cache.prefetcher 114780.719519                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.overallAvgMshrMissLatency::total 114287.523687                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.replacements                  3436075                       # number of replacements (Count)
system.l3cache0.CleanEvict.mshrMisses::writebacks           89                       # number of CleanEvict MSHR misses (Count)
system.l3cache0.CleanEvict.mshrMisses::total           89                       # number of CleanEvict MSHR misses (Count)
system.l3cache0.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache0.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache0.ReadExReq.hits::cpu.data            2                       # number of ReadExReq hits (Count)
system.l3cache0.ReadExReq.hits::total               2                       # number of ReadExReq hits (Count)
system.l3cache0.ReadExReq.misses::cpu.data        89874                       # number of ReadExReq misses (Count)
system.l3cache0.ReadExReq.misses::total         89874                       # number of ReadExReq misses (Count)
system.l3cache0.ReadExReq.missLatency::cpu.data  11620686000                       # number of ReadExReq miss ticks (Tick)
system.l3cache0.ReadExReq.missLatency::total  11620686000                       # number of ReadExReq miss ticks (Tick)
system.l3cache0.ReadExReq.accesses::cpu.data        89876                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache0.ReadExReq.accesses::total        89876                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache0.ReadExReq.missRate::cpu.data     0.999978                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache0.ReadExReq.missRate::total     0.999978                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache0.ReadExReq.avgMissLatency::cpu.data 129299.752988                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache0.ReadExReq.avgMissLatency::total 129299.752988                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache0.ReadExReq.mshrMisses::cpu.data        89874                       # number of ReadExReq MSHR misses (Count)
system.l3cache0.ReadExReq.mshrMisses::total        89874                       # number of ReadExReq MSHR misses (Count)
system.l3cache0.ReadExReq.mshrMissLatency::cpu.data   9823206000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache0.ReadExReq.mshrMissLatency::total   9823206000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache0.ReadExReq.mshrMissRate::cpu.data     0.999978                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache0.ReadExReq.mshrMissRate::total     0.999978                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache0.ReadExReq.avgMshrMissLatency::cpu.data 109299.752988                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadExReq.avgMshrMissLatency::total 109299.752988                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.hits::cpu.inst           92                       # number of ReadSharedReq hits (Count)
system.l3cache0.ReadSharedReq.hits::cpu.data           12                       # number of ReadSharedReq hits (Count)
system.l3cache0.ReadSharedReq.hits::l2cache.prefetcher          336                       # number of ReadSharedReq hits (Count)
system.l3cache0.ReadSharedReq.hits::total          440                       # number of ReadSharedReq hits (Count)
system.l3cache0.ReadSharedReq.misses::cpu.inst           49                       # number of ReadSharedReq misses (Count)
system.l3cache0.ReadSharedReq.misses::cpu.data       125044                       # number of ReadSharedReq misses (Count)
system.l3cache0.ReadSharedReq.misses::l2cache.prefetcher      3223156                       # number of ReadSharedReq misses (Count)
system.l3cache0.ReadSharedReq.misses::total      3348249                       # number of ReadSharedReq misses (Count)
system.l3cache0.ReadSharedReq.missLatency::cpu.inst      5885000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache0.ReadSharedReq.missLatency::cpu.data  15651168000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache0.ReadSharedReq.missLatency::l2cache.prefetcher 434419284802                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache0.ReadSharedReq.missLatency::total 450076337802                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache0.ReadSharedReq.accesses::cpu.inst          141                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache0.ReadSharedReq.accesses::cpu.data       125056                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache0.ReadSharedReq.accesses::l2cache.prefetcher      3223492                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache0.ReadSharedReq.accesses::total      3348689                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache0.ReadSharedReq.missRate::cpu.inst     0.347518                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.missRate::cpu.data     0.999904                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.missRate::l2cache.prefetcher     0.999896                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.missRate::total     0.999869                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.avgMissLatency::cpu.inst 120102.040816                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMissLatency::cpu.data 125165.285819                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMissLatency::l2cache.prefetcher 134780.719519                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMissLatency::total 134421.405876                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.mshrMisses::cpu.inst           49                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache0.ReadSharedReq.mshrMisses::cpu.data       125044                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache0.ReadSharedReq.mshrMisses::l2cache.prefetcher      3223156                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache0.ReadSharedReq.mshrMisses::total      3348249                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache0.ReadSharedReq.mshrMissLatency::cpu.inst      4905000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache0.ReadSharedReq.mshrMissLatency::cpu.data  13150288000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache0.ReadSharedReq.mshrMissLatency::l2cache.prefetcher 369956164802                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache0.ReadSharedReq.mshrMissLatency::total 383111357802                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache0.ReadSharedReq.mshrMissRate::cpu.inst     0.347518                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.mshrMissRate::cpu.data     0.999904                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.mshrMissRate::l2cache.prefetcher     0.999896                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.mshrMissRate::total     0.999869                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.avgMshrMissLatency::cpu.inst 100102.040816                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMshrMissLatency::cpu.data 105165.285819                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMshrMissLatency::l2cache.prefetcher 114780.719519                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMshrMissLatency::total 114421.405876                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache0.WritebackDirty.hits::writebacks      1468838                       # number of WritebackDirty hits (Count)
system.l3cache0.WritebackDirty.hits::total      1468838                       # number of WritebackDirty hits (Count)
system.l3cache0.WritebackDirty.accesses::writebacks      1468838                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache0.WritebackDirty.accesses::total      1468838                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache0.power_state.pwrStateResidencyTicks::UNDEFINED 1473734283000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache0.tags.tagsInUse            2047.792729                       # Average ticks per tags in use ((Tick/Count))
system.l3cache0.tags.totalRefs                6876716                       # Total number of references to valid blocks. (Count)
system.l3cache0.tags.sampledRefs              3438123                       # Sample count of references to valid blocks. (Count)
system.l3cache0.tags.avgRefs                 2.000137                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache0.tags.warmupTick                117000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache0.tags.occupancies::cpu.inst     0.030738                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache0.tags.occupancies::cpu.data   128.016086                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache0.tags.occupancies::l2cache.prefetcher  1919.745905                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache0.tags.avgOccs::cpu.inst       0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.avgOccs::cpu.data       0.015627                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.avgOccs::l2cache.prefetcher     0.234344                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.avgOccs::total          0.249975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.occupanciesTaskId::1022         1902                       # Occupied blocks per task id (Count)
system.l3cache0.tags.occupanciesTaskId::1024          146                       # Occupied blocks per task id (Count)
system.l3cache0.tags.ageTaskId_1022::0             26                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1022::1            105                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1022::2            682                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1022::3           1089                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1024::0              5                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1024::1             20                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1024::2             46                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1024::3             75                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ratioOccsTaskId::1022     0.232178                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache0.tags.ratioOccsTaskId::1024     0.017822                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache0.tags.tagAccesses            113467003                       # Number of tag accesses (Count)
system.l3cache0.tags.dataAccesses           113467003                       # Number of data accesses (Count)
system.l3cache0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1473734283000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache1.demandHits::cpu.inst              125                       # number of demand (read+write) hits (Count)
system.l3cache1.demandHits::cpu.data               22                       # number of demand (read+write) hits (Count)
system.l3cache1.demandHits::l2cache.prefetcher          316                       # number of demand (read+write) hits (Count)
system.l3cache1.demandHits::total                 463                       # number of demand (read+write) hits (Count)
system.l3cache1.overallHits::cpu.inst             125                       # number of overall hits (Count)
system.l3cache1.overallHits::cpu.data              22                       # number of overall hits (Count)
system.l3cache1.overallHits::l2cache.prefetcher          316                       # number of overall hits (Count)
system.l3cache1.overallHits::total                463                       # number of overall hits (Count)
system.l3cache1.demandMisses::cpu.inst             43                       # number of demand (read+write) misses (Count)
system.l3cache1.demandMisses::cpu.data             76                       # number of demand (read+write) misses (Count)
system.l3cache1.demandMisses::l2cache.prefetcher      3437983                       # number of demand (read+write) misses (Count)
system.l3cache1.demandMisses::total           3438102                       # number of demand (read+write) misses (Count)
system.l3cache1.overallMisses::cpu.inst            43                       # number of overall misses (Count)
system.l3cache1.overallMisses::cpu.data            76                       # number of overall misses (Count)
system.l3cache1.overallMisses::l2cache.prefetcher      3437983                       # number of overall misses (Count)
system.l3cache1.overallMisses::total          3438102                       # number of overall misses (Count)
system.l3cache1.demandMissLatency::cpu.inst      5418000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache1.demandMissLatency::cpu.data      9169000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache1.demandMissLatency::l2cache.prefetcher 466903125773                       # number of demand (read+write) miss ticks (Tick)
system.l3cache1.demandMissLatency::total 466917712773                       # number of demand (read+write) miss ticks (Tick)
system.l3cache1.overallMissLatency::cpu.inst      5418000                       # number of overall miss ticks (Tick)
system.l3cache1.overallMissLatency::cpu.data      9169000                       # number of overall miss ticks (Tick)
system.l3cache1.overallMissLatency::l2cache.prefetcher 466903125773                       # number of overall miss ticks (Tick)
system.l3cache1.overallMissLatency::total 466917712773                       # number of overall miss ticks (Tick)
system.l3cache1.demandAccesses::cpu.inst          168                       # number of demand (read+write) accesses (Count)
system.l3cache1.demandAccesses::cpu.data           98                       # number of demand (read+write) accesses (Count)
system.l3cache1.demandAccesses::l2cache.prefetcher      3438299                       # number of demand (read+write) accesses (Count)
system.l3cache1.demandAccesses::total         3438565                       # number of demand (read+write) accesses (Count)
system.l3cache1.overallAccesses::cpu.inst          168                       # number of overall (read+write) accesses (Count)
system.l3cache1.overallAccesses::cpu.data           98                       # number of overall (read+write) accesses (Count)
system.l3cache1.overallAccesses::l2cache.prefetcher      3438299                       # number of overall (read+write) accesses (Count)
system.l3cache1.overallAccesses::total        3438565                       # number of overall (read+write) accesses (Count)
system.l3cache1.demandMissRate::cpu.inst     0.255952                       # miss rate for demand accesses (Ratio)
system.l3cache1.demandMissRate::cpu.data     0.775510                       # miss rate for demand accesses (Ratio)
system.l3cache1.demandMissRate::l2cache.prefetcher     0.999908                       # miss rate for demand accesses (Ratio)
system.l3cache1.demandMissRate::total        0.999865                       # miss rate for demand accesses (Ratio)
system.l3cache1.overallMissRate::cpu.inst     0.255952                       # miss rate for overall accesses (Ratio)
system.l3cache1.overallMissRate::cpu.data     0.775510                       # miss rate for overall accesses (Ratio)
system.l3cache1.overallMissRate::l2cache.prefetcher     0.999908                       # miss rate for overall accesses (Ratio)
system.l3cache1.overallMissRate::total       0.999865                       # miss rate for overall accesses (Ratio)
system.l3cache1.demandAvgMissLatency::cpu.inst       126000                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache1.demandAvgMissLatency::cpu.data 120644.736842                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache1.demandAvgMissLatency::l2cache.prefetcher 135807.281704                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache1.demandAvgMissLatency::total 135806.823873                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache1.overallAvgMissLatency::cpu.inst       126000                       # average overall miss latency ((Tick/Count))
system.l3cache1.overallAvgMissLatency::cpu.data 120644.736842                       # average overall miss latency ((Tick/Count))
system.l3cache1.overallAvgMissLatency::l2cache.prefetcher 135807.281704                       # average overall miss latency ((Tick/Count))
system.l3cache1.overallAvgMissLatency::total 135806.823873                       # average overall miss latency ((Tick/Count))
system.l3cache1.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l3cache1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache1.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l3cache1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache1.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache1.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache1.writebacks::writebacks        1468844                       # number of writebacks (Count)
system.l3cache1.writebacks::total             1468844                       # number of writebacks (Count)
system.l3cache1.demandMshrMisses::cpu.inst           43                       # number of demand (read+write) MSHR misses (Count)
system.l3cache1.demandMshrMisses::cpu.data           76                       # number of demand (read+write) MSHR misses (Count)
system.l3cache1.demandMshrMisses::l2cache.prefetcher      3437983                       # number of demand (read+write) MSHR misses (Count)
system.l3cache1.demandMshrMisses::total       3438102                       # number of demand (read+write) MSHR misses (Count)
system.l3cache1.overallMshrMisses::cpu.inst           43                       # number of overall MSHR misses (Count)
system.l3cache1.overallMshrMisses::cpu.data           76                       # number of overall MSHR misses (Count)
system.l3cache1.overallMshrMisses::l2cache.prefetcher      3437983                       # number of overall MSHR misses (Count)
system.l3cache1.overallMshrMisses::total      3438102                       # number of overall MSHR misses (Count)
system.l3cache1.demandMshrMissLatency::cpu.inst      4558000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache1.demandMshrMissLatency::cpu.data      7649000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache1.demandMshrMissLatency::l2cache.prefetcher 398143465773                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache1.demandMshrMissLatency::total 398155672773                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache1.overallMshrMissLatency::cpu.inst      4558000                       # number of overall MSHR miss ticks (Tick)
system.l3cache1.overallMshrMissLatency::cpu.data      7649000                       # number of overall MSHR miss ticks (Tick)
system.l3cache1.overallMshrMissLatency::l2cache.prefetcher 398143465773                       # number of overall MSHR miss ticks (Tick)
system.l3cache1.overallMshrMissLatency::total 398155672773                       # number of overall MSHR miss ticks (Tick)
system.l3cache1.demandMshrMissRate::cpu.inst     0.255952                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache1.demandMshrMissRate::cpu.data     0.775510                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache1.demandMshrMissRate::l2cache.prefetcher     0.999908                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache1.demandMshrMissRate::total     0.999865                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache1.overallMshrMissRate::cpu.inst     0.255952                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache1.overallMshrMissRate::cpu.data     0.775510                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache1.overallMshrMissRate::l2cache.prefetcher     0.999908                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache1.overallMshrMissRate::total     0.999865                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache1.demandAvgMshrMissLatency::cpu.inst       106000                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.demandAvgMshrMissLatency::cpu.data 100644.736842                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.demandAvgMshrMissLatency::l2cache.prefetcher 115807.281704                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.demandAvgMshrMissLatency::total 115806.823873                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.overallAvgMshrMissLatency::cpu.inst       106000                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.overallAvgMshrMissLatency::cpu.data 100644.736842                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.overallAvgMshrMissLatency::l2cache.prefetcher 115807.281704                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.overallAvgMshrMissLatency::total 115806.823873                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.replacements                  3436054                       # number of replacements (Count)
system.l3cache1.CleanEvict.mshrMisses::writebacks           76                       # number of CleanEvict MSHR misses (Count)
system.l3cache1.CleanEvict.mshrMisses::total           76                       # number of CleanEvict MSHR misses (Count)
system.l3cache1.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache1.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache1.ReadExReq.hits::cpu.data            7                       # number of ReadExReq hits (Count)
system.l3cache1.ReadExReq.hits::total               7                       # number of ReadExReq hits (Count)
system.l3cache1.ReadExReq.misses::cpu.data           57                       # number of ReadExReq misses (Count)
system.l3cache1.ReadExReq.misses::total            57                       # number of ReadExReq misses (Count)
system.l3cache1.ReadExReq.missLatency::cpu.data      6402000                       # number of ReadExReq miss ticks (Tick)
system.l3cache1.ReadExReq.missLatency::total      6402000                       # number of ReadExReq miss ticks (Tick)
system.l3cache1.ReadExReq.accesses::cpu.data           64                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache1.ReadExReq.accesses::total           64                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache1.ReadExReq.missRate::cpu.data     0.890625                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache1.ReadExReq.missRate::total     0.890625                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache1.ReadExReq.avgMissLatency::cpu.data 112315.789474                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache1.ReadExReq.avgMissLatency::total 112315.789474                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache1.ReadExReq.mshrMisses::cpu.data           57                       # number of ReadExReq MSHR misses (Count)
system.l3cache1.ReadExReq.mshrMisses::total           57                       # number of ReadExReq MSHR misses (Count)
system.l3cache1.ReadExReq.mshrMissLatency::cpu.data      5262000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache1.ReadExReq.mshrMissLatency::total      5262000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache1.ReadExReq.mshrMissRate::cpu.data     0.890625                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache1.ReadExReq.mshrMissRate::total     0.890625                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache1.ReadExReq.avgMshrMissLatency::cpu.data 92315.789474                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadExReq.avgMshrMissLatency::total 92315.789474                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.hits::cpu.inst          125                       # number of ReadSharedReq hits (Count)
system.l3cache1.ReadSharedReq.hits::cpu.data           15                       # number of ReadSharedReq hits (Count)
system.l3cache1.ReadSharedReq.hits::l2cache.prefetcher          316                       # number of ReadSharedReq hits (Count)
system.l3cache1.ReadSharedReq.hits::total          456                       # number of ReadSharedReq hits (Count)
system.l3cache1.ReadSharedReq.misses::cpu.inst           43                       # number of ReadSharedReq misses (Count)
system.l3cache1.ReadSharedReq.misses::cpu.data           19                       # number of ReadSharedReq misses (Count)
system.l3cache1.ReadSharedReq.misses::l2cache.prefetcher      3437983                       # number of ReadSharedReq misses (Count)
system.l3cache1.ReadSharedReq.misses::total      3438045                       # number of ReadSharedReq misses (Count)
system.l3cache1.ReadSharedReq.missLatency::cpu.inst      5418000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache1.ReadSharedReq.missLatency::cpu.data      2767000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache1.ReadSharedReq.missLatency::l2cache.prefetcher 466903125773                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache1.ReadSharedReq.missLatency::total 466911310773                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache1.ReadSharedReq.accesses::cpu.inst          168                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache1.ReadSharedReq.accesses::cpu.data           34                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache1.ReadSharedReq.accesses::l2cache.prefetcher      3438299                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache1.ReadSharedReq.accesses::total      3438501                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache1.ReadSharedReq.missRate::cpu.inst     0.255952                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.missRate::cpu.data     0.558824                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.missRate::l2cache.prefetcher     0.999908                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.missRate::total     0.999867                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.avgMissLatency::cpu.inst       126000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMissLatency::cpu.data 145631.578947                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMissLatency::l2cache.prefetcher 135807.281704                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMissLatency::total 135807.213336                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.mshrMisses::cpu.inst           43                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache1.ReadSharedReq.mshrMisses::cpu.data           19                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache1.ReadSharedReq.mshrMisses::l2cache.prefetcher      3437983                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache1.ReadSharedReq.mshrMisses::total      3438045                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache1.ReadSharedReq.mshrMissLatency::cpu.inst      4558000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache1.ReadSharedReq.mshrMissLatency::cpu.data      2387000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache1.ReadSharedReq.mshrMissLatency::l2cache.prefetcher 398143465773                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache1.ReadSharedReq.mshrMissLatency::total 398150410773                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache1.ReadSharedReq.mshrMissRate::cpu.inst     0.255952                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.mshrMissRate::cpu.data     0.558824                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.mshrMissRate::l2cache.prefetcher     0.999908                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.mshrMissRate::total     0.999867                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.avgMshrMissLatency::cpu.inst       106000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMshrMissLatency::cpu.data 125631.578947                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMshrMissLatency::l2cache.prefetcher 115807.281704                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMshrMissLatency::total 115807.213336                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache1.WritebackDirty.hits::writebacks      1468844                       # number of WritebackDirty hits (Count)
system.l3cache1.WritebackDirty.hits::total      1468844                       # number of WritebackDirty hits (Count)
system.l3cache1.WritebackDirty.accesses::writebacks      1468844                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache1.WritebackDirty.accesses::total      1468844                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache1.power_state.pwrStateResidencyTicks::UNDEFINED 1473734283000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache1.tags.tagsInUse            2047.792675                       # Average ticks per tags in use ((Tick/Count))
system.l3cache1.tags.totalRefs                6876724                       # Total number of references to valid blocks. (Count)
system.l3cache1.tags.sampledRefs              3438102                       # Sample count of references to valid blocks. (Count)
system.l3cache1.tags.avgRefs                 2.000151                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache1.tags.warmupTick                112000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache1.tags.occupancies::cpu.inst     0.030739                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache1.tags.occupancies::cpu.data     0.050073                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache1.tags.occupancies::l2cache.prefetcher  2047.711863                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache1.tags.avgOccs::cpu.inst       0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.avgOccs::cpu.data       0.000006                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.avgOccs::l2cache.prefetcher     0.249965                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.avgOccs::total          0.249975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.occupanciesTaskId::1022         2027                       # Occupied blocks per task id (Count)
system.l3cache1.tags.occupanciesTaskId::1024           21                       # Occupied blocks per task id (Count)
system.l3cache1.tags.ageTaskId_1022::0             25                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1022::1            104                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1022::2            726                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1022::3           1172                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1024::0              5                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1024::1             16                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ratioOccsTaskId::1022     0.247437                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache1.tags.ratioOccsTaskId::1024     0.002563                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache1.tags.tagAccesses            113466902                       # Number of tag accesses (Count)
system.l3cache1.tags.dataAccesses           113466902                       # Number of data accesses (Count)
system.l3cache1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1473734283000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache2.demandHits::cpu.inst               58                       # number of demand (read+write) hits (Count)
system.l3cache2.demandHits::cpu.data                5                       # number of demand (read+write) hits (Count)
system.l3cache2.demandHits::l2cache.prefetcher          286                       # number of demand (read+write) hits (Count)
system.l3cache2.demandHits::total                 349                       # number of demand (read+write) hits (Count)
system.l3cache2.overallHits::cpu.inst              58                       # number of overall hits (Count)
system.l3cache2.overallHits::cpu.data               5                       # number of overall hits (Count)
system.l3cache2.overallHits::l2cache.prefetcher          286                       # number of overall hits (Count)
system.l3cache2.overallHits::total                349                       # number of overall hits (Count)
system.l3cache2.demandMisses::cpu.inst             45                       # number of demand (read+write) misses (Count)
system.l3cache2.demandMisses::cpu.data             82                       # number of demand (read+write) misses (Count)
system.l3cache2.demandMisses::l2cache.prefetcher      3438005                       # number of demand (read+write) misses (Count)
system.l3cache2.demandMisses::total           3438132                       # number of demand (read+write) misses (Count)
system.l3cache2.overallMisses::cpu.inst            45                       # number of overall misses (Count)
system.l3cache2.overallMisses::cpu.data            82                       # number of overall misses (Count)
system.l3cache2.overallMisses::l2cache.prefetcher      3438005                       # number of overall misses (Count)
system.l3cache2.overallMisses::total          3438132                       # number of overall misses (Count)
system.l3cache2.demandMissLatency::cpu.inst      5644000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache2.demandMissLatency::cpu.data     10421000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache2.demandMissLatency::l2cache.prefetcher 463470127321                       # number of demand (read+write) miss ticks (Tick)
system.l3cache2.demandMissLatency::total 463486192321                       # number of demand (read+write) miss ticks (Tick)
system.l3cache2.overallMissLatency::cpu.inst      5644000                       # number of overall miss ticks (Tick)
system.l3cache2.overallMissLatency::cpu.data     10421000                       # number of overall miss ticks (Tick)
system.l3cache2.overallMissLatency::l2cache.prefetcher 463470127321                       # number of overall miss ticks (Tick)
system.l3cache2.overallMissLatency::total 463486192321                       # number of overall miss ticks (Tick)
system.l3cache2.demandAccesses::cpu.inst          103                       # number of demand (read+write) accesses (Count)
system.l3cache2.demandAccesses::cpu.data           87                       # number of demand (read+write) accesses (Count)
system.l3cache2.demandAccesses::l2cache.prefetcher      3438291                       # number of demand (read+write) accesses (Count)
system.l3cache2.demandAccesses::total         3438481                       # number of demand (read+write) accesses (Count)
system.l3cache2.overallAccesses::cpu.inst          103                       # number of overall (read+write) accesses (Count)
system.l3cache2.overallAccesses::cpu.data           87                       # number of overall (read+write) accesses (Count)
system.l3cache2.overallAccesses::l2cache.prefetcher      3438291                       # number of overall (read+write) accesses (Count)
system.l3cache2.overallAccesses::total        3438481                       # number of overall (read+write) accesses (Count)
system.l3cache2.demandMissRate::cpu.inst     0.436893                       # miss rate for demand accesses (Ratio)
system.l3cache2.demandMissRate::cpu.data     0.942529                       # miss rate for demand accesses (Ratio)
system.l3cache2.demandMissRate::l2cache.prefetcher     0.999917                       # miss rate for demand accesses (Ratio)
system.l3cache2.demandMissRate::total        0.999899                       # miss rate for demand accesses (Ratio)
system.l3cache2.overallMissRate::cpu.inst     0.436893                       # miss rate for overall accesses (Ratio)
system.l3cache2.overallMissRate::cpu.data     0.942529                       # miss rate for overall accesses (Ratio)
system.l3cache2.overallMissRate::l2cache.prefetcher     0.999917                       # miss rate for overall accesses (Ratio)
system.l3cache2.overallMissRate::total       0.999899                       # miss rate for overall accesses (Ratio)
system.l3cache2.demandAvgMissLatency::cpu.inst 125422.222222                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache2.demandAvgMissLatency::cpu.data 127085.365854                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache2.demandAvgMissLatency::l2cache.prefetcher 134807.868901                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache2.demandAvgMissLatency::total 134807.561874                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache2.overallAvgMissLatency::cpu.inst 125422.222222                       # average overall miss latency ((Tick/Count))
system.l3cache2.overallAvgMissLatency::cpu.data 127085.365854                       # average overall miss latency ((Tick/Count))
system.l3cache2.overallAvgMissLatency::l2cache.prefetcher 134807.868901                       # average overall miss latency ((Tick/Count))
system.l3cache2.overallAvgMissLatency::total 134807.561874                       # average overall miss latency ((Tick/Count))
system.l3cache2.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l3cache2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache2.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l3cache2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache2.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache2.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache2.writebacks::writebacks        1468851                       # number of writebacks (Count)
system.l3cache2.writebacks::total             1468851                       # number of writebacks (Count)
system.l3cache2.demandMshrMisses::cpu.inst           45                       # number of demand (read+write) MSHR misses (Count)
system.l3cache2.demandMshrMisses::cpu.data           82                       # number of demand (read+write) MSHR misses (Count)
system.l3cache2.demandMshrMisses::l2cache.prefetcher      3438005                       # number of demand (read+write) MSHR misses (Count)
system.l3cache2.demandMshrMisses::total       3438132                       # number of demand (read+write) MSHR misses (Count)
system.l3cache2.overallMshrMisses::cpu.inst           45                       # number of overall MSHR misses (Count)
system.l3cache2.overallMshrMisses::cpu.data           82                       # number of overall MSHR misses (Count)
system.l3cache2.overallMshrMisses::l2cache.prefetcher      3438005                       # number of overall MSHR misses (Count)
system.l3cache2.overallMshrMisses::total      3438132                       # number of overall MSHR misses (Count)
system.l3cache2.demandMshrMissLatency::cpu.inst      4744000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache2.demandMshrMissLatency::cpu.data      8781000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache2.demandMshrMissLatency::l2cache.prefetcher 394710027321                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache2.demandMshrMissLatency::total 394723552321                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache2.overallMshrMissLatency::cpu.inst      4744000                       # number of overall MSHR miss ticks (Tick)
system.l3cache2.overallMshrMissLatency::cpu.data      8781000                       # number of overall MSHR miss ticks (Tick)
system.l3cache2.overallMshrMissLatency::l2cache.prefetcher 394710027321                       # number of overall MSHR miss ticks (Tick)
system.l3cache2.overallMshrMissLatency::total 394723552321                       # number of overall MSHR miss ticks (Tick)
system.l3cache2.demandMshrMissRate::cpu.inst     0.436893                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache2.demandMshrMissRate::cpu.data     0.942529                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache2.demandMshrMissRate::l2cache.prefetcher     0.999917                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache2.demandMshrMissRate::total     0.999899                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache2.overallMshrMissRate::cpu.inst     0.436893                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache2.overallMshrMissRate::cpu.data     0.942529                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache2.overallMshrMissRate::l2cache.prefetcher     0.999917                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache2.overallMshrMissRate::total     0.999899                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache2.demandAvgMshrMissLatency::cpu.inst 105422.222222                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.demandAvgMshrMissLatency::cpu.data 107085.365854                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.demandAvgMshrMissLatency::l2cache.prefetcher 114807.868901                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.demandAvgMshrMissLatency::total 114807.561874                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.overallAvgMshrMissLatency::cpu.inst 105422.222222                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.overallAvgMshrMissLatency::cpu.data 107085.365854                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.overallAvgMshrMissLatency::l2cache.prefetcher 114807.868901                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.overallAvgMshrMissLatency::total 114807.561874                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.replacements                  3436084                       # number of replacements (Count)
system.l3cache2.CleanEvict.mshrMisses::writebacks           77                       # number of CleanEvict MSHR misses (Count)
system.l3cache2.CleanEvict.mshrMisses::total           77                       # number of CleanEvict MSHR misses (Count)
system.l3cache2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache2.ReadExReq.hits::cpu.data            3                       # number of ReadExReq hits (Count)
system.l3cache2.ReadExReq.hits::total               3                       # number of ReadExReq hits (Count)
system.l3cache2.ReadExReq.misses::cpu.data           16                       # number of ReadExReq misses (Count)
system.l3cache2.ReadExReq.misses::total            16                       # number of ReadExReq misses (Count)
system.l3cache2.ReadExReq.missLatency::cpu.data      1845000                       # number of ReadExReq miss ticks (Tick)
system.l3cache2.ReadExReq.missLatency::total      1845000                       # number of ReadExReq miss ticks (Tick)
system.l3cache2.ReadExReq.accesses::cpu.data           19                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache2.ReadExReq.accesses::total           19                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache2.ReadExReq.missRate::cpu.data     0.842105                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache2.ReadExReq.missRate::total     0.842105                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache2.ReadExReq.avgMissLatency::cpu.data 115312.500000                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache2.ReadExReq.avgMissLatency::total 115312.500000                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache2.ReadExReq.mshrMisses::cpu.data           16                       # number of ReadExReq MSHR misses (Count)
system.l3cache2.ReadExReq.mshrMisses::total           16                       # number of ReadExReq MSHR misses (Count)
system.l3cache2.ReadExReq.mshrMissLatency::cpu.data      1525000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache2.ReadExReq.mshrMissLatency::total      1525000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache2.ReadExReq.mshrMissRate::cpu.data     0.842105                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache2.ReadExReq.mshrMissRate::total     0.842105                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache2.ReadExReq.avgMshrMissLatency::cpu.data 95312.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadExReq.avgMshrMissLatency::total 95312.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.hits::cpu.inst           58                       # number of ReadSharedReq hits (Count)
system.l3cache2.ReadSharedReq.hits::cpu.data            2                       # number of ReadSharedReq hits (Count)
system.l3cache2.ReadSharedReq.hits::l2cache.prefetcher          286                       # number of ReadSharedReq hits (Count)
system.l3cache2.ReadSharedReq.hits::total          346                       # number of ReadSharedReq hits (Count)
system.l3cache2.ReadSharedReq.misses::cpu.inst           45                       # number of ReadSharedReq misses (Count)
system.l3cache2.ReadSharedReq.misses::cpu.data           66                       # number of ReadSharedReq misses (Count)
system.l3cache2.ReadSharedReq.misses::l2cache.prefetcher      3438005                       # number of ReadSharedReq misses (Count)
system.l3cache2.ReadSharedReq.misses::total      3438116                       # number of ReadSharedReq misses (Count)
system.l3cache2.ReadSharedReq.missLatency::cpu.inst      5644000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache2.ReadSharedReq.missLatency::cpu.data      8576000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache2.ReadSharedReq.missLatency::l2cache.prefetcher 463470127321                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache2.ReadSharedReq.missLatency::total 463484347321                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache2.ReadSharedReq.accesses::cpu.inst          103                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache2.ReadSharedReq.accesses::cpu.data           68                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache2.ReadSharedReq.accesses::l2cache.prefetcher      3438291                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache2.ReadSharedReq.accesses::total      3438462                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache2.ReadSharedReq.missRate::cpu.inst     0.436893                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.missRate::cpu.data     0.970588                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.missRate::l2cache.prefetcher     0.999917                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.missRate::total     0.999899                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.avgMissLatency::cpu.inst 125422.222222                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMissLatency::cpu.data 129939.393939                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMissLatency::l2cache.prefetcher 134807.868901                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMissLatency::total 134807.652598                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.mshrMisses::cpu.inst           45                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache2.ReadSharedReq.mshrMisses::cpu.data           66                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache2.ReadSharedReq.mshrMisses::l2cache.prefetcher      3438005                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache2.ReadSharedReq.mshrMisses::total      3438116                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache2.ReadSharedReq.mshrMissLatency::cpu.inst      4744000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache2.ReadSharedReq.mshrMissLatency::cpu.data      7256000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache2.ReadSharedReq.mshrMissLatency::l2cache.prefetcher 394710027321                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache2.ReadSharedReq.mshrMissLatency::total 394722027321                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache2.ReadSharedReq.mshrMissRate::cpu.inst     0.436893                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.mshrMissRate::cpu.data     0.970588                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.mshrMissRate::l2cache.prefetcher     0.999917                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.mshrMissRate::total     0.999899                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.avgMshrMissLatency::cpu.inst 105422.222222                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMshrMissLatency::cpu.data 109939.393939                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMshrMissLatency::l2cache.prefetcher 114807.868901                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMshrMissLatency::total 114807.652598                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache2.WritebackDirty.hits::writebacks      1468851                       # number of WritebackDirty hits (Count)
system.l3cache2.WritebackDirty.hits::total      1468851                       # number of WritebackDirty hits (Count)
system.l3cache2.WritebackDirty.accesses::writebacks      1468851                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache2.WritebackDirty.accesses::total      1468851                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache2.power_state.pwrStateResidencyTicks::UNDEFINED 1473734283000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache2.tags.tagsInUse            2047.792831                       # Average ticks per tags in use ((Tick/Count))
system.l3cache2.tags.totalRefs                6876555                       # Total number of references to valid blocks. (Count)
system.l3cache2.tags.sampledRefs              3438132                       # Sample count of references to valid blocks. (Count)
system.l3cache2.tags.avgRefs                 2.000085                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache2.tags.warmupTick                107000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache2.tags.occupancies::cpu.inst     0.032311                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache2.tags.occupancies::cpu.data     0.054027                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache2.tags.occupancies::l2cache.prefetcher  2047.706492                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache2.tags.avgOccs::cpu.inst       0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.avgOccs::cpu.data       0.000007                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.avgOccs::l2cache.prefetcher     0.249964                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.avgOccs::total          0.249975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.occupanciesTaskId::1022         2027                       # Occupied blocks per task id (Count)
system.l3cache2.tags.occupanciesTaskId::1024           21                       # Occupied blocks per task id (Count)
system.l3cache2.tags.ageTaskId_1022::0             27                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ageTaskId_1022::1            108                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ageTaskId_1022::2            726                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ageTaskId_1022::3           1166                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ageTaskId_1024::0              5                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ageTaskId_1024::1             16                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ratioOccsTaskId::1022     0.247437                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache2.tags.ratioOccsTaskId::1024     0.002563                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache2.tags.tagAccesses            113464244                       # Number of tag accesses (Count)
system.l3cache2.tags.dataAccesses           113464244                       # Number of data accesses (Count)
system.l3cache2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1473734283000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache3.demandHits::cpu.inst              223                       # number of demand (read+write) hits (Count)
system.l3cache3.demandHits::cpu.data               14                       # number of demand (read+write) hits (Count)
system.l3cache3.demandHits::l2cache.prefetcher          324                       # number of demand (read+write) hits (Count)
system.l3cache3.demandHits::total                 561                       # number of demand (read+write) hits (Count)
system.l3cache3.overallHits::cpu.inst             223                       # number of overall hits (Count)
system.l3cache3.overallHits::cpu.data              14                       # number of overall hits (Count)
system.l3cache3.overallHits::l2cache.prefetcher          324                       # number of overall hits (Count)
system.l3cache3.overallHits::total                561                       # number of overall hits (Count)
system.l3cache3.demandMisses::cpu.inst             45                       # number of demand (read+write) misses (Count)
system.l3cache3.demandMisses::cpu.data             65                       # number of demand (read+write) misses (Count)
system.l3cache3.demandMisses::l2cache.prefetcher      3437987                       # number of demand (read+write) misses (Count)
system.l3cache3.demandMisses::total           3438097                       # number of demand (read+write) misses (Count)
system.l3cache3.overallMisses::cpu.inst            45                       # number of overall misses (Count)
system.l3cache3.overallMisses::cpu.data            65                       # number of overall misses (Count)
system.l3cache3.overallMisses::l2cache.prefetcher      3437987                       # number of overall misses (Count)
system.l3cache3.overallMisses::total          3438097                       # number of overall misses (Count)
system.l3cache3.demandMissLatency::cpu.inst      5591000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache3.demandMissLatency::cpu.data      8684000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache3.demandMissLatency::l2cache.prefetcher 468239742772                       # number of demand (read+write) miss ticks (Tick)
system.l3cache3.demandMissLatency::total 468254017772                       # number of demand (read+write) miss ticks (Tick)
system.l3cache3.overallMissLatency::cpu.inst      5591000                       # number of overall miss ticks (Tick)
system.l3cache3.overallMissLatency::cpu.data      8684000                       # number of overall miss ticks (Tick)
system.l3cache3.overallMissLatency::l2cache.prefetcher 468239742772                       # number of overall miss ticks (Tick)
system.l3cache3.overallMissLatency::total 468254017772                       # number of overall miss ticks (Tick)
system.l3cache3.demandAccesses::cpu.inst          268                       # number of demand (read+write) accesses (Count)
system.l3cache3.demandAccesses::cpu.data           79                       # number of demand (read+write) accesses (Count)
system.l3cache3.demandAccesses::l2cache.prefetcher      3438311                       # number of demand (read+write) accesses (Count)
system.l3cache3.demandAccesses::total         3438658                       # number of demand (read+write) accesses (Count)
system.l3cache3.overallAccesses::cpu.inst          268                       # number of overall (read+write) accesses (Count)
system.l3cache3.overallAccesses::cpu.data           79                       # number of overall (read+write) accesses (Count)
system.l3cache3.overallAccesses::l2cache.prefetcher      3438311                       # number of overall (read+write) accesses (Count)
system.l3cache3.overallAccesses::total        3438658                       # number of overall (read+write) accesses (Count)
system.l3cache3.demandMissRate::cpu.inst     0.167910                       # miss rate for demand accesses (Ratio)
system.l3cache3.demandMissRate::cpu.data     0.822785                       # miss rate for demand accesses (Ratio)
system.l3cache3.demandMissRate::l2cache.prefetcher     0.999906                       # miss rate for demand accesses (Ratio)
system.l3cache3.demandMissRate::total        0.999837                       # miss rate for demand accesses (Ratio)
system.l3cache3.overallMissRate::cpu.inst     0.167910                       # miss rate for overall accesses (Ratio)
system.l3cache3.overallMissRate::cpu.data     0.822785                       # miss rate for overall accesses (Ratio)
system.l3cache3.overallMissRate::l2cache.prefetcher     0.999906                       # miss rate for overall accesses (Ratio)
system.l3cache3.overallMissRate::total       0.999837                       # miss rate for overall accesses (Ratio)
system.l3cache3.demandAvgMissLatency::cpu.inst 124244.444444                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache3.demandAvgMissLatency::cpu.data       133600                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache3.demandAvgMissLatency::l2cache.prefetcher 136195.902652                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache3.demandAvgMissLatency::total 136195.697146                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache3.overallAvgMissLatency::cpu.inst 124244.444444                       # average overall miss latency ((Tick/Count))
system.l3cache3.overallAvgMissLatency::cpu.data       133600                       # average overall miss latency ((Tick/Count))
system.l3cache3.overallAvgMissLatency::l2cache.prefetcher 136195.902652                       # average overall miss latency ((Tick/Count))
system.l3cache3.overallAvgMissLatency::total 136195.697146                       # average overall miss latency ((Tick/Count))
system.l3cache3.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l3cache3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache3.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l3cache3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache3.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache3.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache3.writebacks::writebacks        1468794                       # number of writebacks (Count)
system.l3cache3.writebacks::total             1468794                       # number of writebacks (Count)
system.l3cache3.demandMshrMisses::cpu.inst           45                       # number of demand (read+write) MSHR misses (Count)
system.l3cache3.demandMshrMisses::cpu.data           65                       # number of demand (read+write) MSHR misses (Count)
system.l3cache3.demandMshrMisses::l2cache.prefetcher      3437987                       # number of demand (read+write) MSHR misses (Count)
system.l3cache3.demandMshrMisses::total       3438097                       # number of demand (read+write) MSHR misses (Count)
system.l3cache3.overallMshrMisses::cpu.inst           45                       # number of overall MSHR misses (Count)
system.l3cache3.overallMshrMisses::cpu.data           65                       # number of overall MSHR misses (Count)
system.l3cache3.overallMshrMisses::l2cache.prefetcher      3437987                       # number of overall MSHR misses (Count)
system.l3cache3.overallMshrMisses::total      3438097                       # number of overall MSHR misses (Count)
system.l3cache3.demandMshrMissLatency::cpu.inst      4691000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache3.demandMshrMissLatency::cpu.data      7384000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache3.demandMshrMissLatency::l2cache.prefetcher 399480002772                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache3.demandMshrMissLatency::total 399492077772                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache3.overallMshrMissLatency::cpu.inst      4691000                       # number of overall MSHR miss ticks (Tick)
system.l3cache3.overallMshrMissLatency::cpu.data      7384000                       # number of overall MSHR miss ticks (Tick)
system.l3cache3.overallMshrMissLatency::l2cache.prefetcher 399480002772                       # number of overall MSHR miss ticks (Tick)
system.l3cache3.overallMshrMissLatency::total 399492077772                       # number of overall MSHR miss ticks (Tick)
system.l3cache3.demandMshrMissRate::cpu.inst     0.167910                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache3.demandMshrMissRate::cpu.data     0.822785                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache3.demandMshrMissRate::l2cache.prefetcher     0.999906                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache3.demandMshrMissRate::total     0.999837                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache3.overallMshrMissRate::cpu.inst     0.167910                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache3.overallMshrMissRate::cpu.data     0.822785                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache3.overallMshrMissRate::l2cache.prefetcher     0.999906                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache3.overallMshrMissRate::total     0.999837                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache3.demandAvgMshrMissLatency::cpu.inst 104244.444444                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.demandAvgMshrMissLatency::cpu.data       113600                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.demandAvgMshrMissLatency::l2cache.prefetcher 116195.902652                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.demandAvgMshrMissLatency::total 116195.697146                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.overallAvgMshrMissLatency::cpu.inst 104244.444444                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.overallAvgMshrMissLatency::cpu.data       113600                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.overallAvgMshrMissLatency::l2cache.prefetcher 116195.902652                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.overallAvgMshrMissLatency::total 116195.697146                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.replacements                  3436050                       # number of replacements (Count)
system.l3cache3.CleanEvict.mshrMisses::writebacks           75                       # number of CleanEvict MSHR misses (Count)
system.l3cache3.CleanEvict.mshrMisses::total           75                       # number of CleanEvict MSHR misses (Count)
system.l3cache3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache3.ReadExReq.hits::cpu.data            3                       # number of ReadExReq hits (Count)
system.l3cache3.ReadExReq.hits::total               3                       # number of ReadExReq hits (Count)
system.l3cache3.ReadExReq.misses::cpu.data           15                       # number of ReadExReq misses (Count)
system.l3cache3.ReadExReq.misses::total            15                       # number of ReadExReq misses (Count)
system.l3cache3.ReadExReq.missLatency::cpu.data      2141000                       # number of ReadExReq miss ticks (Tick)
system.l3cache3.ReadExReq.missLatency::total      2141000                       # number of ReadExReq miss ticks (Tick)
system.l3cache3.ReadExReq.accesses::cpu.data           18                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache3.ReadExReq.accesses::total           18                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache3.ReadExReq.missRate::cpu.data     0.833333                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache3.ReadExReq.missRate::total     0.833333                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache3.ReadExReq.avgMissLatency::cpu.data 142733.333333                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache3.ReadExReq.avgMissLatency::total 142733.333333                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache3.ReadExReq.mshrMisses::cpu.data           15                       # number of ReadExReq MSHR misses (Count)
system.l3cache3.ReadExReq.mshrMisses::total           15                       # number of ReadExReq MSHR misses (Count)
system.l3cache3.ReadExReq.mshrMissLatency::cpu.data      1841000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache3.ReadExReq.mshrMissLatency::total      1841000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache3.ReadExReq.mshrMissRate::cpu.data     0.833333                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache3.ReadExReq.mshrMissRate::total     0.833333                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache3.ReadExReq.avgMshrMissLatency::cpu.data 122733.333333                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadExReq.avgMshrMissLatency::total 122733.333333                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.hits::cpu.inst          223                       # number of ReadSharedReq hits (Count)
system.l3cache3.ReadSharedReq.hits::cpu.data           11                       # number of ReadSharedReq hits (Count)
system.l3cache3.ReadSharedReq.hits::l2cache.prefetcher          324                       # number of ReadSharedReq hits (Count)
system.l3cache3.ReadSharedReq.hits::total          558                       # number of ReadSharedReq hits (Count)
system.l3cache3.ReadSharedReq.misses::cpu.inst           45                       # number of ReadSharedReq misses (Count)
system.l3cache3.ReadSharedReq.misses::cpu.data           50                       # number of ReadSharedReq misses (Count)
system.l3cache3.ReadSharedReq.misses::l2cache.prefetcher      3437987                       # number of ReadSharedReq misses (Count)
system.l3cache3.ReadSharedReq.misses::total      3438082                       # number of ReadSharedReq misses (Count)
system.l3cache3.ReadSharedReq.missLatency::cpu.inst      5591000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache3.ReadSharedReq.missLatency::cpu.data      6543000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache3.ReadSharedReq.missLatency::l2cache.prefetcher 468239742772                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache3.ReadSharedReq.missLatency::total 468251876772                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache3.ReadSharedReq.accesses::cpu.inst          268                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache3.ReadSharedReq.accesses::cpu.data           61                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache3.ReadSharedReq.accesses::l2cache.prefetcher      3438311                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache3.ReadSharedReq.accesses::total      3438640                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache3.ReadSharedReq.missRate::cpu.inst     0.167910                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.missRate::cpu.data     0.819672                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.missRate::l2cache.prefetcher     0.999906                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.missRate::total     0.999838                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.avgMissLatency::cpu.inst 124244.444444                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMissLatency::cpu.data       130860                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMissLatency::l2cache.prefetcher 136195.902652                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMissLatency::total 136195.668623                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.mshrMisses::cpu.inst           45                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache3.ReadSharedReq.mshrMisses::cpu.data           50                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache3.ReadSharedReq.mshrMisses::l2cache.prefetcher      3437987                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache3.ReadSharedReq.mshrMisses::total      3438082                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache3.ReadSharedReq.mshrMissLatency::cpu.inst      4691000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache3.ReadSharedReq.mshrMissLatency::cpu.data      5543000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache3.ReadSharedReq.mshrMissLatency::l2cache.prefetcher 399480002772                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache3.ReadSharedReq.mshrMissLatency::total 399490236772                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache3.ReadSharedReq.mshrMissRate::cpu.inst     0.167910                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.mshrMissRate::cpu.data     0.819672                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.mshrMissRate::l2cache.prefetcher     0.999906                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.mshrMissRate::total     0.999838                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.avgMshrMissLatency::cpu.inst 104244.444444                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMshrMissLatency::cpu.data       110860                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMshrMissLatency::l2cache.prefetcher 116195.902652                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMshrMissLatency::total 116195.668623                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache3.WritebackDirty.hits::writebacks      1468794                       # number of WritebackDirty hits (Count)
system.l3cache3.WritebackDirty.hits::total      1468794                       # number of WritebackDirty hits (Count)
system.l3cache3.WritebackDirty.accesses::writebacks      1468794                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache3.WritebackDirty.accesses::total      1468794                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache3.power_state.pwrStateResidencyTicks::UNDEFINED 1473734283000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache3.tags.tagsInUse            2047.792592                       # Average ticks per tags in use ((Tick/Count))
system.l3cache3.tags.totalRefs                6876915                       # Total number of references to valid blocks. (Count)
system.l3cache3.tags.sampledRefs              3438098                       # Sample count of references to valid blocks. (Count)
system.l3cache3.tags.avgRefs                 2.000209                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache3.tags.warmupTick                122000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache3.tags.occupancies::writebacks     0.001492                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache3.tags.occupancies::cpu.inst     0.031026                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache3.tags.occupancies::cpu.data     0.042715                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache3.tags.occupancies::l2cache.prefetcher  2047.717360                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache3.tags.avgOccs::writebacks     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.avgOccs::cpu.inst       0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.avgOccs::cpu.data       0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.avgOccs::l2cache.prefetcher     0.249965                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.avgOccs::total          0.249975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.occupanciesTaskId::1022         2030                       # Occupied blocks per task id (Count)
system.l3cache3.tags.occupanciesTaskId::1024           18                       # Occupied blocks per task id (Count)
system.l3cache3.tags.ageTaskId_1022::0             29                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ageTaskId_1022::1            111                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ageTaskId_1022::2            726                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ageTaskId_1022::3           1164                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ageTaskId_1024::0              8                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ageTaskId_1024::1             10                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ratioOccsTaskId::1022     0.247803                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache3.tags.ratioOccsTaskId::1024     0.002197                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache3.tags.tagAccesses            113469938                       # Number of tag accesses (Count)
system.l3cache3.tags.dataAccesses           113469938                       # Number of data accesses (Count)
system.l3cache3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1473734283000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples   5875327.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       182.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    215141.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples  13537115.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000349556500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds        324659                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds        324659                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             32892480                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             5565692                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     13752454                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     5875327                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   13752454                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   5875327                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      16                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.57                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.07                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               13752454                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               5875327                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  8807788                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  3947256                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   440668                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   338807                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   189232                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                    27571                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                     1111                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                  279654                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                  287338                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                  301203                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                  304316                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                  323617                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                  329431                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                  341101                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                  325010                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                  327967                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                  326313                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                  325827                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                  344092                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                  343509                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                  325981                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                  363545                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                  324682                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                  371928                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                  325227                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                    3628                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                     451                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                     127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                     123                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                     121                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                     121                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples       324659                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       41.230463                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      38.351687                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      21.039824                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-511         324638     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-1023           20      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total         324659                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples       324659                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       18.096868                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      18.053214                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.294542                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             39359     12.12%     12.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              4539      1.40%     13.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18            236784     72.93%     86.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19              8112      2.50%     88.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20             20910      6.44%     95.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21              1530      0.47%     95.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22             10174      3.13%     99.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                19      0.01%     99.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24              3231      1.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::25                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total         324659                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1024                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                880157056                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             376020928                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               597229138.35478711                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               255148388.91754276                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1473733686000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       75084.07                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        11648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     13769024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher    866375360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks    376019904                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 7903.731448988759                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 9342948.833334563300                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 587877590.956469655037                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 255147694.084008783102                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          182                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       215141                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher     13537131                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks      5875327                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst      6079982                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   7839617889                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher 582476118326                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 32519891565174                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     33406.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     36439.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     43028.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   5534992.62                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        11648                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     13769024                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher    866376384                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       880157056                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        11648                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        11648                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks    376020928                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    376020928                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           182                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        215141                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher     13537131                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         13752454                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks      5875327                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         5875327                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst            7904                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data         9342949                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher    587878286                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          597229138                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst         7904                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total           7904                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    255148389                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         255148389                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    255148389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst           7904                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data        9342949                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher    587878286                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         852377527                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              13752438                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              5875311                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        859139                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        859111                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        859145                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        859078                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        858930                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        859253                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        861393                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        863698                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        860453                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        858958                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       858880                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       858880                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       858880                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       858880                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       858880                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       858880                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        366976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        366976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        366976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        366976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4        366976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5        366976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6        367895                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7        369049                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8        367651                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        367004                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       366976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       366976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       366976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13       366976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       366976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       366976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             332463603697                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            68762190000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        590321816197                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 24174.88                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            42924.88                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              7558378                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             5299070                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             54.96                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            90.19                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      6770294                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   185.541905                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    97.928431                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   292.027397                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      5393798     79.67%     79.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       269612      3.98%     83.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       169267      2.50%     86.15% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        71376      1.05%     87.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       111122      1.64%     88.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        50194      0.74%     89.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        58003      0.86%     90.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        69680      1.03%     91.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       577242      8.53%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      6770294                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          880156032                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten       376019904                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               597.228444                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               255.147694                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     6.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 4.67                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                1.99                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                65.51                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1473734283000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      24184450920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy      12854317740                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     49121393580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy    15340536000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 116334756720.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 463044025230                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 175982154240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   856861634430                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    581.422068                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 445012492190                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  49210980000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 979510810810                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      24155498220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy      12838947990                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     49071013740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy    15328587420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 116334756720.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 463169182410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 175876758720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   856774745220                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    581.363109                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 444741722443                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  49210980000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 979781580557                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1473734283000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp            13662492                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       5875327                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           7868813                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              89962                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             89962                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       13662492                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache0.mem_side_port::system.mem_ctrl.port     10312297                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache1.mem_side_port::system.mem_ctrl.port     10312223                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache2.mem_side_port::system.mem_ctrl.port     10312315                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache3.mem_side_port::system.mem_ctrl.port     10312213                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                41249048                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache0.mem_side_port::system.mem_ctrl.port    314045504                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache1.mem_side_port::system.mem_ctrl.port    314044544                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache2.mem_side_port::system.mem_ctrl.port    314046912                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache3.mem_side_port::system.mem_ctrl.port    314041024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1256177984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           13752454                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 13752454    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             13752454                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1473734283000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         51036546091                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        18416651116                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        18372581392                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        18348551084                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy        18370115718                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       27496594                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     13744145                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                       201199692                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                      1272534591                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
