Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Feb 13 19:39:26 2025
| Host         : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_design_analysis -file ./report/fir_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu48dr
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------------+
|      Characteristics      |                             Path #1                             |
+---------------------------+-----------------------------------------------------------------+
| Requirement               | 5.000                                                           |
| Path Delay                | 2.042                                                           |
| Logic Delay               | 1.297(64%)                                                      |
| Net Delay                 | 0.745(36%)                                                      |
| Clock Skew                | -0.010                                                          |
| Slack                     | 2.938                                                           |
| Clock Uncertainty         | 0.035                                                           |
| Clock Relationship        | Timed                                                           |
| Clock Delay Group         | Same Clock                                                      |
| Logic Levels              | 4                                                               |
| Routes                    | NA                                                              |
| Logical Path              | FDRE/C-(19)-LUT6-(1)-DSP_A_B_DATA-(1)-DSP_ALU-DSP_OUTPUT-FDRE/D |
| Start Point Clock         | ap_clk                                                          |
| End Point Clock           | ap_clk                                                          |
| DSP Block                 | Comb                                                            |
| RAM Registers             | None-None                                                       |
| IO Crossings              | 0                                                               |
| SLR Crossings             | 0                                                               |
| PBlocks                   | 0                                                               |
| High Fanout               | 19                                                              |
| Dont Touch                | 0                                                               |
| Mark Debug                | 0                                                               |
| Start Point Pin Primitive | FDRE/C                                                          |
| End Point Pin Primitive   | FDRE/D                                                          |
| Start Point Pin           | opt_has_pipe.first_q_reg[1]/C                                   |
| End Point Pin             | opt_has_pipe.first_q_reg[0]/D                                   |
+---------------------------+-----------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3738, 992)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+
| End Point Clock | Requirement |  4  |  5  |
+-----------------+-------------+-----+-----+
| ap_clk          | 5.000ns     | 160 | 840 |
+-----------------+-------------+-----+-----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


