<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/sbenish/repositories/70-0059/cpld/impl_mcm/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/cs_decoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(1,10-1,22) (VERI-1328) analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(1,10-1,22) (VERI-2320) back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(1,10-1,20) (VERI-1328) analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/config.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(1,10-1,20) (VERI-2320) back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(2,10-2,22) (VERI-1328) analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(2,10-2,22) (VERI-2320) back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v'
WARNING - C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(59,14-59,26) (VERI-1875) identifier 'uart_slot_en' is used before its declaration
WARNING - C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(60,14-60,26) (VERI-1875) identifier 'uart_slot_en' is used before its declaration
WARNING - C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(61,14-61,26) (VERI-1875) identifier 'uart_slot_en' is used before its declaration
WARNING - C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(62,14-62,26) (VERI-1875) identifier 'uart_slot_en' is used before its declaration
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v(1,10-1,22) (VERI-1328) analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v(1,10-1,22) (VERI-2320) back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(1,10-1,22) (VERI-1328) analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(1,10-1,22) (VERI-2320) back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(1,10-1,22) (VERI-1328) analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(1,10-1,22) (VERI-2320) back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v(1,10-1,22) (VERI-1328) analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v(1,10-1,22) (VERI-2320) back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_ctrl.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v(1,10-1,22) (VERI-1328) analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v(1,10-1,22) (VERI-2320) back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v(1,10-1,22) (VERI-1328) analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v(1,10-1,22) (VERI-2320) back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v(1,10-1,22) (VERI-1328) analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v(1,10-1,22) (VERI-2320) back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/wb_ctrl.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/pll.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/config.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/spi_slave_efb.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(1,10-1,22) (VERI-1328) analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(1,10-1,22) (VERI-2320) back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/peizo_elliptec.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(1,10-1,22) (VERI-1328) analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(1,10-1,22) (VERI-2320) back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(1,10-1,22) (VERI-1328) analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(1,10-1,22) (VERI-2320) back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(1,10-1,22) (VERI-1328) analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(1,10-1,22) (VERI-2320) back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(2,10-2,22) (VERI-1328) analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(2,10-2,22) (VERI-2320) back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(9,8-9,15) (VERI-1018) compiling module 'mcm_top'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(9,1-666,10) (VERI-9000) elaborating module 'mcm_top'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/pll.v(8,1-109,10) (VERI-9000) elaborating module 'pll_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v(9,1-228,10) (VERI-9000) elaborating module 'spi_slave_top_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/cs_decoder.v(7,1-137,10) (VERI-9000) elaborating module 'cs_decoder_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v(7,1-114,10) (VERI-9000) elaborating module 'status_led_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v(3,1-67,10) (VERI-9000) elaborating module 'uart_controller_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v(3,1-50,10) (VERI-9000) elaborating module 'rs232_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v(3,1-61,10) (VERI-9000) elaborating module 'otm_dac_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/peizo_elliptec.v(5,1-47,10) (VERI-9000) elaborating module 'peizo_elliptec_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730,1-1786,10) (VERI-9000) elaborating module 'EHXPLLJ_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/spi_slave_efb.v(8,1-133,10) (VERI-9000) elaborating module 'spi_slave_efb_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/wb_ctrl.v(53,1-131,10) (VERI-9000) elaborating module 'wb_ctrl_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_ctrl.v(9,1-394,10) (VERI-9000) elaborating module 'spi_ctrl_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1800,1-1872,10) (VERI-9000) elaborating module 'EFB_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(9,1-666,10) (VERI-9000) elaborating module 'mcm_top'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/pll.v(8,1-109,10) (VERI-9000) elaborating module 'pll_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v(9,1-228,10) (VERI-9000) elaborating module 'spi_slave_top_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/cs_decoder.v(7,1-137,10) (VERI-9000) elaborating module 'cs_decoder_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v(7,1-114,10) (VERI-9000) elaborating module 'status_led_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v(3,1-67,10) (VERI-9000) elaborating module 'uart_controller_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v(3,1-50,10) (VERI-9000) elaborating module 'rs232_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v(3,1-61,10) (VERI-9000) elaborating module 'otm_dac_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/peizo_elliptec.v(5,1-47,10) (VERI-9000) elaborating module 'peizo_elliptec_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(8,1-218,10) (VERI-9000) elaborating module 'quad_decoder_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(8,1-218,10) (VERI-9000) elaborating module 'quad_decoder_uniq_2'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(8,1-218,10) (VERI-9000) elaborating module 'quad_decoder_uniq_3'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(8,1-218,10) (VERI-9000) elaborating module 'quad_decoder_uniq_4'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(8,1-218,10) (VERI-9000) elaborating module 'quad_decoder_uniq_5'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(8,1-218,10) (VERI-9000) elaborating module 'quad_decoder_uniq_6'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(8,1-218,10) (VERI-9000) elaborating module 'quad_decoder_uniq_7'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(6,1-101,10) (VERI-9000) elaborating module 'intrpt_ctrl_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(6,1-101,10) (VERI-9000) elaborating module 'intrpt_ctrl_uniq_2'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(6,1-101,10) (VERI-9000) elaborating module 'intrpt_ctrl_uniq_3'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(6,1-101,10) (VERI-9000) elaborating module 'intrpt_ctrl_uniq_4'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(6,1-101,10) (VERI-9000) elaborating module 'intrpt_ctrl_uniq_5'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(6,1-101,10) (VERI-9000) elaborating module 'intrpt_ctrl_uniq_6'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(6,1-101,10) (VERI-9000) elaborating module 'intrpt_ctrl_uniq_7'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(11,1-77,10) (VERI-9000) elaborating module 'pwm_controller_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(11,1-77,10) (VERI-9000) elaborating module 'pwm_controller_uniq_2'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(11,1-77,10) (VERI-9000) elaborating module 'pwm_controller_uniq_3'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(11,1-77,10) (VERI-9000) elaborating module 'pwm_controller_uniq_4'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(11,1-77,10) (VERI-9000) elaborating module 'pwm_controller_uniq_5'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(11,1-77,10) (VERI-9000) elaborating module 'pwm_controller_uniq_6'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(11,1-77,10) (VERI-9000) elaborating module 'pwm_controller_uniq_7'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(4,1-212,10) (VERI-9000) elaborating module 'stepper_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(4,1-212,10) (VERI-9000) elaborating module 'stepper_uniq_2'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(4,1-212,10) (VERI-9000) elaborating module 'stepper_uniq_3'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(4,1-212,10) (VERI-9000) elaborating module 'stepper_uniq_4'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(4,1-212,10) (VERI-9000) elaborating module 'stepper_uniq_5'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(4,1-212,10) (VERI-9000) elaborating module 'stepper_uniq_6'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(4,1-212,10) (VERI-9000) elaborating module 'stepper_uniq_7'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(3,1-87,10) (VERI-9000) elaborating module 'servo_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(3,1-87,10) (VERI-9000) elaborating module 'servo_uniq_2'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(3,1-87,10) (VERI-9000) elaborating module 'servo_uniq_3'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(3,1-87,10) (VERI-9000) elaborating module 'servo_uniq_4'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(3,1-87,10) (VERI-9000) elaborating module 'servo_uniq_5'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(3,1-87,10) (VERI-9000) elaborating module 'servo_uniq_6'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(3,1-87,10) (VERI-9000) elaborating module 'servo_uniq_7'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(5,1-166,10) (VERI-9000) elaborating module 'io_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(5,1-166,10) (VERI-9000) elaborating module 'io_uniq_2'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(5,1-166,10) (VERI-9000) elaborating module 'io_uniq_3'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(5,1-166,10) (VERI-9000) elaborating module 'io_uniq_4'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(5,1-166,10) (VERI-9000) elaborating module 'io_uniq_5'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(5,1-166,10) (VERI-9000) elaborating module 'io_uniq_6'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(5,1-166,10) (VERI-9000) elaborating module 'io_uniq_7'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(3,1-201,10) (VERI-9000) elaborating module 'shutter_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(3,1-201,10) (VERI-9000) elaborating module 'shutter_uniq_2'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(3,1-201,10) (VERI-9000) elaborating module 'shutter_uniq_3'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(3,1-201,10) (VERI-9000) elaborating module 'shutter_uniq_4'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(3,1-201,10) (VERI-9000) elaborating module 'shutter_uniq_5'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(3,1-201,10) (VERI-9000) elaborating module 'shutter_uniq_6'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(3,1-201,10) (VERI-9000) elaborating module 'shutter_uniq_7'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(3,1-66,10) (VERI-9000) elaborating module 'piezo_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(3,1-66,10) (VERI-9000) elaborating module 'piezo_uniq_2'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(3,1-66,10) (VERI-9000) elaborating module 'piezo_uniq_3'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(3,1-66,10) (VERI-9000) elaborating module 'piezo_uniq_4'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(3,1-66,10) (VERI-9000) elaborating module 'piezo_uniq_5'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(3,1-66,10) (VERI-9000) elaborating module 'piezo_uniq_6'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(3,1-66,10) (VERI-9000) elaborating module 'piezo_uniq_7'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730,1-1786,10) (VERI-9000) elaborating module 'EHXPLLJ_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/spi_slave_efb.v(8,1-133,10) (VERI-9000) elaborating module 'spi_slave_efb_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/wb_ctrl.v(53,1-131,10) (VERI-9000) elaborating module 'wb_ctrl_uniq_1'
INFO - C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_ctrl.v(9,1-394,10) (VERI-9000) elaborating module 'spi_ctrl_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1800,1-1872,10) (VERI-9000) elaborating module 'EFB_uniq_1'
WARNING - C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(461,1-496,3) (VERI-1927) port 'LV_OUT_2' remains unconnected for this instance
Done: design load finished with (0) errors, and (5) warnings

</PRE></BODY></HTML>