use pgt_device_timing_ids;

timingspec define_arc of device IPAL
{

HOLD timing of (posedge CLK : CS_B)
{
  thd_ipal_cs_b_clk_0 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (0.269,0.293):(0.269,0.293))
      (corner "fast" (0.193,0.215):(0.193,0.215))
    )
  );
};

HOLD timing of (posedge CLK : DIN[0])
{
  thd_ipal_din_clk_0 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (0.269,0.293):(0.269,0.293))
      (corner "fast" (0.193,0.215):(0.193,0.215))
    )
  );
};

HOLD timing of (posedge CLK : DIN[1])
{
  thd_ipal_din_clk_1 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (0.269,0.293):(0.269,0.293))
      (corner "fast" (0.193,0.215):(0.193,0.215))
    )
  );
};

HOLD timing of (posedge CLK : DIN[2])
{
  thd_ipal_din_clk_2 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (0.269,0.293):(0.269,0.293))
      (corner "fast" (0.193,0.215):(0.193,0.215))
    )
  );
};

HOLD timing of (posedge CLK : DIN[3])
{
  thd_ipal_din_clk_3 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (0.269,0.293):(0.269,0.293))
      (corner "fast" (0.193,0.215):(0.193,0.215))
    )
  );
};

HOLD timing of (posedge CLK : DIN[4])
{
  thd_ipal_din_clk_4 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (0.269,0.293):(0.269,0.293))
      (corner "fast" (0.193,0.215):(0.193,0.215))
    )
  );
};

HOLD timing of (posedge CLK : DIN[5])
{
  thd_ipal_din_clk_5 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (0.269,0.293):(0.269,0.293))
      (corner "fast" (0.193,0.215):(0.193,0.215))
    )
  );
};

HOLD timing of (posedge CLK : DIN[6])
{
  thd_ipal_din_clk_6 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (0.269,0.293):(0.269,0.293))
      (corner "fast" (0.193,0.215):(0.193,0.215))
    )
  );
};

HOLD timing of (posedge CLK : DIN[7])
{
  thd_ipal_din_clk_7 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (0.269,0.293):(0.269,0.293))
      (corner "fast" (0.193,0.215):(0.193,0.215))
    )
  );
};

HOLD timing of (posedge CLK : RDWR_B)
{
  thd_ipal_rdwr_b_clk_0 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (0.269,0.293):(0.269,0.293))
      (corner "fast" (0.193,0.215):(0.193,0.215))
    )
  );
};

timing of (posedge CLK *> BUSY)
{
  tco_ipal_clk_busy_0 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (0.000,0.000):(0.000,0.000))
      (corner "fast" (0.000,0.000):(0.000,0.000))
    )
  );
};

timing of (posedge CLK *> DOUT[0])
{
  tco_ipal_clk_dout_0 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (0.000,0.000):(0.000,0.000))
      (corner "fast" (0.000,0.000):(0.000,0.000))
    )
  );
};

timing of (posedge CLK *> DOUT[1])
{
  tco_ipal_clk_dout_1 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (0.000,0.000):(0.000,0.000))
      (corner "fast" (0.000,0.000):(0.000,0.000))
    )
  );
};

timing of (posedge CLK *> DOUT[2])
{
  tco_ipal_clk_dout_2 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (0.000,0.000):(0.000,0.000))
      (corner "fast" (0.000,0.000):(0.000,0.000))
    )
  );
};

timing of (posedge CLK *> DOUT[3])
{
  tco_ipal_clk_dout_3 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (0.000,0.000):(0.000,0.000))
      (corner "fast" (0.000,0.000):(0.000,0.000))
    )
  );
};

timing of (posedge CLK *> DOUT[4])
{
  tco_ipal_clk_dout_4 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (0.000,0.000):(0.000,0.000))
      (corner "fast" (0.000,0.000):(0.000,0.000))
    )
  );
};

timing of (posedge CLK *> DOUT[5])
{
  tco_ipal_clk_dout_5 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (0.000,0.000):(0.000,0.000))
      (corner "fast" (0.000,0.000):(0.000,0.000))
    )
  );
};

timing of (posedge CLK *> DOUT[6])
{
  tco_ipal_clk_dout_6 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (0.000,0.000):(0.000,0.000))
      (corner "fast" (0.000,0.000):(0.000,0.000))
    )
  );
};

timing of (posedge CLK *> DOUT[7])
{
  tco_ipal_clk_dout_7 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (0.000,0.000):(0.000,0.000))
      (corner "fast" (0.000,0.000):(0.000,0.000))
    )
  );
};

SETUP timing of (posedge CLK : CS_B)
{
  tsu_ipal_cs_b_clk_0 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (2.703,2.939):(2.703,2.939))
      (corner "fast" (1.931,2.152):(1.931,2.152))
    )
  );
};

SETUP timing of (posedge CLK : DIN[0])
{
  tsu_ipal_din_clk_0 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (2.703,2.939):(2.703,2.939))
      (corner "fast" (1.931,2.152):(1.931,2.152))
    )
  );
};

SETUP timing of (posedge CLK : DIN[1])
{
  tsu_ipal_din_clk_1 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (2.703,2.939):(2.703,2.939))
      (corner "fast" (1.931,2.152):(1.931,2.152))
    )
  );
};

SETUP timing of (posedge CLK : DIN[2])
{
  tsu_ipal_din_clk_2 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (2.703,2.939):(2.703,2.939))
      (corner "fast" (1.931,2.152):(1.931,2.152))
    )
  );
};

SETUP timing of (posedge CLK : DIN[3])
{
  tsu_ipal_din_clk_3 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (2.703,2.939):(2.703,2.939))
      (corner "fast" (1.931,2.152):(1.931,2.152))
    )
  );
};

SETUP timing of (posedge CLK : DIN[4])
{
  tsu_ipal_din_clk_4 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (2.703,2.939):(2.703,2.939))
      (corner "fast" (1.931,2.152):(1.931,2.152))
    )
  );
};

SETUP timing of (posedge CLK : DIN[5])
{
  tsu_ipal_din_clk_5 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (2.703,2.939):(2.703,2.939))
      (corner "fast" (1.931,2.152):(1.931,2.152))
    )
  );
};

SETUP timing of (posedge CLK : DIN[6])
{
  tsu_ipal_din_clk_6 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (2.703,2.939):(2.703,2.939))
      (corner "fast" (1.931,2.152):(1.931,2.152))
    )
  );
};

SETUP timing of (posedge CLK : DIN[7])
{
  tsu_ipal_din_clk_7 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (2.703,2.939):(2.703,2.939))
      (corner "fast" (1.931,2.152):(1.931,2.152))
    )
  );
};

SETUP timing of (posedge CLK : RDWR_B)
{
  tsu_ipal_rdwr_b_clk_0 :=
  (speedgrade "C6"
    (rating "*"
      (corner "slow" (2.703,2.939):(2.703,2.939))
      (corner "fast" (1.931,2.152):(1.931,2.152))
    )
  );
};

}
