INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider_pulse
INFO: [VRFC 10-311] analyzing module clk_divider_toggle
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.srcs/sources_1/new/stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch
