Automatic Testbench Generation for RTL Code. This testbench is normal not System Verilog or UVM Testbench generation. 
