// Seed: 1499294136
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  uwire id_4 = 1;
  assign id_2 = id_4;
endmodule
module module_1 ();
  wire id_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input tri1 id_0,
    input wand id_1,
    input tri0 id_2,
    output tri0 id_3,
    input uwire id_4,
    input wand id_5,
    input tri1 id_6,
    input wire id_7,
    input wor id_8,
    input supply1 id_9,
    input supply1 id_10,
    input tri id_11,
    output tri0 id_12,
    input tri0 id_13,
    input wand id_14,
    output wire id_15
    , id_19,
    output supply1 void id_16,
    input wand id_17
);
  wire id_20;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20
  );
  assign modCall_1.id_2 = 0;
endmodule
