
MisProyectos/procesadorDeAudio/out/procesadorDeAudio.elf:     file format elf32-littlearm
MisProyectos/procesadorDeAudio/out/procesadorDeAudio.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a001d0d

Program Header:
0x70000001 off    0x000133d0 vaddr 0x1a0033d0 paddr 0x1a0033d0 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x000000b4 memsz 0x00003a04 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x000033d8 memsz 0x000033d8 flags r-x
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a0033d8 align 2**16
         filesz 0x000000cc memsz 0x000000cc flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000033d0  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000cc  10000000  1a0033d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  000200cc  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  000200cc  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  000200cc  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  000200cc  2**2
                  CONTENTS
  6 .bss          00003934  100000d0  100000d0  000000d0  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  000200cc  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  000200cc  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  000200cc  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  000200cc  2**2
                  CONTENTS
 11 .ARM.exidx    00000008  1a0033d0  1a0033d0  000133d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .uninit_RESERVED 00000000  10000000  10000000  000200cc  2**2
                  CONTENTS
 13 .noinit_RAM2  00000000  10080000  10080000  000200cc  2**2
                  CONTENTS
 14 .noinit_RAM3  00000000  20000000  20000000  000200cc  2**2
                  CONTENTS
 15 .noinit_RAM4  00000000  20008000  20008000  000200cc  2**2
                  CONTENTS
 16 .noinit_RAM5  00000000  2000c000  2000c000  000200cc  2**2
                  CONTENTS
 17 .noinit       00000000  10003a04  10003a04  000200cc  2**2
                  CONTENTS
 18 .debug_info   0001cad3  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_abbrev 00004c22  00000000  00000000  0003cb9f  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_loc    00009e7a  00000000  00000000  000417c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 00000d48  00000000  00000000  0004b640  2**3
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_ranges 00000c78  00000000  00000000  0004c388  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_macro  0000f244  00000000  00000000  0004d000  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_line   00013e80  00000000  00000000  0005c244  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    00025f28  00000000  00000000  000700c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .comment      00000070  00000000  00000000  00095fec  2**0
                  CONTENTS, READONLY
 27 .ARM.attributes 00000039  00000000  00000000  0009605c  2**0
                  CONTENTS, READONLY
 28 .debug_frame  00001d9c  00000000  00000000  00096098  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
100000d0 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a0033d0 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10003a04 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 cr_startup_lpc43xx.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 DAC_hardwareProxy.c
100000d0 l     O .bss	000007d0 bufferTx
100008a0 l     O .bss	00000002 indexWriteTx
100008a2 l     O .bss	00000002 indexReadTx
00000000 l    df *ABS*	00000000 ADC_hardwareProxy.c
100008a6 l     O .bss	00000002 dataAcquired
100008a8 l     O .bss	00000008 ADCSetup
00000000 l    df *ABS*	00000000 main.c
100008b4 l     O .bss	00000002 audioMeanValue
100008b7 l     O .bss	00000001 debugPrint
00000000 l    df *ABS*	00000000 clipperManager.c
00000000 l    df *ABS*	00000000 audioProcessor.c
100008bc l     O .bss	00000001 lpf
100008c0 l     O .bss	00000001 lowBand
100008c4 l     O .bss	00000004 IncreaseContinousValue
100008c8 l     O .bss	00000001 trebleBand
100008cc l     O .bss	00000bb8 firstOutputBuffer
00000000 l    df *ABS*	00000000 compressorManager.c
00000000 l    df *ABS*	00000000 user_interface.c
00000000 l    df *ABS*	00000000 ADC_proxyClient.c
00000000 l    df *ABS*	00000000 board.c
1a000e68 l     F .text	00000040 Board_LED_Init
1a000ea8 l     F .text	0000003c Board_TEC_Init
1a000ee4 l     F .text	0000003c Board_GPIO_Init
1a000f20 l     F .text	00000038 Board_SPI_Init
1a000f58 l     F .text	00000024 Board_I2C_Init
1a000f7c l     F .text	00000030 Board_ADC_Init
1a0030a0 l     O .text	00000012 GpioPorts
1a0030bc l     O .text	00000008 GpioButtons
1a0030c4 l     O .text	0000000c GpioLeds
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 board_sysinit.c
1a0030d0 l     O .text	00000004 InitClkStates
1a0030d4 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 fpu_init.c
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000004 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a001190 l     F .text	0000002c Chip_UART_GetIndex
1a003148 l     O .text	00000008 UART_BClock
1a003150 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a001334 l     F .text	00000014 Chip_ADC_GetClockIndex
1a001348 l     F .text	00000030 getClkDiv
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a0014ec l     F .text	000000a8 pll_calc_divs
1a001594 l     F .text	00000104 pll_get_frac
1a001698 l     F .text	00000048 Chip_Clock_FindBaseClock
1a001904 l     F .text	00000022 Chip_Clock_GetDivRate
10001484 l     O .bss	00000008 audio_usb_pll_freq
1a003164 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 timer_18xx_43xx.c
1a001a6c l     F .text	0000002c Chip_TIMER_GetClockIndex
00000000 l    df *ABS*	00000000 dac_18xx_43xx.c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a0031d0 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a001c54 l     F .text	00000014 Chip_SSP_GetClockIndex
1a001c68 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000040 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_uart.c
1a003218 l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 sapi_tick.c
1000148c l     O .bss	00000004 tickHookFunction
10001490 l     O .bss	00000008 tickCounter
10001498 l     O .bss	00000004 callBackFuncParams
00000000 l    df *ABS*	00000000 sapi_timer.c
1a001f58 l     F .text	00000002 errorOcurred
1a001f5c l     F .text	00000002 doNothing
1a003260 l     O .text	00000030 timer_sd
10000044 l     O .data	00000040 timer_dd
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a002170 l     F .text	0000002c gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_usb_device.c
1000149c l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_delay.c
00000000 l    df *ABS*	00000000 sapi_print.c
00000000 l    df *ABS*	00000000 sapi_ultrasonic_hcsr04.c
1a0025b0 l     F .text	00000010 clearInterrupt
1a0025c0 l     F .text	00000060 serveInterrupt
10000084 l     O .data	00000048 ultrasonicSensors
1a0033cc l     O .text	00000003 ultrasonicSensorsIrqMap
00000000 l    df *ABS*	00000000 s_round.c
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_fixunsdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 
00000000 l       *UND*	00000000 USB_StringDescriptor
00000000 l       *UND*	00000000 USB_DeviceDescriptor
00000000 l       *UND*	00000000 Keyboard_ReportDescSize
1a0033d0 l       .bss_RAM5	00000000 __init_array_end
00000000 l       *UND*	00000000 Keyboard_ReportDescriptor
00000000 l       *UND*	00000000 USB_DeviceQualifier
1a0033d0 l       .bss_RAM5	00000000 __preinit_array_end
00000000 l       *UND*	00000000 USB_HsConfigDescriptor
00000000 l       *UND*	00000000 USB_FsConfigDescriptor
1a0033d0 l       .bss_RAM5	00000000 __init_array_start
1a0033d0 l       .bss_RAM5	00000000 __preinit_array_start
1a00172c g     F .text	0000001c Chip_Clock_GetDividerSource
1a002af0 g     F .text	0000002e .hidden __gnu_uldivmod_helper
1a0020f0 g     F .text	00000040 TIMER2_IRQHandler
1a000190  w    F .text	00000002 DebugMon_Handler
1a00019c  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a000c20 g     F .text	0000001a compressorInit
1a00019c  w    F .text	00000002 ADCHS_IRQHandler
1a002b24 g     F .text	0000029c .hidden __divdi3
1a000114 g       .text	00000000 __section_table_start
1a00019c  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a0029f4 g     F .text	0000005a .hidden __floatdidf
1a00019c  w    F .text	00000002 I2C0_IRQHandler
1a000388 g     F .text	00000050 DACPROXYCLIENT_mutate
1a002548 g     F .text	0000003e delayRead
1a00017c  w    F .text	00000002 HardFault_Handler
1a000000 g       *ABS*	00000000 __vectors_start__
1a001494 g     F .text	0000000c Chip_ADC_SetResolution
1a002638 g     F .text	000000a8 round
1a001f2c g     F .text	0000002c SysTick_Handler
1a001210 g     F .text	00000040 Chip_UART_SetBaud
1a002598 g     F .text	00000008 printString
1a00019c  w    F .text	00000002 SDIO_IRQHandler
1a000668 g     F .text	00000078 tickTimerHandler
1a00019c  w    F .text	00000002 ATIMER_IRQHandler
1a000a50 g     F .text	00000022 calculateAudioMeanValue
1a000194  w    F .text	00000002 PendSV_Handler
1a000178  w    F .text	00000002 NMI_Handler
1a0033d8 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a00019c  w    F .text	00000002 I2C1_IRQHandler
1a00019c  w    F .text	00000002 UART1_IRQHandler
1a00019c  w    F .text	00000002 GPIO5_IRQHandler
1a00019c  w    F .text	00000002 CAN1_IRQHandler
100008b8 g     O .bss	00000001 bufferPtr
1a0006e0 g     F .text	00000058 tickTimerDacHandler
53ff5b6e g       *ABS*	00000000 __valid_user_code_checksum
1000381c g     O .bss	00000001 audioProcessorStates
1a0033d8 g       .ARM.exidx	00000000 _etext
1a000914 g     F .text	00000004 setClipperThreshold
100008ba g     O .bss	00000002 currentSample
1a00019c  w    F .text	00000002 USB1_IRQHandler
1a00019c  w    F .text	00000002 I2S0_IRQHandler
1a002130 g     F .text	00000040 TIMER3_IRQHandler
1a001990 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a00019c  w    F .text	00000002 UART0_IRQHandler
1a0001bc g     F .text	00000012 bss_init
1a001aa4 g     F .text	00000018 Chip_TIMER_Reset
1a00019c  w    F .text	00000002 SGPIO_IRQHandler
100008a4 g     O .bss	00000001 adcDataReadyFlag
100008b6 g     O .bss	00000001 firstTimeAqcuisition
1a002984 g     F .text	00000022 .hidden __floatsidf
1a002a90 g     F .text	00000000 .hidden __aeabi_uldivmod
10003a04 g       .noinit	00000000 _noinit
1a001e74 g     F .text	00000018 uartWriteString
100039f4 g     O .bss	00000004 SystemCoreClock
100014a0 g     O .bss	00000004 audioChannel
1a0011bc g     F .text	00000054 Chip_UART_Init
1a001abc g     F .text	00000010 Chip_DAC_UpdateValue
1a000464 g     F .text	00000020 ADC0_IRQHandler
1a001388 g     F .text	00000018 readAdcVal
100014a4 g     O .bss	00000bb8 outVector
1a000188  w    F .text	00000002 UsageFault_Handler
1a000c40 g     F .text	00000004 setCompressorUmbral
1a001a0c g     F .text	0000004c Chip_Clock_GetRate
1a002a50 g     F .text	00000040 .hidden __fixunsdfsi
1a00019c  w    F .text	00000002 GPIO6_IRQHandler
1a002588 g     F .text	0000000e printInitUart
1a000484 g     F .text	0000015c adcChannelEnable
1a00032c g     F .text	0000005c DACHARDWAREPROXY_marshal
1a00104c g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a002964 g     F .text	0000001e .hidden __aeabi_ui2d
1a000c48 g     F .text	00000016 setCompressorAttackTime
1a0026e0 g     F .text	00000000 .hidden __aeabi_drsub
1a0030b8 g     O .text	00000004 ExtRateIn
1a00019c  w    F .text	00000002 IntDefaultHandler
1a000c78 g     F .text	00000038 compressorVectorProcessor
1a000300 g       .text	00000000 __CRP_WORD_END__
10002060 g     O .bss	00000018 waitDelay
1a002620 g     F .text	0000000a GPIO1_IRQHandler
1a0029a8 g     F .text	0000003a .hidden __extendsfdf2
1a00019c  w    F .text	00000002 SSP0_IRQHandler
1a0026ec g     F .text	00000276 .hidden __adddf3
1a0033d0 g       .ARM.exidx	00000000 __exidx_start
10002078 g     O .bss	00000004 activeBuffer
1a0002fc g     O .text	00000004 CRP_WORD
1a001378 g     F .text	0000000e setStartMode
1a00302c g     F .text	0000004c __libc_init_array
1a002dc0 g     F .text	0000026a .hidden __udivdi3
10003858 g     O .bss	00000190 bufferRx
1a002964 g     F .text	0000001e .hidden __floatunsidf
1a00019c  w    F .text	00000002 ADC1_IRQHandler
1a000fd0 g     F .text	0000002c Board_Init
1a001d90 g     F .text	00000002 _init
1a000114 g       .text	00000000 __data_section_table
1a00019c  w    F .text	00000002 RTC_IRQHandler
10003a04 g       .bss	00000000 _ebss
1a0014a0 g     F .text	00000026 Chip_ADC_EnableChannel
1a002074 g     F .text	0000003c TIMER0_IRQHandler
1a001eb0 g     F .text	0000007c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a00019c  w    F .text	00000002 SPI_IRQHandler
1a001160 g     F .text	00000030 Chip_I2C_SetClockRate
1a00019c  w    F .text	00000002 LCD_IRQHandler
1a0016e0 g     F .text	0000004c Chip_Clock_EnableCrystal
100039e8 g     O .bss	00000008 adcStruct
1a0013e0 g     F .text	00000008 Chip_ADC_ReadValue
10008000 g       *ABS*	00000000 __top_RamLoc32
1a0026ec g     F .text	00000276 .hidden __aeabi_dadd
1a0001a0 g     F .text	0000001a data_init
1000207c g     O .bss	00000004 backBuffer
1a00091c g     F .text	00000004 getAudioProcessorFsmStatus
1a0003d8 g     F .text	00000010 adcInitialize
1a000300 g     F .text	00000010 DACHARDWAREPROXY_initialize
100008b2 g     O .bss	00000001 captureActive
1a001440 g     F .text	00000020 Chip_ADC_SetStartMode
1a0029e4 g     F .text	0000006a .hidden __aeabi_ul2d
1a0020b0 g     F .text	00000040 TIMER1_IRQHandler
100039f0 g     O .bss	00000002 indexWriteRx
1a00113c g     F .text	00000024 Chip_I2C_Init
1a00019c  w    F .text	00000002 UART2_IRQHandler
1a0025a0 g     F .text	00000010 printEnter
1a00189c g     F .text	00000068 Chip_Clock_GetMainPLLHz
1a000cb0 g     F .text	00000038 ui_Config
1a003290 g     O .text	00000136 gpioPinsInit
1a001e58 g     F .text	0000001a uartWriteByte
1a001c80 g     F .text	00000012 Chip_SSP_SetClockRate
1a0023e8 g     F .text	00000016 gpioToggle
1a00262c g     F .text	0000000a GPIO2_IRQHandler
1a001f60 g     F .text	0000010c Timer_Init
1a00206c g     F .text	00000008 Timer_microsecondsToTicks
1a00196c g     F .text	00000024 Chip_Clock_GetBaseClock
100000d0 g       .bss	00000000 _bss
1a0013e8 g     F .text	00000038 Chip_ADC_ReadStatus
1a001ae4 g     F .text	0000001a Chip_DAC_Init
1a001460 g     F .text	00000032 Chip_ADC_SetSampleRate
1a0026e8 g     F .text	0000027a .hidden __aeabi_dsub
1a002528 g     F .text	00000020 delayInit
1a000918 g     F .text	00000004 setAudioProcessorFsmStatus
10002080 g     O .bss	00000bb8 audioBuffer1
1a0029e4 g     F .text	0000006a .hidden __floatundidf
1a00019c  w    F .text	00000002 I2S1_IRQHandler
1a001c94 g     F .text	0000003e Chip_SSP_SetBitRate
10000000 g     O .data	00000001 transmissionStatus
10002c38 g     O .bss	00000021 buffer
1a001b00 g     F .text	00000002 Chip_GPIO_Init
1a000a74 g     F .text	00000012 calculateMaxOutputCompresion
1a0030b4 g     O .text	00000004 OscRateIn
1a001ddc g     F .text	0000007c uartInit
10003a04 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a00019c  w    F .text	00000002 SSP1_IRQHandler
1a001a98 g     F .text	0000000c Chip_TIMER_Init
10003834 g     O .bss	00000022 compressorStruct
1a000178 g       .text	00000000 __bss_section_table_end
1a002984 g     F .text	00000022 .hidden __aeabi_i2d
1a00219c g     F .text	0000019c gpioInit
1a002b20  w    F .text	00000002 .hidden __aeabi_ldiv0
1a002400 g     F .text	0000001c USB0_IRQHandler
1a00019c  w    F .text	00000002 GPIO3_IRQHandler
1a000920 g     F .text	00000084 initAudioProcessorFsm
1a00019c  w    F .text	00000002 SCT_IRQHandler
1a000d64 g     F .text	00000024 configAqcuisition
1a001748 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a000c60 g     F .text	00000016 setCompressorReleaseTime
1a003078 g     F .text	00000010 memset
1a000180  w    F .text	00000002 MemManage_Handler
1a000738 g     F .text	000001d0 main
100008b0 g     O .bss	00000002 currentTransmissionSample
1a000310 g     F .text	0000001c DACHARDWAREPROXY_config
1a00019c  w    F .text	00000002 WDT_IRQHandler
10003818 g     O .bss	00000004 hardClipperStruct
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000d38 g     F .text	0000002c initAqcuisition
1a00018c  w    F .text	00000002 SVC_Handler
1000003c g     O .data	00000004 DWT_CTRL
1a000c44 g     F .text	00000004 setTimeBetweenInputSamples
10003820 g     O .bss	00000014 audioProcessorFsmStruct
1a0029f4 g     F .text	0000005a .hidden __aeabi_l2d
1a001db0 g     F .text	00000018 uartTxReady
1a00019c  w    F .text	00000002 GPIO7_IRQHandler
1a00199c g     F .text	0000003c Chip_Clock_EnableOpts
1a001764 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a0010c4 g     F .text	00000058 fpuInit
1a00181c g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a000ffc g     F .text	0000001c SystemInit
1a00019c  w    F .text	00000002 SPIFI_IRQHandler
1a00019c  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a002338 g     F .text	00000058 gpioWrite
1a000d88 g     F .text	000000e0 dataAqcuisition
1a0013a0 g     F .text	00000040 Chip_ADC_Init
10003a00 g     O .bss	00000004 g_pUsbApi
1a001018 g     F .text	00000034 Board_SetupMuxing
1a001250 g     F .text	000000e4 Chip_UART_SetBaudFDR
1a001e8c g     F .text	0000000c tickRead
100039f8 g     O .bss	00000008 tickRateMS
1a0014c8 g     F .text	00000022 Chip_ADC_SetBurstCmd
1a00019c  w    F .text	00000002 ETH_IRQHandler
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a001dc8 g     F .text	00000014 uartTxWrite
1a00019c  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
10003a04 g       .bss	00000000 _pvHeapStart
10002c5c g     O .bss	00000004 transmitBuffer
1a000178 g       .text	00000000 __section_table_end
1a001cd4 g     F .text	00000038 Chip_SSP_Init
1a002a50 g     F .text	00000040 .hidden __aeabi_d2uiz
1a00019c  w    F .text	00000002 GINT0_IRQHandler
1a001acc g     F .text	00000016 Chip_DAC_SetBias
1a00019c  w    F .text	00000002 DAC_IRQHandler
1a000fac g     F .text	00000024 Board_Debug_Init
1a000a88 g     F .text	00000036 calculateSamples
10000001 g     O .data	00000001 LED
100039f2 g     O .bss	00000002 indexReadRx
1a001420 g     F .text	0000001e Chip_ADC_Int_SetChannelCmd
100000cc g       .data	00000000 _edata
1a0005e0 g     F .text	00000088 adcConfiguration
1a00111c g     F .text	00000020 Chip_I2C_EventHandler
1a00019c  w    F .text	00000002 M0SUB_IRQHandler
1a001b04 g     F .text	00000150 Chip_SetupCoreClock
1a000ce8 g     F .text	00000050 GPIO0_IRQHandler
1a000908 g     F .text	0000000c clipperInit
1a000000 g     O .text	00000114 g_pfnVectors
1a001d0c g     F .text	00000084 ResetISR
1a001a58 g     F .text	00000014 SystemCoreClockUpdate
1a00019c  w    F .text	00000002 DMA_IRQHandler
1a00019c  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a002b20  w    F .text	00000002 .hidden __aeabi_idiv0
1a0003e8 g     F .text	0000007c adcReadData
1a0009a4 g     F .text	000000ac updateAudioProcessorFsm
1a000184  w    F .text	00000002 BusFault_Handler
1a0019d8 g     F .text	00000034 Chip_Clock_Enable
1a000c3c g     F .text	00000004 setCompressorRatio
1a00019c  w    F .text	00000002 UART3_IRQHandler
1a00019c  w    F .text	00000002 MCPWM_IRQHandler
1a002ac0 g     F .text	0000002e .hidden __gnu_ldivmod_helper
1a00019c  w    F .text	00000002 M0APP_IRQHandler
1a002390 g     F .text	00000058 gpioRead
1a0029a8 g     F .text	0000003a .hidden __aeabi_f2d
1a00241c g     F .text	0000010c boardInit
1a0026e8 g     F .text	0000027a .hidden __subdf3
1a00019c  w    F .text	00000002 GINT1_IRQHandler
1a000b44 g     F .text	000000da compressorProccesor
1a001e98 g     F .text	00000018 tickPowerSet
10002c60 g     O .bss	00000bb8 audioBuffer2
1a000ac0 g     F .text	00000082 calculateUpdateOutputPeriod
1a001928 g     F .text	00000044 Chip_Clock_SetBaseClock
1a001d94 g     F .text	0000001c cyclesCounterInit
1a00019c  w    F .text	00000002 GPIO4_IRQHandler
1a0010b8 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 0d 1d 00 1a 79 01 00 1a 7d 01 00 1a     ........y...}...
1a000010:	81 01 00 1a 85 01 00 1a 89 01 00 1a 6e 5b ff 53     ............n[.S
	...
1a00002c:	8d 01 00 1a 91 01 00 1a 00 00 00 00 95 01 00 1a     ................
1a00003c:	2d 1f 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     -...............
1a00004c:	00 00 00 00 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a00005c:	9d 01 00 1a 01 24 00 1a 9d 01 00 1a 9d 01 00 1a     .....$..........
1a00006c:	9d 01 00 1a 75 20 00 1a b1 20 00 1a f1 20 00 1a     ....u ... ... ..
1a00007c:	31 21 00 1a 9d 01 00 1a 65 04 00 1a 9d 01 00 1a     1!......e.......
1a00008c:	9d 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a00009c:	9d 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a0000ac:	9d 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a0000bc:	9d 01 00 1a e9 0c 00 1a 21 26 00 1a 2d 26 00 1a     ........!&..-&..
1a0000cc:	9d 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a0000dc:	9d 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a0000ec:	9d 01 00 1a 00 00 00 00 9d 01 00 1a 9d 01 00 1a     ................
1a0000fc:	9d 01 00 1a 00 00 00 00 9d 01 00 1a 9d 01 00 1a     ................
1a00010c:	9d 01 00 1a 9d 01 00 1a                             ........

1a000114 <__data_section_table>:
1a000114:	1a0033d8 	.word	0x1a0033d8
1a000118:	10000000 	.word	0x10000000
1a00011c:	000000cc 	.word	0x000000cc
1a000120:	1a0033d8 	.word	0x1a0033d8
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a0033d8 	.word	0x1a0033d8
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a0033d8 	.word	0x1a0033d8
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a0033d8 	.word	0x1a0033d8
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	100000d0 	.word	0x100000d0
1a000154:	00003934 	.word	0x00003934
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
// handler routines in your application code.
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
    }
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>
1a00017a:	bf00      	nop

1a00017c <HardFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
    }
1a00017c:	e7fe      	b.n	1a00017c <HardFault_Handler>
1a00017e:	bf00      	nop

1a000180 <MemManage_Handler>:
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
    }
1a000180:	e7fe      	b.n	1a000180 <MemManage_Handler>
1a000182:	bf00      	nop

1a000184 <BusFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
    }
1a000184:	e7fe      	b.n	1a000184 <BusFault_Handler>
1a000186:	bf00      	nop

1a000188 <UsageFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
    }
1a000188:	e7fe      	b.n	1a000188 <UsageFault_Handler>
1a00018a:	bf00      	nop

1a00018c <SVC_Handler>:
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
    }
1a00018c:	e7fe      	b.n	1a00018c <SVC_Handler>
1a00018e:	bf00      	nop

1a000190 <DebugMon_Handler>:
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
    }
1a000190:	e7fe      	b.n	1a000190 <DebugMon_Handler>
1a000192:	bf00      	nop

1a000194 <PendSV_Handler>:
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
    }
1a000194:	e7fe      	b.n	1a000194 <PendSV_Handler>
1a000196:	bf00      	nop
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
    }
1a000198:	e7fe      	b.n	1a000198 <PendSV_Handler+0x4>
1a00019a:	bf00      	nop

1a00019c <ADC1_IRQHandler>:
//
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
    }
1a00019c:	e7fe      	b.n	1a00019c <ADC1_IRQHandler>
1a00019e:	bf00      	nop

1a0001a0 <data_init>:
// ResetISR() function in order to cope with MCUs with multiple banks of
// memory.
//*****************************************************************************
        __attribute__((section(".after_vectors"
)))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a0001a0:	b410      	push	{r4}
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a2:	2300      	movs	r3, #0
1a0001a4:	e004      	b.n	1a0001b0 <data_init+0x10>
        *pulDest++ = *pulSrc++;
1a0001a6:	6804      	ldr	r4, [r0, #0]
1a0001a8:	600c      	str	r4, [r1, #0]
)))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001aa:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a0001ac:	3004      	adds	r0, #4
1a0001ae:	3104      	adds	r1, #4
)))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b0:	4293      	cmp	r3, r2
1a0001b2:	d3f8      	bcc.n	1a0001a6 <data_init+0x6>
        *pulDest++ = *pulSrc++;
}
1a0001b4:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001b8:	4770      	bx	lr
1a0001ba:	bf00      	nop

1a0001bc <bss_init>:

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001bc:	2300      	movs	r3, #0
1a0001be:	e003      	b.n	1a0001c8 <bss_init+0xc>
        *pulDest++ = 0;
1a0001c0:	2200      	movs	r2, #0
1a0001c2:	6002      	str	r2, [r0, #0]

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001c4:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001c6:	3004      	adds	r0, #4

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001c8:	428b      	cmp	r3, r1
1a0001ca:	d3f9      	bcc.n	1a0001c0 <bss_init+0x4>
        *pulDest++ = 0;
}
1a0001cc:	4770      	bx	lr
1a0001ce:	bf00      	nop
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <DACHARDWAREPROXY_initialize>:

/*==================[internal functions definition]==========================*/

/*==================[external functions definition]==========================*/

void DACHARDWAREPROXY_initialize(void){
1a000300:	b508      	push	{r3, lr}
	Chip_DAC_Init(DAC_CHANNEL);		//Enable DAC channel
1a000302:	4802      	ldr	r0, [pc, #8]	; (1a00030c <DACHARDWAREPROXY_initialize+0xc>)
1a000304:	f001 fbee 	bl	1a001ae4 <Chip_DAC_Init>
1a000308:	bd08      	pop	{r3, pc}
1a00030a:	bf00      	nop
1a00030c:	400e1000 	.word	0x400e1000

1a000310 <DACHARDWAREPROXY_config>:
}

void DACHARDWAREPROXY_config(void){
1a000310:	b508      	push	{r3, lr}
 */
STATIC INLINE void Chip_DAC_ConfigDAConverterControl(LPC_DAC_T *pDAC, uint32_t dacFlags)
{
	uint32_t temp;

	temp = pDAC->CTRL & ~DAC_DACCTRL_MASK;
1a000312:	4805      	ldr	r0, [pc, #20]	; (1a000328 <DACHARDWAREPROXY_config+0x18>)
1a000314:	6843      	ldr	r3, [r0, #4]
1a000316:	f023 030f 	bic.w	r3, r3, #15
	pDAC->CTRL = temp | dacFlags;
1a00031a:	f043 0308 	orr.w	r3, r3, #8
1a00031e:	6043      	str	r3, [r0, #4]
	/* Enables the DMA operation and controls DMA timer */
	Chip_DAC_ConfigDAConverterControl(DAC_CHANNEL, DAC_DMA_ENA);
	/* DCAR DMA access */
	/* Update value to DAC buffer*/
	Chip_DAC_UpdateValue(DAC_CHANNEL, 1);
1a000320:	2101      	movs	r1, #1
1a000322:	f001 fbcb 	bl	1a001abc <Chip_DAC_UpdateValue>
1a000326:	bd08      	pop	{r3, pc}
1a000328:	400e1000 	.word	0x400e1000

1a00032c <DACHARDWAREPROXY_marshal>:

void DACHARDWAREPROXY_disable(void){
	Chip_DAC_DeInit( DAC_CHANNEL );
}

uint8_t DACHARDWAREPROXY_marshal(void){
1a00032c:	b508      	push	{r3, lr}

	uint16_t dacData;

	if (indexReadTx == indexWriteTx)
1a00032e:	4b11      	ldr	r3, [pc, #68]	; (1a000374 <DACHARDWAREPROXY_marshal+0x48>)
1a000330:	881b      	ldrh	r3, [r3, #0]
1a000332:	4a11      	ldr	r2, [pc, #68]	; (1a000378 <DACHARDWAREPROXY_marshal+0x4c>)
1a000334:	8812      	ldrh	r2, [r2, #0]
1a000336:	4293      	cmp	r3, r2
1a000338:	d01a      	beq.n	1a000370 <DACHARDWAREPROXY_marshal+0x44>
		return 0; // Buffer vacio
	else {
		dacData = bufferTx[indexReadTx];
1a00033a:	4a10      	ldr	r2, [pc, #64]	; (1a00037c <DACHARDWAREPROXY_marshal+0x50>)
1a00033c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
		if( dacData > 1023 ){
1a000340:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
1a000344:	d301      	bcc.n	1a00034a <DACHARDWAREPROXY_marshal+0x1e>
			dacData = 1023;
1a000346:	f240 31ff 	movw	r1, #1023	; 0x3ff
		}
		else if(dacData<0){
			dacData = 0;
		}
		Chip_DAC_UpdateValue( DAC_CHANNEL, dacData ); // escribe en el DAC
1a00034a:	480d      	ldr	r0, [pc, #52]	; (1a000380 <DACHARDWAREPROXY_marshal+0x54>)
1a00034c:	f001 fbb6 	bl	1a001abc <Chip_DAC_UpdateValue>
		indexReadTx = (indexReadTx+1)%DAC_TX_BUFFER_LENGTH;
1a000350:	4808      	ldr	r0, [pc, #32]	; (1a000374 <DACHARDWAREPROXY_marshal+0x48>)
1a000352:	8802      	ldrh	r2, [r0, #0]
1a000354:	3201      	adds	r2, #1
1a000356:	4b0b      	ldr	r3, [pc, #44]	; (1a000384 <DACHARDWAREPROXY_marshal+0x58>)
1a000358:	fb83 3102 	smull	r3, r1, r3, r2
1a00035c:	17d3      	asrs	r3, r2, #31
1a00035e:	ebc3 13a1 	rsb	r3, r3, r1, asr #6
1a000362:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
1a000366:	fb01 2313 	mls	r3, r1, r3, r2
1a00036a:	8003      	strh	r3, [r0, #0]
		return 1;
1a00036c:	2001      	movs	r0, #1
1a00036e:	bd08      	pop	{r3, pc}
uint8_t DACHARDWAREPROXY_marshal(void){

	uint16_t dacData;

	if (indexReadTx == indexWriteTx)
		return 0; // Buffer vacio
1a000370:	2000      	movs	r0, #0
		Chip_DAC_UpdateValue( DAC_CHANNEL, dacData ); // escribe en el DAC
		indexReadTx = (indexReadTx+1)%DAC_TX_BUFFER_LENGTH;
		return 1;
	}

}
1a000372:	bd08      	pop	{r3, pc}
1a000374:	100008a2 	.word	0x100008a2
1a000378:	100008a0 	.word	0x100008a0
1a00037c:	100000d0 	.word	0x100000d0
1a000380:	400e1000 	.word	0x400e1000
1a000384:	10624dd3 	.word	0x10624dd3

1a000388 <DACPROXYCLIENT_mutate>:

uint8_t DACPROXYCLIENT_mutate(uint16_t dacData){
1a000388:	b510      	push	{r4, lr}

	 if( (indexWriteTx+1)%DAC_TX_BUFFER_LENGTH == indexReadTx )
1a00038a:	4b0f      	ldr	r3, [pc, #60]	; (1a0003c8 <DACPROXYCLIENT_mutate+0x40>)
1a00038c:	881c      	ldrh	r4, [r3, #0]
1a00038e:	1c62      	adds	r2, r4, #1
1a000390:	4b0e      	ldr	r3, [pc, #56]	; (1a0003cc <DACPROXYCLIENT_mutate+0x44>)
1a000392:	fb83 3102 	smull	r3, r1, r3, r2
1a000396:	17d3      	asrs	r3, r2, #31
1a000398:	ebc3 13a1 	rsb	r3, r3, r1, asr #6
1a00039c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
1a0003a0:	fb01 2313 	mls	r3, r1, r3, r2
1a0003a4:	4a0a      	ldr	r2, [pc, #40]	; (1a0003d0 <DACPROXYCLIENT_mutate+0x48>)
1a0003a6:	8812      	ldrh	r2, [r2, #0]
1a0003a8:	4293      	cmp	r3, r2
1a0003aa:	d009      	beq.n	1a0003c0 <DACPROXYCLIENT_mutate+0x38>
		 // Buffer Lleno (error)
			 return 0;
		 else{
			 bufferTx[indexWriteTx] = dacData;
1a0003ac:	4a09      	ldr	r2, [pc, #36]	; (1a0003d4 <DACPROXYCLIENT_mutate+0x4c>)
1a0003ae:	f822 0014 	strh.w	r0, [r2, r4, lsl #1]
			 indexWriteTx =(indexWriteTx+1)%DAC_TX_BUFFER_LENGTH;
1a0003b2:	4a05      	ldr	r2, [pc, #20]	; (1a0003c8 <DACPROXYCLIENT_mutate+0x40>)
1a0003b4:	8013      	strh	r3, [r2, #0]
			 if(DACHARDWAREPROXY_marshal()){
1a0003b6:	f7ff ffb9 	bl	1a00032c <DACHARDWAREPROXY_marshal>
1a0003ba:	b118      	cbz	r0, 1a0003c4 <DACPROXYCLIENT_mutate+0x3c>
				 return 1; // dato escrito en el DAC
1a0003bc:	2001      	movs	r0, #1
1a0003be:	bd10      	pop	{r4, pc}

uint8_t DACPROXYCLIENT_mutate(uint16_t dacData){

	 if( (indexWriteTx+1)%DAC_TX_BUFFER_LENGTH == indexReadTx )
		 // Buffer Lleno (error)
			 return 0;
1a0003c0:	2000      	movs	r0, #0
1a0003c2:	bd10      	pop	{r4, pc}
			 bufferTx[indexWriteTx] = dacData;
			 indexWriteTx =(indexWriteTx+1)%DAC_TX_BUFFER_LENGTH;
			 if(DACHARDWAREPROXY_marshal()){
				 return 1; // dato escrito en el DAC
			 }else{
				 return 2; // Buffer Vacio (error)
1a0003c4:	2002      	movs	r0, #2
			 }
		 }

}
1a0003c6:	bd10      	pop	{r4, pc}
1a0003c8:	100008a0 	.word	0x100008a0
1a0003cc:	10624dd3 	.word	0x10624dd3
1a0003d0:	100008a2 	.word	0x100008a2
1a0003d4:	100000d0 	.word	0x100000d0

1a0003d8 <adcInitialize>:
* @brief Funcion que permite inicializar el periferico del ADC.
*
* @param channel puntero al canal de adquisicion del ADC
* @return none
*/
void adcInitialize(LPC_ADC_T *channel){
1a0003d8:	b508      	push	{r3, lr}
	Chip_ADC_Init( channel, &ADCSetup );
1a0003da:	4902      	ldr	r1, [pc, #8]	; (1a0003e4 <adcInitialize+0xc>)
1a0003dc:	f000 ffe0 	bl	1a0013a0 <Chip_ADC_Init>
1a0003e0:	bd08      	pop	{r3, pc}
1a0003e2:	bf00      	nop
1a0003e4:	100008a8 	.word	0x100008a8

1a0003e8 <adcReadData>:
		break;
	}
}

/* Funcion utilizada para adquirir datos del ADC y guardarlos en el buffer de recepcion*/
uint8_t adcReadData(LPC_ADC_T *channel, adcHardwareProxyConfigMode_t mode, ADC_CHANNEL_T adcMultiplexedChannel, uint16_t *adcData){
1a0003e8:	b570      	push	{r4, r5, r6, lr}
1a0003ea:	b082      	sub	sp, #8
	uint16_t adcDataRead = 0;
1a0003ec:	2400      	movs	r4, #0
1a0003ee:	f8ad 4006 	strh.w	r4, [sp, #6]
	switch(mode){
1a0003f2:	b111      	cbz	r1, 1a0003fa <adcReadData+0x12>
1a0003f4:	2902      	cmp	r1, #2
1a0003f6:	d00c      	beq.n	1a000412 <adcReadData+0x2a>
1a0003f8:	e02c      	b.n	1a000454 <adcReadData+0x6c>
	case BURST_MODE:
		if (adcDataReadyFlag == TRUE){
1a0003fa:	4a18      	ldr	r2, [pc, #96]	; (1a00045c <adcReadData+0x74>)
1a0003fc:	7812      	ldrb	r2, [r2, #0]
1a0003fe:	b2d2      	uxtb	r2, r2
1a000400:	2a01      	cmp	r2, #1
1a000402:	d127      	bne.n	1a000454 <adcReadData+0x6c>
			adcDataReadyFlag = FALSE;
1a000404:	2100      	movs	r1, #0
1a000406:	4a15      	ldr	r2, [pc, #84]	; (1a00045c <adcReadData+0x74>)
1a000408:	7011      	strb	r1, [r2, #0]
			*adcData = dataAcquired;
1a00040a:	4a15      	ldr	r2, [pc, #84]	; (1a000460 <adcReadData+0x78>)
1a00040c:	8812      	ldrh	r2, [r2, #0]
1a00040e:	801a      	strh	r2, [r3, #0]
1a000410:	e020      	b.n	1a000454 <adcReadData+0x6c>
1a000412:	461e      	mov	r6, r3
1a000414:	4615      	mov	r5, r2
1a000416:	4604      	mov	r4, r0
		}
		break;
	case DMA_MODE:
		break;
	case NORMAL_MODE:
		Chip_ADC_EnableChannel(channel, adcMultiplexedChannel, ENABLE);
1a000418:	4611      	mov	r1, r2
1a00041a:	2201      	movs	r2, #1
1a00041c:	f001 f840 	bl	1a0014a0 <Chip_ADC_EnableChannel>
		Chip_ADC_SetStartMode(channel, ADC_START_NOW, ADC_TRIGGERMODE_RISING);
1a000420:	4620      	mov	r0, r4
1a000422:	2101      	movs	r1, #1
1a000424:	2200      	movs	r2, #0
1a000426:	f001 f80b 	bl	1a001440 <Chip_ADC_SetStartMode>
		while(
			(Chip_ADC_ReadStatus( channel, adcMultiplexedChannel, ADC_DR_DONE_STAT) != SET)
1a00042a:	4620      	mov	r0, r4
1a00042c:	4629      	mov	r1, r5
1a00042e:	2200      	movs	r2, #0
1a000430:	f000 ffda 	bl	1a0013e8 <Chip_ADC_ReadStatus>
	case DMA_MODE:
		break;
	case NORMAL_MODE:
		Chip_ADC_EnableChannel(channel, adcMultiplexedChannel, ENABLE);
		Chip_ADC_SetStartMode(channel, ADC_START_NOW, ADC_TRIGGERMODE_RISING);
		while(
1a000434:	2801      	cmp	r0, #1
1a000436:	d1f8      	bne.n	1a00042a <adcReadData+0x42>
			(Chip_ADC_ReadStatus( channel, adcMultiplexedChannel, ADC_DR_DONE_STAT) != SET)
		);
		Chip_ADC_ReadValue( channel, adcMultiplexedChannel, &adcDataRead );
1a000438:	4620      	mov	r0, r4
1a00043a:	4629      	mov	r1, r5
1a00043c:	f10d 0206 	add.w	r2, sp, #6
1a000440:	f000 ffce 	bl	1a0013e0 <Chip_ADC_ReadValue>
		*adcData = adcDataRead;
1a000444:	f8bd 3006 	ldrh.w	r3, [sp, #6]
1a000448:	8033      	strh	r3, [r6, #0]
		Chip_ADC_EnableChannel( channel, adcMultiplexedChannel, DISABLE );
1a00044a:	4620      	mov	r0, r4
1a00044c:	4629      	mov	r1, r5
1a00044e:	2200      	movs	r2, #0
1a000450:	f001 f826 	bl	1a0014a0 <Chip_ADC_EnableChannel>
		break;
	default:
		break;
	}
	return 1;
}
1a000454:	2001      	movs	r0, #1
1a000456:	b002      	add	sp, #8
1a000458:	bd70      	pop	{r4, r5, r6, pc}
1a00045a:	bf00      	nop
1a00045c:	100008a4 	.word	0x100008a4
1a000460:	100008a6 	.word	0x100008a6

1a000464 <ADC0_IRQHandler>:

void ADC0_IRQHandler(void){
1a000464:	b508      	push	{r3, lr}
	adcDataReadyFlag = TRUE;
1a000466:	2201      	movs	r2, #1
1a000468:	4b03      	ldr	r3, [pc, #12]	; (1a000478 <ADC0_IRQHandler+0x14>)
1a00046a:	701a      	strb	r2, [r3, #0]
	Chip_ADC_ReadValue(LPC_ADC0, ADC_CH3, &dataAcquired);
1a00046c:	4803      	ldr	r0, [pc, #12]	; (1a00047c <ADC0_IRQHandler+0x18>)
1a00046e:	2103      	movs	r1, #3
1a000470:	4a03      	ldr	r2, [pc, #12]	; (1a000480 <ADC0_IRQHandler+0x1c>)
1a000472:	f000 ffb5 	bl	1a0013e0 <Chip_ADC_ReadValue>
1a000476:	bd08      	pop	{r3, pc}
1a000478:	100008a4 	.word	0x100008a4
1a00047c:	400e3000 	.word	0x400e3000
1a000480:	100008a6 	.word	0x100008a6

1a000484 <adcChannelEnable>:
}

void adcChannelEnable(ADC_CHANNEL_T adcMultiplexedChannel,LPC_ADC_T *channel){
1a000484:	b510      	push	{r4, lr}
1a000486:	460c      	mov	r4, r1
	switch (adcMultiplexedChannel){
1a000488:	3801      	subs	r0, #1
1a00048a:	2803      	cmp	r0, #3
1a00048c:	f200 80a7 	bhi.w	1a0005de <adcChannelEnable+0x15a>
1a000490:	e8df f000 	tbb	[pc, r0]
1a000494:	7d542b02 	.word	0x7d542b02
	case ADC_CH1:
		/* Enable channel*/
		Chip_ADC_EnableChannel( channel,ADC_CH1, ENABLE );
1a000498:	4608      	mov	r0, r1
1a00049a:	2101      	movs	r1, #1
1a00049c:	460a      	mov	r2, r1
1a00049e:	f000 ffff 	bl	1a0014a0 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH1, ENABLE ); // habilita la interrupcion de conversion para el channel
1a0004a2:	4620      	mov	r0, r4
1a0004a4:	2101      	movs	r1, #1
1a0004a6:	460a      	mov	r2, r1
1a0004a8:	f000 ffba 	bl	1a001420 <Chip_ADC_Int_SetChannelCmd>

		/* Disable the rest off the channels */
		Chip_ADC_EnableChannel( channel, ADC_CH2, DISABLE );
1a0004ac:	4620      	mov	r0, r4
1a0004ae:	2102      	movs	r1, #2
1a0004b0:	2200      	movs	r2, #0
1a0004b2:	f000 fff5 	bl	1a0014a0 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH2, DISABLE );
1a0004b6:	4620      	mov	r0, r4
1a0004b8:	2102      	movs	r1, #2
1a0004ba:	2200      	movs	r2, #0
1a0004bc:	f000 ffb0 	bl	1a001420 <Chip_ADC_Int_SetChannelCmd>

		Chip_ADC_EnableChannel( channel, ADC_CH3, DISABLE );
1a0004c0:	4620      	mov	r0, r4
1a0004c2:	2103      	movs	r1, #3
1a0004c4:	2200      	movs	r2, #0
1a0004c6:	f000 ffeb 	bl	1a0014a0 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH3, DISABLE );
1a0004ca:	4620      	mov	r0, r4
1a0004cc:	2103      	movs	r1, #3
1a0004ce:	2200      	movs	r2, #0
1a0004d0:	f000 ffa6 	bl	1a001420 <Chip_ADC_Int_SetChannelCmd>

		Chip_ADC_EnableChannel( channel, ADC_CH4, DISABLE );
1a0004d4:	4620      	mov	r0, r4
1a0004d6:	2104      	movs	r1, #4
1a0004d8:	2200      	movs	r2, #0
1a0004da:	f000 ffe1 	bl	1a0014a0 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH4, DISABLE );
1a0004de:	4620      	mov	r0, r4
1a0004e0:	2104      	movs	r1, #4
1a0004e2:	2200      	movs	r2, #0
1a0004e4:	f000 ff9c 	bl	1a001420 <Chip_ADC_Int_SetChannelCmd>
		break;
1a0004e8:	bd10      	pop	{r4, pc}
	case ADC_CH2:
		/* Enable channel*/
		Chip_ADC_EnableChannel( channel,ADC_CH2, ENABLE );
1a0004ea:	4608      	mov	r0, r1
1a0004ec:	2102      	movs	r1, #2
1a0004ee:	2201      	movs	r2, #1
1a0004f0:	f000 ffd6 	bl	1a0014a0 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH2, ENABLE ); // habilita la interrupcion de conversion para el channel
1a0004f4:	4620      	mov	r0, r4
1a0004f6:	2102      	movs	r1, #2
1a0004f8:	2201      	movs	r2, #1
1a0004fa:	f000 ff91 	bl	1a001420 <Chip_ADC_Int_SetChannelCmd>

		/* Disable the rest off the channels */
		Chip_ADC_EnableChannel( channel, ADC_CH1, DISABLE );
1a0004fe:	4620      	mov	r0, r4
1a000500:	2101      	movs	r1, #1
1a000502:	2200      	movs	r2, #0
1a000504:	f000 ffcc 	bl	1a0014a0 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH1, DISABLE );
1a000508:	4620      	mov	r0, r4
1a00050a:	2101      	movs	r1, #1
1a00050c:	2200      	movs	r2, #0
1a00050e:	f000 ff87 	bl	1a001420 <Chip_ADC_Int_SetChannelCmd>

		Chip_ADC_EnableChannel( channel, ADC_CH3, DISABLE );
1a000512:	4620      	mov	r0, r4
1a000514:	2103      	movs	r1, #3
1a000516:	2200      	movs	r2, #0
1a000518:	f000 ffc2 	bl	1a0014a0 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH3, DISABLE );
1a00051c:	4620      	mov	r0, r4
1a00051e:	2103      	movs	r1, #3
1a000520:	2200      	movs	r2, #0
1a000522:	f000 ff7d 	bl	1a001420 <Chip_ADC_Int_SetChannelCmd>

		Chip_ADC_EnableChannel( channel, ADC_CH4, DISABLE );
1a000526:	4620      	mov	r0, r4
1a000528:	2104      	movs	r1, #4
1a00052a:	2200      	movs	r2, #0
1a00052c:	f000 ffb8 	bl	1a0014a0 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH4, DISABLE );
1a000530:	4620      	mov	r0, r4
1a000532:	2104      	movs	r1, #4
1a000534:	2200      	movs	r2, #0
1a000536:	f000 ff73 	bl	1a001420 <Chip_ADC_Int_SetChannelCmd>
		break;
1a00053a:	bd10      	pop	{r4, pc}
	case ADC_CH3:
		/* Enable channel*/
		Chip_ADC_EnableChannel( channel,ADC_CH3, ENABLE );
1a00053c:	4608      	mov	r0, r1
1a00053e:	2103      	movs	r1, #3
1a000540:	2201      	movs	r2, #1
1a000542:	f000 ffad 	bl	1a0014a0 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH3, ENABLE ); // habilita la interrupcion de conversion para el channel
1a000546:	4620      	mov	r0, r4
1a000548:	2103      	movs	r1, #3
1a00054a:	2201      	movs	r2, #1
1a00054c:	f000 ff68 	bl	1a001420 <Chip_ADC_Int_SetChannelCmd>

		/* Disable the rest off the channels */
		Chip_ADC_EnableChannel( channel, ADC_CH2, DISABLE );
1a000550:	4620      	mov	r0, r4
1a000552:	2102      	movs	r1, #2
1a000554:	2200      	movs	r2, #0
1a000556:	f000 ffa3 	bl	1a0014a0 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH2, DISABLE );
1a00055a:	4620      	mov	r0, r4
1a00055c:	2102      	movs	r1, #2
1a00055e:	2200      	movs	r2, #0
1a000560:	f000 ff5e 	bl	1a001420 <Chip_ADC_Int_SetChannelCmd>

		Chip_ADC_EnableChannel( channel, ADC_CH1, DISABLE );
1a000564:	4620      	mov	r0, r4
1a000566:	2101      	movs	r1, #1
1a000568:	2200      	movs	r2, #0
1a00056a:	f000 ff99 	bl	1a0014a0 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH1, DISABLE );
1a00056e:	4620      	mov	r0, r4
1a000570:	2101      	movs	r1, #1
1a000572:	2200      	movs	r2, #0
1a000574:	f000 ff54 	bl	1a001420 <Chip_ADC_Int_SetChannelCmd>

		Chip_ADC_EnableChannel( channel, ADC_CH4, DISABLE );
1a000578:	4620      	mov	r0, r4
1a00057a:	2104      	movs	r1, #4
1a00057c:	2200      	movs	r2, #0
1a00057e:	f000 ff8f 	bl	1a0014a0 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH4, DISABLE );
1a000582:	4620      	mov	r0, r4
1a000584:	2104      	movs	r1, #4
1a000586:	2200      	movs	r2, #0
1a000588:	f000 ff4a 	bl	1a001420 <Chip_ADC_Int_SetChannelCmd>
		break;
1a00058c:	bd10      	pop	{r4, pc}
	case ADC_CH4:
		/* Enable channel*/
		Chip_ADC_EnableChannel( channel,ADC_CH4, ENABLE );
1a00058e:	4608      	mov	r0, r1
1a000590:	2104      	movs	r1, #4
1a000592:	2201      	movs	r2, #1
1a000594:	f000 ff84 	bl	1a0014a0 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH4, ENABLE ); // habilita la interrupcion de conversion para el channel
1a000598:	4620      	mov	r0, r4
1a00059a:	2104      	movs	r1, #4
1a00059c:	2201      	movs	r2, #1
1a00059e:	f000 ff3f 	bl	1a001420 <Chip_ADC_Int_SetChannelCmd>

		/* Disable the rest off the channels */
		Chip_ADC_EnableChannel( channel, ADC_CH2, DISABLE );
1a0005a2:	4620      	mov	r0, r4
1a0005a4:	2102      	movs	r1, #2
1a0005a6:	2200      	movs	r2, #0
1a0005a8:	f000 ff7a 	bl	1a0014a0 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH2, DISABLE );
1a0005ac:	4620      	mov	r0, r4
1a0005ae:	2102      	movs	r1, #2
1a0005b0:	2200      	movs	r2, #0
1a0005b2:	f000 ff35 	bl	1a001420 <Chip_ADC_Int_SetChannelCmd>

		Chip_ADC_EnableChannel( channel, ADC_CH3, DISABLE );
1a0005b6:	4620      	mov	r0, r4
1a0005b8:	2103      	movs	r1, #3
1a0005ba:	2200      	movs	r2, #0
1a0005bc:	f000 ff70 	bl	1a0014a0 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH3, DISABLE );
1a0005c0:	4620      	mov	r0, r4
1a0005c2:	2103      	movs	r1, #3
1a0005c4:	2200      	movs	r2, #0
1a0005c6:	f000 ff2b 	bl	1a001420 <Chip_ADC_Int_SetChannelCmd>

		Chip_ADC_EnableChannel( channel, ADC_CH1, DISABLE );
1a0005ca:	4620      	mov	r0, r4
1a0005cc:	2101      	movs	r1, #1
1a0005ce:	2200      	movs	r2, #0
1a0005d0:	f000 ff66 	bl	1a0014a0 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH1, DISABLE );
1a0005d4:	4620      	mov	r0, r4
1a0005d6:	2101      	movs	r1, #1
1a0005d8:	2200      	movs	r2, #0
1a0005da:	f000 ff21 	bl	1a001420 <Chip_ADC_Int_SetChannelCmd>
1a0005de:	bd10      	pop	{r4, pc}

1a0005e0 <adcConfiguration>:
* @param channel puntero al canal de adquisicion del ADC
*
* @return none
*/

void adcConfiguration(LPC_ADC_T *channel,adcHardwareProxyConfigMode_t mode,ADC_CHANNEL_T adcMultiplexedChannel,uint32_t adcSampleRate, uint8_t resolution){
1a0005e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0005e4:	4604      	mov	r4, r0
1a0005e6:	4615      	mov	r5, r2
1a0005e8:	461f      	mov	r7, r3
1a0005ea:	f89d 6018 	ldrb.w	r6, [sp, #24]

	switch(mode){
1a0005ee:	b119      	cbz	r1, 1a0005f8 <adcConfiguration+0x18>
1a0005f0:	2902      	cmp	r1, #2
1a0005f2:	d01a      	beq.n	1a00062a <adcConfiguration+0x4a>
1a0005f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

		case BURST_MODE:
			/* Enable burst mode */
			Chip_ADC_SetBurstCmd( channel, ENABLE );
1a0005f8:	2101      	movs	r1, #1
1a0005fa:	f000 ff65 	bl	1a0014c8 <Chip_ADC_SetBurstCmd>
			/* Set sample rate to 44KHz */
			Chip_ADC_SetSampleRate( channel, &ADCSetup, adcSampleRate );
1a0005fe:	f8df 8064 	ldr.w	r8, [pc, #100]	; 1a000664 <adcConfiguration+0x84>
1a000602:	4620      	mov	r0, r4
1a000604:	4641      	mov	r1, r8
1a000606:	463a      	mov	r2, r7
1a000608:	f000 ff2a 	bl	1a001460 <Chip_ADC_SetSampleRate>
			Chip_ADC_SetResolution( channel, &ADCSetup, resolution);
1a00060c:	4620      	mov	r0, r4
1a00060e:	4641      	mov	r1, r8
1a000610:	4632      	mov	r2, r6
1a000612:	f000 ff3f 	bl	1a001494 <Chip_ADC_SetResolution>
			/* Enable channel 1, disable the rest */
			adcChannelEnable(adcMultiplexedChannel,channel);
1a000616:	4628      	mov	r0, r5
1a000618:	4621      	mov	r1, r4
1a00061a:	f7ff ff33 	bl	1a000484 <adcChannelEnable>
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
1a00061e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
1a000622:	4b0f      	ldr	r3, [pc, #60]	; (1a000660 <adcConfiguration+0x80>)
1a000624:	601a      	str	r2, [r3, #0]
1a000626:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			break;
		case DMA_MODE:
			break;
		case NORMAL_MODE:
			/* Enable burst mode */
			Chip_ADC_SetBurstCmd( channel, DISABLE );
1a00062a:	2100      	movs	r1, #0
1a00062c:	f000 ff4c 	bl	1a0014c8 <Chip_ADC_SetBurstCmd>
			/* Set sample rate to 44KHz */
			Chip_ADC_SetSampleRate( channel, &ADCSetup, adcSampleRate );
1a000630:	f8df 8030 	ldr.w	r8, [pc, #48]	; 1a000664 <adcConfiguration+0x84>
1a000634:	4620      	mov	r0, r4
1a000636:	4641      	mov	r1, r8
1a000638:	463a      	mov	r2, r7
1a00063a:	f000 ff11 	bl	1a001460 <Chip_ADC_SetSampleRate>
			Chip_ADC_SetResolution( channel, &ADCSetup, resolution);
1a00063e:	4620      	mov	r0, r4
1a000640:	4641      	mov	r1, r8
1a000642:	4632      	mov	r2, r6
1a000644:	f000 ff26 	bl	1a001494 <Chip_ADC_SetResolution>
			/* Enable channel 1, disable the rest */
			adcChannelEnable(adcMultiplexedChannel,channel);
1a000648:	4628      	mov	r0, r5
1a00064a:	4621      	mov	r1, r4
1a00064c:	f7ff ff1a 	bl	1a000484 <adcChannelEnable>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1a000650:	f44f 3200 	mov.w	r2, #131072	; 0x20000
1a000654:	4b02      	ldr	r3, [pc, #8]	; (1a000660 <adcConfiguration+0x80>)
1a000656:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
1a00065a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00065e:	bf00      	nop
1a000660:	e000e100 	.word	0xe000e100
1a000664:	100008a8 	.word	0x100008a8

1a000668 <tickTimerHandler>:
 * frecuencia de interrupcion 44khz
 */
void tickTimerHandler( void *ptr ){
	uint16_t data;

	if(captureActive){
1a000668:	4b19      	ldr	r3, [pc, #100]	; (1a0006d0 <tickTimerHandler+0x68>)
1a00066a:	781b      	ldrb	r3, [r3, #0]
1a00066c:	f013 0fff 	tst.w	r3, #255	; 0xff
1a000670:	d02a      	beq.n	1a0006c8 <tickTimerHandler+0x60>
		if(currentSample<VECTOR_SIZE){
1a000672:	4b18      	ldr	r3, [pc, #96]	; (1a0006d4 <tickTimerHandler+0x6c>)
1a000674:	881b      	ldrh	r3, [r3, #0]
1a000676:	b29b      	uxth	r3, r3
1a000678:	f240 52db 	movw	r2, #1499	; 0x5db
1a00067c:	4293      	cmp	r3, r2
1a00067e:	d815      	bhi.n	1a0006ac <tickTimerHandler+0x44>
/*==================[definiciones de funciones internas]=====================*/
/**
 * Handler del TIMER1, maneja la adquisicion de datos con el ADC
 * frecuencia de interrupcion 44khz
 */
void tickTimerHandler( void *ptr ){
1a000680:	b500      	push	{lr}
1a000682:	b083      	sub	sp, #12
	uint16_t data;

	if(captureActive){
		if(currentSample<VECTOR_SIZE){
			dataAqcuisition(adcGetValue, pingPongBuffer, &data);
1a000684:	2001      	movs	r0, #1
1a000686:	4601      	mov	r1, r0
1a000688:	f10d 0206 	add.w	r2, sp, #6
1a00068c:	f000 fb7c 	bl	1a000d88 <dataAqcuisition>
			backBuffer[currentSample]= data;
1a000690:	4a10      	ldr	r2, [pc, #64]	; (1a0006d4 <tickTimerHandler+0x6c>)
1a000692:	8813      	ldrh	r3, [r2, #0]
1a000694:	b29b      	uxth	r3, r3
1a000696:	4910      	ldr	r1, [pc, #64]	; (1a0006d8 <tickTimerHandler+0x70>)
1a000698:	6809      	ldr	r1, [r1, #0]
1a00069a:	f8bd 0006 	ldrh.w	r0, [sp, #6]
1a00069e:	f821 0013 	strh.w	r0, [r1, r3, lsl #1]
			currentSample++;
1a0006a2:	8813      	ldrh	r3, [r2, #0]
1a0006a4:	3301      	adds	r3, #1
1a0006a6:	b29b      	uxth	r3, r3
1a0006a8:	8013      	strh	r3, [r2, #0]
1a0006aa:	e00e      	b.n	1a0006ca <tickTimerHandler+0x62>
		}
		else{
			currentSample=0;
1a0006ac:	2300      	movs	r3, #0
1a0006ae:	4a09      	ldr	r2, [pc, #36]	; (1a0006d4 <tickTimerHandler+0x6c>)
1a0006b0:	8013      	strh	r3, [r2, #0]
			captureActive=0;
1a0006b2:	4a07      	ldr	r2, [pc, #28]	; (1a0006d0 <tickTimerHandler+0x68>)
1a0006b4:	7013      	strb	r3, [r2, #0]
			if(firstTimeAqcuisition == 1)
1a0006b6:	4b09      	ldr	r3, [pc, #36]	; (1a0006dc <tickTimerHandler+0x74>)
1a0006b8:	781b      	ldrb	r3, [r3, #0]
1a0006ba:	b2db      	uxtb	r3, r3
1a0006bc:	2b01      	cmp	r3, #1
1a0006be:	d103      	bne.n	1a0006c8 <tickTimerHandler+0x60>
			{
				firstTimeAqcuisition = 0;
1a0006c0:	2200      	movs	r2, #0
1a0006c2:	4b06      	ldr	r3, [pc, #24]	; (1a0006dc <tickTimerHandler+0x74>)
1a0006c4:	701a      	strb	r2, [r3, #0]
1a0006c6:	4770      	bx	lr
1a0006c8:	4770      	bx	lr
			}
		}
	}
}
1a0006ca:	b003      	add	sp, #12
1a0006cc:	f85d fb04 	ldr.w	pc, [sp], #4
1a0006d0:	100008b2 	.word	0x100008b2
1a0006d4:	100008ba 	.word	0x100008ba
1a0006d8:	1000207c 	.word	0x1000207c
1a0006dc:	100008b6 	.word	0x100008b6

1a0006e0 <tickTimerDacHandler>:
/**
 * Handler del TIMER1, maneja la transmision de datos por el DAC
 * frecuencia de interrupcion 44khz
 */
void tickTimerDacHandler( void *ptr ){
		if(transmissionStatus == INIT){
1a0006e0:	4b12      	ldr	r3, [pc, #72]	; (1a00072c <tickTimerDacHandler+0x4c>)
1a0006e2:	781b      	ldrb	r3, [r3, #0]
1a0006e4:	f013 0fff 	tst.w	r3, #255	; 0xff
1a0006e8:	d11f      	bne.n	1a00072a <tickTimerDacHandler+0x4a>
		if(currentTransmissionSample<VECTOR_SIZE){
1a0006ea:	4b11      	ldr	r3, [pc, #68]	; (1a000730 <tickTimerDacHandler+0x50>)
1a0006ec:	881b      	ldrh	r3, [r3, #0]
1a0006ee:	b29b      	uxth	r3, r3
1a0006f0:	f240 52db 	movw	r2, #1499	; 0x5db
1a0006f4:	4293      	cmp	r3, r2
1a0006f6:	d811      	bhi.n	1a00071c <tickTimerDacHandler+0x3c>
}
/**
 * Handler del TIMER1, maneja la transmision de datos por el DAC
 * frecuencia de interrupcion 44khz
 */
void tickTimerDacHandler( void *ptr ){
1a0006f8:	b510      	push	{r4, lr}
		if(transmissionStatus == INIT){
		if(currentTransmissionSample<VECTOR_SIZE){
			DACPROXYCLIENT_mutate(transmitBuffer[currentTransmissionSample]);
1a0006fa:	4c0d      	ldr	r4, [pc, #52]	; (1a000730 <tickTimerDacHandler+0x50>)
1a0006fc:	8823      	ldrh	r3, [r4, #0]
1a0006fe:	b29b      	uxth	r3, r3
1a000700:	4a0c      	ldr	r2, [pc, #48]	; (1a000734 <tickTimerDacHandler+0x54>)
1a000702:	6812      	ldr	r2, [r2, #0]
1a000704:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
1a000708:	b280      	uxth	r0, r0
1a00070a:	f7ff fe3d 	bl	1a000388 <DACPROXYCLIENT_mutate>
			DACHARDWAREPROXY_marshal();
1a00070e:	f7ff fe0d 	bl	1a00032c <DACHARDWAREPROXY_marshal>
			currentTransmissionSample++;
1a000712:	8823      	ldrh	r3, [r4, #0]
1a000714:	3301      	adds	r3, #1
1a000716:	b29b      	uxth	r3, r3
1a000718:	8023      	strh	r3, [r4, #0]
1a00071a:	bd10      	pop	{r4, pc}
		}
		else{
			transmissionStatus = COMPLETE;
1a00071c:	2201      	movs	r2, #1
1a00071e:	4b03      	ldr	r3, [pc, #12]	; (1a00072c <tickTimerDacHandler+0x4c>)
1a000720:	701a      	strb	r2, [r3, #0]
			currentTransmissionSample = 0;
1a000722:	2200      	movs	r2, #0
1a000724:	4b02      	ldr	r3, [pc, #8]	; (1a000730 <tickTimerDacHandler+0x50>)
1a000726:	801a      	strh	r2, [r3, #0]
1a000728:	4770      	bx	lr
1a00072a:	4770      	bx	lr
1a00072c:	10000000 	.word	0x10000000
1a000730:	100008b0 	.word	0x100008b0
1a000734:	10002c5c 	.word	0x10002c5c

1a000738 <main>:
/*==================[declaraciones de funciones internas]====================*/
void tickTimerHandler( void *ptr );
void tickTimerDacHandler( void *ptr );
/*==================[declaraciones de funciones externas]====================*/
/*==================[funcion principal]======================================*/
int main( void ){
1a000738:	b570      	push	{r4, r5, r6, lr}
1a00073a:	b082      	sub	sp, #8
   /// Inicializacion y configuracion de la plataforma
   boardConfig();
1a00073c:	f001 fe6e 	bl	1a00241c <boardInit>
   /// Inicializacion de UART_USB como salida de consola de debug
   debugPrintConfigUart( UART_USB, 115200 );
1a000740:	4c5a      	ldr	r4, [pc, #360]	; (1a0008ac <main+0x174>)
1a000742:	4620      	mov	r0, r4
1a000744:	2103      	movs	r1, #3
1a000746:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
1a00074a:	f001 ff1d 	bl	1a002588 <printInitUart>
   debugPrintlnString( "UART_USB configurada.\n\r" );
1a00074e:	7820      	ldrb	r0, [r4, #0]
1a000750:	4957      	ldr	r1, [pc, #348]	; (1a0008b0 <main+0x178>)
1a000752:	f001 ff21 	bl	1a002598 <printString>
1a000756:	7820      	ldrb	r0, [r4, #0]
1a000758:	f001 ff22 	bl	1a0025a0 <printEnter>
   ///Inicializacion y configuracion del conversor digital-analogico DAC
   DACHARDWAREPROXY_initialize();
1a00075c:	f7ff fdd0 	bl	1a000300 <DACHARDWAREPROXY_initialize>
   DACHARDWAREPROXY_config();
1a000760:	f7ff fdd6 	bl	1a000310 <DACHARDWAREPROXY_config>
   ///Inicializacion de la esctructura de manejo del ADC
   adcStruct.adcSampleRate = AUDIO_SAMPLE_RATE;
1a000764:	4b53      	ldr	r3, [pc, #332]	; (1a0008b4 <main+0x17c>)
1a000766:	4a54      	ldr	r2, [pc, #336]	; (1a0008b8 <main+0x180>)
1a000768:	601a      	str	r2, [r3, #0]
   adcStruct.adcResolution = ADC_10BITS;
1a00076a:	2500      	movs	r5, #0
1a00076c:	711d      	strb	r5, [r3, #4]
   adcStruct.adcInputStereo.adcRightChannel = ADC_CH1;
1a00076e:	2401      	movs	r4, #1
1a000770:	715c      	strb	r4, [r3, #5]
   adcStruct.adcInputStereo.adcLeftChannel = ADC_CH2;
1a000772:	2602      	movs	r6, #2
1a000774:	719e      	strb	r6, [r3, #6]
   adcStruct.adcInputMonoStereo = ADC_CH3;
1a000776:	2203      	movs	r2, #3
1a000778:	71da      	strb	r2, [r3, #7]

   //Inicializo la adquisicion de datos por el ADC
   initAqcuisition();
1a00077a:	f000 fadd 	bl	1a000d38 <initAqcuisition>
   configAqcuisition();
1a00077e:	f000 faf1 	bl	1a000d64 <configAqcuisition>
   /// Led de debug
   gpioWrite(LED2,ON); // Board Alive
1a000782:	202c      	movs	r0, #44	; 0x2c
1a000784:	4621      	mov	r1, r4
1a000786:	f001 fdd7 	bl	1a002338 <gpioWrite>
   // Inicializo la interfaz de usuario
   ui_Config();
1a00078a:	f000 fa91 	bl	1a000cb0 <ui_Config>
   /// Inicializacion TIMER 1  y TIMER 2 desborde con una frecuencia de 44.1KHz
   Timer_Init( TIMER1 , ACQUISITION_FRECUENCY_44100HZ(), tickTimerHandler );
1a00078e:	2017      	movs	r0, #23
1a000790:	f001 fc6c 	bl	1a00206c <Timer_microsecondsToTicks>
1a000794:	4601      	mov	r1, r0
1a000796:	4620      	mov	r0, r4
1a000798:	4a48      	ldr	r2, [pc, #288]	; (1a0008bc <main+0x184>)
1a00079a:	f001 fbe1 	bl	1a001f60 <Timer_Init>
   Timer_Init( TIMER2 , ACQUISITION_FRECUENCY_44100HZ(), tickTimerDacHandler );
1a00079e:	2017      	movs	r0, #23
1a0007a0:	f001 fc64 	bl	1a00206c <Timer_microsecondsToTicks>
1a0007a4:	4601      	mov	r1, r0
1a0007a6:	4630      	mov	r0, r6
1a0007a8:	4a45      	ldr	r2, [pc, #276]	; (1a0008c0 <main+0x188>)
1a0007aa:	f001 fbd9 	bl	1a001f60 <Timer_Init>

/**
 * Inicializacion del PING-PONG-BUFFER
 */
   bufferPtr = 0;
1a0007ae:	4b45      	ldr	r3, [pc, #276]	; (1a0008c4 <main+0x18c>)
1a0007b0:	701d      	strb	r5, [r3, #0]
   activeBuffer = audioBuffer1;
1a0007b2:	4a45      	ldr	r2, [pc, #276]	; (1a0008c8 <main+0x190>)
1a0007b4:	4b45      	ldr	r3, [pc, #276]	; (1a0008cc <main+0x194>)
1a0007b6:	601a      	str	r2, [r3, #0]
   backBuffer = audioBuffer2;
1a0007b8:	4a45      	ldr	r2, [pc, #276]	; (1a0008d0 <main+0x198>)
1a0007ba:	4b46      	ldr	r3, [pc, #280]	; (1a0008d4 <main+0x19c>)
1a0007bc:	601a      	str	r2, [r3, #0]
   currentSample = 0;
1a0007be:	4b46      	ldr	r3, [pc, #280]	; (1a0008d8 <main+0x1a0>)
1a0007c0:	801d      	strh	r5, [r3, #0]
   captureActive = 1; 		 ///Habilito la captura del ADC
1a0007c2:	4b46      	ldr	r3, [pc, #280]	; (1a0008dc <main+0x1a4>)
1a0007c4:	701c      	strb	r4, [r3, #0]
   firstTimeAqcuisition = 1; ///Marco que es la primer adquisicion
1a0007c6:	4b46      	ldr	r3, [pc, #280]	; (1a0008e0 <main+0x1a8>)
1a0007c8:	701c      	strb	r4, [r3, #0]
   ///Mientras ocurre la primer adquisicion espero asi puedo calcular el
   ///valor medio de la senial
   while(firstTimeAqcuisition){}
1a0007ca:	4b45      	ldr	r3, [pc, #276]	; (1a0008e0 <main+0x1a8>)
1a0007cc:	781b      	ldrb	r3, [r3, #0]
1a0007ce:	f013 0fff 	tst.w	r3, #255	; 0xff
1a0007d2:	d1fa      	bne.n	1a0007ca <main+0x92>
   ///Calculo el valor medio de la senial de audio, uso el back Buffer
   ///porque es el que se llena primero
   audioMeanValue = calculateAudioMeanValue(VECTOR_SIZE, &backBuffer[0]);
1a0007d4:	f240 50dc 	movw	r0, #1500	; 0x5dc
1a0007d8:	493d      	ldr	r1, [pc, #244]	; (1a0008d0 <main+0x198>)
1a0007da:	f000 f939 	bl	1a000a50 <calculateAudioMeanValue>
1a0007de:	4b41      	ldr	r3, [pc, #260]	; (1a0008e4 <main+0x1ac>)
1a0007e0:	8018      	strh	r0, [r3, #0]

   audioProcessorFsmStruct.continousValue = audioMeanValue;
1a0007e2:	4b41      	ldr	r3, [pc, #260]	; (1a0008e8 <main+0x1b0>)
1a0007e4:	8218      	strh	r0, [r3, #16]
   audioProcessorFsmStruct.inputVector = activeBuffer;
1a0007e6:	4a39      	ldr	r2, [pc, #228]	; (1a0008cc <main+0x194>)
1a0007e8:	6812      	ldr	r2, [r2, #0]
1a0007ea:	605a      	str	r2, [r3, #4]
   audioProcessorFsmStruct.outputVector = outVector;
1a0007ec:	4a3f      	ldr	r2, [pc, #252]	; (1a0008ec <main+0x1b4>)
1a0007ee:	60da      	str	r2, [r3, #12]

   /// Inicializo la maquina general de estados del procesador de audio
   initAudioProcessorFsm(&audioProcessorFsmStruct);
1a0007f0:	4618      	mov	r0, r3
1a0007f2:	f000 f895 	bl	1a000920 <initAudioProcessorFsm>

   volatile uint32_t * DWT_CTRL = (uint32_t *)0xE0001000;
   volatile uint32_t * DWT_CYCCNT = (uint32_t *)0xE0001004;

   volatile uint32_t cyclesC=0;
1a0007f6:	2300      	movs	r3, #0
1a0007f8:	9301      	str	r3, [sp, #4]

   *DWT_CTRL |= 1;
1a0007fa:	4a3d      	ldr	r2, [pc, #244]	; (1a0008f0 <main+0x1b8>)
1a0007fc:	6813      	ldr	r3, [r2, #0]
1a0007fe:	f043 0301 	orr.w	r3, r3, #1
1a000802:	6013      	str	r3, [r2, #0]

   while( TRUE ){

	   //gpioWrite( AUDIO_BOARD_LED_WHITE, 1 );
	   //gpioWrite( AUDIO_BOARD_LED_BLUE, 1 );
	   gpioWrite( AUDIO_BOARD_LED_YELLOW, 1 );
1a000804:	201d      	movs	r0, #29
1a000806:	2101      	movs	r1, #1
1a000808:	f001 fd96 	bl	1a002338 <gpioWrite>
	   ///Led loco para debug
	   if (!waitDelay.running){
1a00080c:	4b39      	ldr	r3, [pc, #228]	; (1a0008f4 <main+0x1bc>)
1a00080e:	7c1b      	ldrb	r3, [r3, #16]
1a000810:	b943      	cbnz	r3, 1a000824 <main+0xec>
			delayConfig(&waitDelay,WAIT_DELAY);
1a000812:	4c38      	ldr	r4, [pc, #224]	; (1a0008f4 <main+0x1bc>)
1a000814:	4620      	mov	r0, r4
1a000816:	2232      	movs	r2, #50	; 0x32
1a000818:	2300      	movs	r3, #0
1a00081a:	f001 fe85 	bl	1a002528 <delayInit>
			delayRead(&waitDelay);
1a00081e:	4620      	mov	r0, r4
1a000820:	f001 fe92 	bl	1a002548 <delayRead>
		}
	   if (delayRead(&waitDelay)){
1a000824:	4833      	ldr	r0, [pc, #204]	; (1a0008f4 <main+0x1bc>)
1a000826:	f001 fe8f 	bl	1a002548 <delayRead>
1a00082a:	b118      	cbz	r0, 1a000834 <main+0xfc>
	   gpioToggle( LED );
1a00082c:	4b32      	ldr	r3, [pc, #200]	; (1a0008f8 <main+0x1c0>)
1a00082e:	7818      	ldrb	r0, [r3, #0]
1a000830:	f001 fdda 	bl	1a0023e8 <gpioToggle>
	   //gpioToggle( AUDIO_BOARD_LED_WHITE );
	   //gpioToggle( AUDIO_BOARD_LED_BLUE );
	   //gpioToggle( AUDIO_BOARD_LED_YELLOW );
	   }
	   *DWT_CYCCNT = 0;
1a000834:	4c31      	ldr	r4, [pc, #196]	; (1a0008fc <main+0x1c4>)
1a000836:	2300      	movs	r3, #0
1a000838:	6023      	str	r3, [r4, #0]
	   updateAudioProcessorFsm(&audioProcessorFsmStruct);
1a00083a:	482b      	ldr	r0, [pc, #172]	; (1a0008e8 <main+0x1b0>)
1a00083c:	f000 f8b2 	bl	1a0009a4 <updateAudioProcessorFsm>

	   /// Mientras se estan adquiriendo datos no se hace el PING-PONG
	   cyclesC = *DWT_CYCCNT;
1a000840:	6823      	ldr	r3, [r4, #0]
1a000842:	9301      	str	r3, [sp, #4]
	   ///Si la transmision previa del DAC fue completada se inicia una nueva
	   /// ya que se termino de procesar el vector posterior
	   if (transmissionStatus == COMPLETE){
1a000844:	4b2e      	ldr	r3, [pc, #184]	; (1a000900 <main+0x1c8>)
1a000846:	781b      	ldrb	r3, [r3, #0]
1a000848:	b2db      	uxtb	r3, r3
1a00084a:	2b01      	cmp	r3, #1
1a00084c:	d109      	bne.n	1a000862 <main+0x12a>
		   transmissionStatus = INIT;
1a00084e:	2200      	movs	r2, #0
1a000850:	4b2b      	ldr	r3, [pc, #172]	; (1a000900 <main+0x1c8>)
1a000852:	701a      	strb	r2, [r3, #0]
		   transmitBuffer = outVector;
1a000854:	4a25      	ldr	r2, [pc, #148]	; (1a0008ec <main+0x1b4>)
1a000856:	4b2b      	ldr	r3, [pc, #172]	; (1a000904 <main+0x1cc>)
1a000858:	601a      	str	r2, [r3, #0]
1a00085a:	e002      	b.n	1a000862 <main+0x12a>
	   }

	   while(captureActive==1){
		   gpioToggle( AUDIO_BOARD_LED_WHITE );
1a00085c:	201e      	movs	r0, #30
1a00085e:	f001 fdc3 	bl	1a0023e8 <gpioToggle>
	   if (transmissionStatus == COMPLETE){
		   transmissionStatus = INIT;
		   transmitBuffer = outVector;
	   }

	   while(captureActive==1){
1a000862:	4b1e      	ldr	r3, [pc, #120]	; (1a0008dc <main+0x1a4>)
1a000864:	781b      	ldrb	r3, [r3, #0]
1a000866:	b2db      	uxtb	r3, r3
1a000868:	2b01      	cmp	r3, #1
1a00086a:	d0f7      	beq.n	1a00085c <main+0x124>
	   }

//		 cyclesC = *DWT_CYCCNT;

	   /// Se ejecuta la conmutacion de los buffer. PING-PONG!!
	   if(bufferPtr==0){
1a00086c:	4b15      	ldr	r3, [pc, #84]	; (1a0008c4 <main+0x18c>)
1a00086e:	781b      	ldrb	r3, [r3, #0]
1a000870:	f013 0fff 	tst.w	r3, #255	; 0xff
1a000874:	d10b      	bne.n	1a00088e <main+0x156>
		   bufferPtr=1;
1a000876:	2201      	movs	r2, #1
1a000878:	4b12      	ldr	r3, [pc, #72]	; (1a0008c4 <main+0x18c>)
1a00087a:	701a      	strb	r2, [r3, #0]
		   activeBuffer=audioBuffer2;
1a00087c:	4b14      	ldr	r3, [pc, #80]	; (1a0008d0 <main+0x198>)
1a00087e:	4a13      	ldr	r2, [pc, #76]	; (1a0008cc <main+0x194>)
1a000880:	6013      	str	r3, [r2, #0]
		   audioProcessorFsmStruct.inputVector = activeBuffer;
1a000882:	4a19      	ldr	r2, [pc, #100]	; (1a0008e8 <main+0x1b0>)
1a000884:	6053      	str	r3, [r2, #4]
		   backBuffer=audioBuffer1;
1a000886:	4a10      	ldr	r2, [pc, #64]	; (1a0008c8 <main+0x190>)
1a000888:	4b12      	ldr	r3, [pc, #72]	; (1a0008d4 <main+0x19c>)
1a00088a:	601a      	str	r2, [r3, #0]
1a00088c:	e00a      	b.n	1a0008a4 <main+0x16c>
	   }
	   else{
		   bufferPtr=0;
1a00088e:	2200      	movs	r2, #0
1a000890:	4b0c      	ldr	r3, [pc, #48]	; (1a0008c4 <main+0x18c>)
1a000892:	701a      	strb	r2, [r3, #0]
		   activeBuffer=audioBuffer1;
1a000894:	4b0c      	ldr	r3, [pc, #48]	; (1a0008c8 <main+0x190>)
1a000896:	4a0d      	ldr	r2, [pc, #52]	; (1a0008cc <main+0x194>)
1a000898:	6013      	str	r3, [r2, #0]
		   audioProcessorFsmStruct.inputVector = activeBuffer;
1a00089a:	4a13      	ldr	r2, [pc, #76]	; (1a0008e8 <main+0x1b0>)
1a00089c:	6053      	str	r3, [r2, #4]
		   backBuffer=audioBuffer2;
1a00089e:	4a0c      	ldr	r2, [pc, #48]	; (1a0008d0 <main+0x198>)
1a0008a0:	4b0c      	ldr	r3, [pc, #48]	; (1a0008d4 <main+0x19c>)
1a0008a2:	601a      	str	r2, [r3, #0]
	   }

	   /// Se inicia una nueva adquisicion de datos
	   captureActive = 1;
1a0008a4:	2201      	movs	r2, #1
1a0008a6:	4b0d      	ldr	r3, [pc, #52]	; (1a0008dc <main+0x1a4>)
1a0008a8:	701a      	strb	r2, [r3, #0]
//	   *DWT_CYCCNT = 0;
   }
1a0008aa:	e7ab      	b.n	1a000804 <main+0xcc>
1a0008ac:	100008b7 	.word	0x100008b7
1a0008b0:	1a003088 	.word	0x1a003088
1a0008b4:	100039e8 	.word	0x100039e8
1a0008b8:	00061a80 	.word	0x00061a80
1a0008bc:	1a000669 	.word	0x1a000669
1a0008c0:	1a0006e1 	.word	0x1a0006e1
1a0008c4:	100008b8 	.word	0x100008b8
1a0008c8:	10002080 	.word	0x10002080
1a0008cc:	10002078 	.word	0x10002078
1a0008d0:	10002c60 	.word	0x10002c60
1a0008d4:	1000207c 	.word	0x1000207c
1a0008d8:	100008ba 	.word	0x100008ba
1a0008dc:	100008b2 	.word	0x100008b2
1a0008e0:	100008b6 	.word	0x100008b6
1a0008e4:	100008b4 	.word	0x100008b4
1a0008e8:	10003820 	.word	0x10003820
1a0008ec:	100014a4 	.word	0x100014a4
1a0008f0:	e0001000 	.word	0xe0001000
1a0008f4:	10002060 	.word	0x10002060
1a0008f8:	10000001 	.word	0x10000001
1a0008fc:	e0001004 	.word	0xe0001004
1a000900:	10000000 	.word	0x10000000
1a000904:	10002c5c 	.word	0x10002c5c

1a000908 <clipperInit>:
*        clipper
* @return none
*/
void clipperInit(clipperStruct_t *clipperStruct)
{
	clipperStruct->status = ENABLE;
1a000908:	2301      	movs	r3, #1
1a00090a:	7083      	strb	r3, [r0, #2]
	// se setea en 2 volt inicialmente, (1024 = 3.3v)
	clipperStruct->threshold = 620;
1a00090c:	f44f 731b 	mov.w	r3, #620	; 0x26c
1a000910:	8003      	strh	r3, [r0, #0]
1a000912:	4770      	bx	lr

1a000914 <setClipperThreshold>:
* @param threshold umbral a partir del cual actua el clipper.
* @return none
*/
void setClipperThreshold(clipperStruct_t *clipperStruct, int16_t threshold)
{
	clipperStruct->threshold = threshold;
1a000914:	8001      	strh	r1, [r0, #0]
1a000916:	4770      	bx	lr

1a000918 <setAudioProcessorFsmStatus>:
/*=========================[definiciones de funciones internas]=====================*/

/*=========================[definiciones de funciones publicas]=====================*/
void setAudioProcessorFsmStatus(audioProcessorFsmStruct_t *audioProcessorFsmStruct, uint8_t audioProcessorStatus)
{
	audioProcessorFsmStruct->audioProcessorStatus = audioProcessorStatus;
1a000918:	7001      	strb	r1, [r0, #0]
1a00091a:	4770      	bx	lr

1a00091c <getAudioProcessorFsmStatus>:
}
uint8_t getAudioProcessorFsmStatus(audioProcessorFsmStruct_t *audioProcessorFsmStruct)
{
	return(audioProcessorFsmStruct->audioProcessorStatus);
}
1a00091c:	7800      	ldrb	r0, [r0, #0]
1a00091e:	4770      	bx	lr

1a000920 <initAudioProcessorFsm>:
* 		 los compresores de audio y los filtros.
* @param *audioProcessorFsmStruct puntero a la estructura de manejo del procesador de audio
* @return None
*/
void initAudioProcessorFsm(audioProcessorFsmStruct_t *audioProcessorFsmStruct)
{
1a000920:	b510      	push	{r4, lr}
1a000922:	4604      	mov	r4, r0
	audioProcessorFsmStruct->audioProcessorStatus = ENABLE;
1a000924:	2101      	movs	r1, #1
1a000926:	7001      	strb	r1, [r0, #0]
	gpioWrite( AUDIO_BOARD_LED_BLUE, ENABLE);
1a000928:	200d      	movs	r0, #13
1a00092a:	f001 fd05 	bl	1a002338 <gpioWrite>
	audioProcessorFsmStruct->actualState = AUDIO_PROCESSING_DELAY;
1a00092e:	2300      	movs	r3, #0
1a000930:	7063      	strb	r3, [r4, #1]
	audioProcessorFsmStruct->vectorLength = AUDIO_VECTOR_SIZE;
1a000932:	f240 53dc 	movw	r3, #1500	; 0x5dc
1a000936:	8123      	strh	r3, [r4, #8]
/**
 * Inicializo parametros del simetrizador de picos
 */
	compressorInit(&compressorStruct);
1a000938:	4c15      	ldr	r4, [pc, #84]	; (1a000990 <initAudioProcessorFsm+0x70>)
1a00093a:	4620      	mov	r0, r4
1a00093c:	f000 f970 	bl	1a000c20 <compressorInit>
	setCompressorRatio(&compressorStruct, 2);
1a000940:	4620      	mov	r0, r4
1a000942:	2102      	movs	r1, #2
1a000944:	f000 f97a 	bl	1a000c3c <setCompressorRatio>
	setCompressorUmbral(&compressorStruct, 750);
1a000948:	4620      	mov	r0, r4
1a00094a:	f240 21ee 	movw	r1, #750	; 0x2ee
1a00094e:	f000 f977 	bl	1a000c40 <setCompressorUmbral>
	setTimeBetweenInputSamples(&compressorStruct, 23);
1a000952:	4620      	mov	r0, r4
1a000954:	2117      	movs	r1, #23
1a000956:	f000 f975 	bl	1a000c44 <setTimeBetweenInputSamples>
	setCompressorAttackTime(&compressorStruct, 3);
1a00095a:	4620      	mov	r0, r4
1a00095c:	2103      	movs	r1, #3
1a00095e:	f000 f973 	bl	1a000c48 <setCompressorAttackTime>
	setCompressorReleaseTime(&compressorStruct, 3);
1a000962:	4620      	mov	r0, r4
1a000964:	2103      	movs	r1, #3
1a000966:	f000 f97b 	bl	1a000c60 <setCompressorReleaseTime>
/**
 * Calculo de la cantidad de elementos del filtro y de la ganancia de continua
 */
   lpf.filterSize = sizeof(lpf15Khz)/sizeof(int16_t);
1a00096a:	2216      	movs	r2, #22
1a00096c:	4b09      	ldr	r3, [pc, #36]	; (1a000994 <initAudioProcessorFsm+0x74>)
1a00096e:	701a      	strb	r2, [r3, #0]
   lowBand.filterSize = sizeof(lpf2Khz)/sizeof(int16_t);
1a000970:	220a      	movs	r2, #10
1a000972:	4b09      	ldr	r3, [pc, #36]	; (1a000998 <initAudioProcessorFsm+0x78>)
1a000974:	701a      	strb	r2, [r3, #0]
   trebleBand.filterSize = sizeof(hpf2Khz)/sizeof(int16_t);
1a000976:	220b      	movs	r2, #11
1a000978:	4b08      	ldr	r3, [pc, #32]	; (1a00099c <initAudioProcessorFsm+0x7c>)
1a00097a:	701a      	strb	r2, [r3, #0]
/**
 *  Inicio el driver del clipper
 */
   clipperInit(&hardClipperStruct);
1a00097c:	4c08      	ldr	r4, [pc, #32]	; (1a0009a0 <initAudioProcessorFsm+0x80>)
1a00097e:	4620      	mov	r0, r4
1a000980:	f7ff ffc2 	bl	1a000908 <clipperInit>
   setClipperThreshold(&hardClipperStruct, 900);
1a000984:	4620      	mov	r0, r4
1a000986:	f44f 7161 	mov.w	r1, #900	; 0x384
1a00098a:	f7ff ffc3 	bl	1a000914 <setClipperThreshold>
1a00098e:	bd10      	pop	{r4, pc}
1a000990:	10003834 	.word	0x10003834
1a000994:	100008bc 	.word	0x100008bc
1a000998:	100008c0 	.word	0x100008c0
1a00099c:	100008c8 	.word	0x100008c8
1a0009a0:	10003818 	.word	0x10003818

1a0009a4 <updateAudioProcessorFsm>:
*/
void updateAudioProcessorFsm(audioProcessorFsmStruct_t *audioProcessorFsmStruct)
{
	uint8_t status = 0;
	uint32_t k, stateCounter = 0;
	if(audioProcessorFsmStruct->audioProcessorStatus == ENABLE)
1a0009a4:	7803      	ldrb	r3, [r0, #0]
1a0009a6:	2b01      	cmp	r3, #1
1a0009a8:	d14b      	bne.n	1a000a42 <updateAudioProcessorFsm+0x9e>
* 		 de audio.
* @param *audioProcessorFsmStruct puntero a la estructura de manejo del procesador de audio
* @return None
*/
void updateAudioProcessorFsm(audioProcessorFsmStruct_t *audioProcessorFsmStruct)
{
1a0009aa:	b530      	push	{r4, r5, lr}
1a0009ac:	b083      	sub	sp, #12
1a0009ae:	e042      	b.n	1a000a36 <updateAudioProcessorFsm+0x92>
	uint32_t k, stateCounter = 0;
	if(audioProcessorFsmStruct->audioProcessorStatus == ENABLE)
	{
		for(stateCounter = 0; stateCounter< 7;stateCounter++)
		{
			switch(audioProcessorFsmStruct->actualState)
1a0009b0:	7863      	ldrb	r3, [r4, #1]
1a0009b2:	2b06      	cmp	r3, #6
1a0009b4:	d83d      	bhi.n	1a000a32 <updateAudioProcessorFsm+0x8e>
1a0009b6:	e8df f003 	tbb	[pc, r3]
1a0009ba:	1606      	.short	0x1606
1a0009bc:	37342926 	.word	0x37342926
1a0009c0:	3a          	.byte	0x3a
1a0009c1:	00          	.byte	0x00
			{
			case AUDIO_PROCESSING_DELAY:
				for(k=0;k<550000;k++)//432500 395000
1a0009c2:	3301      	adds	r3, #1
1a0009c4:	e000      	b.n	1a0009c8 <updateAudioProcessorFsm+0x24>
	uint32_t k, stateCounter = 0;
	if(audioProcessorFsmStruct->audioProcessorStatus == ENABLE)
	{
		for(stateCounter = 0; stateCounter< 7;stateCounter++)
		{
			switch(audioProcessorFsmStruct->actualState)
1a0009c6:	2300      	movs	r3, #0
			{
			case AUDIO_PROCESSING_DELAY:
				for(k=0;k<550000;k++)//432500 395000
1a0009c8:	4a1e      	ldr	r2, [pc, #120]	; (1a000a44 <updateAudioProcessorFsm+0xa0>)
1a0009ca:	4293      	cmp	r3, r2
1a0009cc:	d9f9      	bls.n	1a0009c2 <updateAudioProcessorFsm+0x1e>
				{

				}
				audioProcessorFsmStruct->actualState = GAIN_CONTROL;
1a0009ce:	2301      	movs	r3, #1
1a0009d0:	7063      	strb	r3, [r4, #1]
				break;
1a0009d2:	e02e      	b.n	1a000a32 <updateAudioProcessorFsm+0x8e>
			case GAIN_CONTROL:
				for(k=0; k < audioProcessorFsmStruct->vectorLength; k++)
				{
					firstOutputBuffer[k]= 2*audioProcessorFsmStruct->inputVector[k];
1a0009d4:	6862      	ldr	r2, [r4, #4]
1a0009d6:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
1a0009da:	0052      	lsls	r2, r2, #1
1a0009dc:	491a      	ldr	r1, [pc, #104]	; (1a000a48 <updateAudioProcessorFsm+0xa4>)
1a0009de:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

				}
				audioProcessorFsmStruct->actualState = GAIN_CONTROL;
				break;
			case GAIN_CONTROL:
				for(k=0; k < audioProcessorFsmStruct->vectorLength; k++)
1a0009e2:	3301      	adds	r3, #1
1a0009e4:	e000      	b.n	1a0009e8 <updateAudioProcessorFsm+0x44>
	uint32_t k, stateCounter = 0;
	if(audioProcessorFsmStruct->audioProcessorStatus == ENABLE)
	{
		for(stateCounter = 0; stateCounter< 7;stateCounter++)
		{
			switch(audioProcessorFsmStruct->actualState)
1a0009e6:	2300      	movs	r3, #0

				}
				audioProcessorFsmStruct->actualState = GAIN_CONTROL;
				break;
			case GAIN_CONTROL:
				for(k=0; k < audioProcessorFsmStruct->vectorLength; k++)
1a0009e8:	8922      	ldrh	r2, [r4, #8]
1a0009ea:	429a      	cmp	r2, r3
1a0009ec:	d8f2      	bhi.n	1a0009d4 <updateAudioProcessorFsm+0x30>
				{
					firstOutputBuffer[k]= 2*audioProcessorFsmStruct->inputVector[k];
				}
				if(IncreaseContinousValue == 0)
1a0009ee:	4b17      	ldr	r3, [pc, #92]	; (1a000a4c <updateAudioProcessorFsm+0xa8>)
1a0009f0:	681b      	ldr	r3, [r3, #0]
1a0009f2:	b92b      	cbnz	r3, 1a000a00 <updateAudioProcessorFsm+0x5c>
				{
					IncreaseContinousValue = 1;
1a0009f4:	2201      	movs	r2, #1
1a0009f6:	4b15      	ldr	r3, [pc, #84]	; (1a000a4c <updateAudioProcessorFsm+0xa8>)
1a0009f8:	601a      	str	r2, [r3, #0]
					audioProcessorFsmStruct->continousValue = audioProcessorFsmStruct->continousValue*2;
1a0009fa:	8a23      	ldrh	r3, [r4, #16]
1a0009fc:	4093      	lsls	r3, r2
1a0009fe:	8223      	strh	r3, [r4, #16]
				}
				audioProcessorFsmStruct->actualState = LPF_15KHZ_FILTER;
1a000a00:	2302      	movs	r3, #2
1a000a02:	7063      	strb	r3, [r4, #1]
				break;
1a000a04:	e015      	b.n	1a000a32 <updateAudioProcessorFsm+0x8e>
			case LPF_15KHZ_FILTER:
//			    status = filterVectorProcessor(lpf.filterSize, &lpf15Khz[0],
//					   	   	   	     audioProcessorFsmStruct->vectorLength,
//									 &firstOutputBuffer[0],
//									 &firstOutputBuffer[0]);
				audioProcessorFsmStruct->actualState = PEAK_SYMMETRIZER;
1a000a06:	2303      	movs	r3, #3
1a000a08:	7063      	strb	r3, [r4, #1]
				break;
1a000a0a:	e012      	b.n	1a000a32 <updateAudioProcessorFsm+0x8e>
			case PEAK_SYMMETRIZER:
				status = compressorVectorProcessor(audioProcessorFsmStruct->vectorLength,
1a000a0c:	8920      	ldrh	r0, [r4, #8]
1a000a0e:	8a23      	ldrh	r3, [r4, #16]
1a000a10:	9300      	str	r3, [sp, #0]
1a000a12:	490d      	ldr	r1, [pc, #52]	; (1a000a48 <updateAudioProcessorFsm+0xa4>)
1a000a14:	68e2      	ldr	r2, [r4, #12]
1a000a16:	2300      	movs	r3, #0
1a000a18:	f000 f92e 	bl	1a000c78 <compressorVectorProcessor>
										  &firstOutputBuffer[0],
										  &audioProcessorFsmStruct->outputVector[0],
										  meanValueCompressor,
										audioProcessorFsmStruct->continousValue);
				audioProcessorFsmStruct->actualState = BAND_SPLIT;
1a000a1c:	2304      	movs	r3, #4
1a000a1e:	7063      	strb	r3, [r4, #1]
				break;
1a000a20:	e007      	b.n	1a000a32 <updateAudioProcessorFsm+0x8e>
//											   &lowBandBuffer[0]);
//				status = filterVectorProcessor(trebleBand.filterSize, &hpf2Khz[0],
//											   audioProcessorFsmStruct->vectorLength,
//											   &firstOutputBuffer[0],
//											   &trebleBandBuffer[0]);
				audioProcessorFsmStruct->actualState = SUM_BANDS;
1a000a22:	2305      	movs	r3, #5
1a000a24:	7063      	strb	r3, [r4, #1]
				break;
1a000a26:	e004      	b.n	1a000a32 <updateAudioProcessorFsm+0x8e>
			case SUM_BANDS:
//				sumBands(audioProcessorFsmStruct->vectorLength, &lowBandBuffer[0],
//						 &trebleBandBuffer[0], &firstOutputBuffer[0]);
				audioProcessorFsmStruct->actualState = CLIPPER;
1a000a28:	2306      	movs	r3, #6
1a000a2a:	7063      	strb	r3, [r4, #1]
				break;
1a000a2c:	e001      	b.n	1a000a32 <updateAudioProcessorFsm+0x8e>
			case CLIPPER:
				//hardClipperVectorProcessor(audioProcessorFsmStruct->vectorLength,
				//						   &firstOutputBuffer[0],
				//						   &audioProcessorFsmStruct->outputVector[0],
				//						   audioProcessorFsmStruct->continousValue);
				audioProcessorFsmStruct->actualState = AUDIO_PROCESSING_DELAY;
1a000a2e:	2300      	movs	r3, #0
1a000a30:	7063      	strb	r3, [r4, #1]
{
	uint8_t status = 0;
	uint32_t k, stateCounter = 0;
	if(audioProcessorFsmStruct->audioProcessorStatus == ENABLE)
	{
		for(stateCounter = 0; stateCounter< 7;stateCounter++)
1a000a32:	3501      	adds	r5, #1
1a000a34:	e001      	b.n	1a000a3a <updateAudioProcessorFsm+0x96>
1a000a36:	4604      	mov	r4, r0
1a000a38:	2500      	movs	r5, #0
1a000a3a:	2d06      	cmp	r5, #6
1a000a3c:	d9b8      	bls.n	1a0009b0 <updateAudioProcessorFsm+0xc>
				audioProcessorFsmStruct->actualState = AUDIO_PROCESSING_DELAY;
				break;
			}
		}
	}
}
1a000a3e:	b003      	add	sp, #12
1a000a40:	bd30      	pop	{r4, r5, pc}
1a000a42:	4770      	bx	lr
1a000a44:	0008646f 	.word	0x0008646f
1a000a48:	100008cc 	.word	0x100008cc
1a000a4c:	100008c4 	.word	0x100008c4

1a000a50 <calculateAudioMeanValue>:
* @param inputLength cantidad de elementos del vector de entrada
* @param inputVector puntero al primer byte de los elementos del vector de entrada
* @return accumulator valor medio de la senial de audio
*/
uint16_t calculateAudioMeanValue(uint16_t inputLength, uint16_t *inputVector)
{
1a000a50:	b410      	push	{r4}
	uint16_t index;
	uint32_t accumulator = 0;
1a000a52:	2200      	movs	r2, #0

	for(index = 0; index < inputLength; index++)
1a000a54:	4613      	mov	r3, r2
1a000a56:	e004      	b.n	1a000a62 <calculateAudioMeanValue+0x12>
	{
		accumulator += inputVector[index];
1a000a58:	f831 4013 	ldrh.w	r4, [r1, r3, lsl #1]
1a000a5c:	4422      	add	r2, r4
uint16_t calculateAudioMeanValue(uint16_t inputLength, uint16_t *inputVector)
{
	uint16_t index;
	uint32_t accumulator = 0;

	for(index = 0; index < inputLength; index++)
1a000a5e:	3301      	adds	r3, #1
1a000a60:	b29b      	uxth	r3, r3
1a000a62:	4283      	cmp	r3, r0
1a000a64:	d3f8      	bcc.n	1a000a58 <calculateAudioMeanValue+0x8>
	{
		accumulator += inputVector[index];
	}
	accumulator = accumulator/inputLength;
1a000a66:	fbb2 f0f0 	udiv	r0, r2, r0

	return((uint16_t)accumulator);
}
1a000a6a:	b280      	uxth	r0, r0
1a000a6c:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000a70:	4770      	bx	lr
1a000a72:	bf00      	nop

1a000a74 <calculateMaxOutputCompresion>:
*        compresor
* @param input muestra de la senal de entrada
* @return none
*/
void calculateMaxOutputCompresion(compressorStruct_t *compressorStruct, int16_t input){
	compressorStruct->outputMaxLevel = ((((uint16_t)input) -
1a000a74:	b289      	uxth	r1, r1
			            compressorStruct->umbral)/compressorStruct->compressorRatio) +
1a000a76:	8882      	ldrh	r2, [r0, #4]
*        compresor
* @param input muestra de la senal de entrada
* @return none
*/
void calculateMaxOutputCompresion(compressorStruct_t *compressorStruct, int16_t input){
	compressorStruct->outputMaxLevel = ((((uint16_t)input) -
1a000a78:	1a8b      	subs	r3, r1, r2
			            compressorStruct->umbral)/compressorStruct->compressorRatio) +
1a000a7a:	7881      	ldrb	r1, [r0, #2]
1a000a7c:	fb93 f1f1 	sdiv	r1, r3, r1
*        compresor
* @param input muestra de la senal de entrada
* @return none
*/
void calculateMaxOutputCompresion(compressorStruct_t *compressorStruct, int16_t input){
	compressorStruct->outputMaxLevel = ((((uint16_t)input) -
1a000a80:	4411      	add	r1, r2
1a000a82:	83c1      	strh	r1, [r0, #30]
1a000a84:	4770      	bx	lr
1a000a86:	bf00      	nop

1a000a88 <calculateSamples>:
*/
uint16_t calculateSamples(compressorStruct_t *compressorStruct, timeType_t timeType,
						  uint16_t timeBetweenSamplesInUs){
	uint16_t samples;

	switch(timeType){
1a000a88:	b119      	cbz	r1, 1a000a92 <calculateSamples+0xa>
* @param compressorStruct puntero a la estructura de manejo de los parametros del
*        compresor
* @return devuelve la cantidad de muestra del tiempo de ataque o release de compresion
*/
uint16_t calculateSamples(compressorStruct_t *compressorStruct, timeType_t timeType,
						  uint16_t timeBetweenSamplesInUs){
1a000a8a:	b410      	push	{r4}
	uint16_t samples;

	switch(timeType){
1a000a8c:	2901      	cmp	r1, #1
1a000a8e:	d00a      	beq.n	1a000aa6 <calculateSamples+0x1e>
1a000a90:	e011      	b.n	1a000ab6 <calculateSamples+0x2e>
	case ATTACK_TIME:
		samples = (compressorStruct->compressorAttackTime.timeValue*1000)/timeBetweenSamplesInUs;
1a000a92:	8983      	ldrh	r3, [r0, #12]
1a000a94:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
1a000a98:	fb01 f103 	mul.w	r1, r1, r3
1a000a9c:	fb91 f3f2 	sdiv	r3, r1, r2
1a000aa0:	b29b      	uxth	r3, r3
		break;
	default:
		break;
	}
	return samples;
}
1a000aa2:	4618      	mov	r0, r3
1a000aa4:	4770      	bx	lr
	switch(timeType){
	case ATTACK_TIME:
		samples = (compressorStruct->compressorAttackTime.timeValue*1000)/timeBetweenSamplesInUs;
		break;
	case RELEASE_TIME:
		samples = (compressorStruct->compressorReleaseTime.timeValue*1000)/timeBetweenSamplesInUs;
1a000aa6:	8ac3      	ldrh	r3, [r0, #22]
1a000aa8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
1a000aac:	fb01 f103 	mul.w	r1, r1, r3
1a000ab0:	fb91 f3f2 	sdiv	r3, r1, r2
1a000ab4:	b29b      	uxth	r3, r3
		break;
	default:
		break;
	}
	return samples;
}
1a000ab6:	4618      	mov	r0, r3
1a000ab8:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000abc:	4770      	bx	lr
1a000abe:	bf00      	nop

1a000ac0 <calculateUpdateOutputPeriod>:
	int16_t differenceInputOutMax;
/*
 * Hay que validar que la entrada sea distinta de outputMaxLevel porque sino se divide
 * por cero.
 */
	if (input!=(int16_t)compressorStruct->outputMaxLevel){
1a000ac0:	8bc3      	ldrh	r3, [r0, #30]
1a000ac2:	b21a      	sxth	r2, r3
1a000ac4:	428a      	cmp	r2, r1
1a000ac6:	d03b      	beq.n	1a000b40 <calculateUpdateOutputPeriod+0x80>
*
* @param compressorStruct puntero a la estructura de manejo de los parametros del
*        compresor
* @param input puntero tension de entrada digitalizada por el ADC
*/
void calculateUpdateOutputPeriod(compressorStruct_t *compressorStruct, int16_t input){
1a000ac8:	b510      	push	{r4, lr}
1a000aca:	ed2d 8b02 	vpush	{d8}
 * Hay que validar que la entrada sea distinta de outputMaxLevel porque sino se divide
 * por cero.
 */
	if (input!=(int16_t)compressorStruct->outputMaxLevel){

		differenceInputOutMax = (int16_t)(compressorStruct->outputMaxLevel) - input ;
1a000ace:	1a5b      	subs	r3, r3, r1
1a000ad0:	b29b      	uxth	r3, r3
1a000ad2:	b29a      	uxth	r2, r3

		if(differenceInputOutMax < 0){differenceInputOutMax = differenceInputOutMax*(-1);}
1a000ad4:	f412 4f00 	tst.w	r2, #32768	; 0x8000
1a000ad8:	d001      	beq.n	1a000ade <calculateUpdateOutputPeriod+0x1e>
1a000ada:	425b      	negs	r3, r3
1a000adc:	b29a      	uxth	r2, r3
1a000ade:	4604      	mov	r4, r0

		compressorStruct->compressorAttackTime.updateSamplePeriod =
				(uint16_t)(round((float)(compressorStruct->compressorAttackTime.samplesTime)
1a000ae0:	89c3      	ldrh	r3, [r0, #14]
1a000ae2:	ee07 3a90 	vmov	s15, r3
1a000ae6:	eef8 7a67 	vcvt.f32.u32	s15, s15
						 /(float)(differenceInputOutMax)));
1a000aea:	b213      	sxth	r3, r2
1a000aec:	ee07 3a10 	vmov	s14, r3
1a000af0:	eeb8 8ac7 	vcvt.f32.s32	s16, s14
		differenceInputOutMax = (int16_t)(compressorStruct->outputMaxLevel) - input ;

		if(differenceInputOutMax < 0){differenceInputOutMax = differenceInputOutMax*(-1);}

		compressorStruct->compressorAttackTime.updateSamplePeriod =
				(uint16_t)(round((float)(compressorStruct->compressorAttackTime.samplesTime)
1a000af4:	eec7 7a88 	vdiv.f32	s15, s15, s16
1a000af8:	ee17 0a90 	vmov	r0, s15
1a000afc:	f001 ff54 	bl	1a0029a8 <__aeabi_f2d>
1a000b00:	ec41 0b10 	vmov	d0, r0, r1
1a000b04:	f001 fd98 	bl	1a002638 <round>
1a000b08:	ec51 0b10 	vmov	r0, r1, d0
1a000b0c:	f001 ffa0 	bl	1a002a50 <__aeabi_d2uiz>

		differenceInputOutMax = (int16_t)(compressorStruct->outputMaxLevel) - input ;

		if(differenceInputOutMax < 0){differenceInputOutMax = differenceInputOutMax*(-1);}

		compressorStruct->compressorAttackTime.updateSamplePeriod =
1a000b10:	8220      	strh	r0, [r4, #16]
				(uint16_t)(round((float)(compressorStruct->compressorAttackTime.samplesTime)
						 /(float)(differenceInputOutMax)));
		compressorStruct->compressorReleaseTime.updateSamplePeriod =
				(uint16_t)(round((float)(compressorStruct->compressorReleaseTime.samplesTime)
1a000b12:	8b23      	ldrh	r3, [r4, #24]
1a000b14:	ee07 3a90 	vmov	s15, r3
1a000b18:	eef8 7a67 	vcvt.f32.u32	s15, s15
1a000b1c:	eec7 7a88 	vdiv.f32	s15, s15, s16
1a000b20:	ee17 0a90 	vmov	r0, s15
1a000b24:	f001 ff40 	bl	1a0029a8 <__aeabi_f2d>
1a000b28:	ec41 0b10 	vmov	d0, r0, r1
1a000b2c:	f001 fd84 	bl	1a002638 <round>
1a000b30:	ec51 0b10 	vmov	r0, r1, d0
1a000b34:	f001 ff8c 	bl	1a002a50 <__aeabi_d2uiz>
		if(differenceInputOutMax < 0){differenceInputOutMax = differenceInputOutMax*(-1);}

		compressorStruct->compressorAttackTime.updateSamplePeriod =
				(uint16_t)(round((float)(compressorStruct->compressorAttackTime.samplesTime)
						 /(float)(differenceInputOutMax)));
		compressorStruct->compressorReleaseTime.updateSamplePeriod =
1a000b38:	8360      	strh	r0, [r4, #26]
				(uint16_t)(round((float)(compressorStruct->compressorReleaseTime.samplesTime)
						/((float)(differenceInputOutMax))));
	}
}
1a000b3a:	ecbd 8b02 	vpop	{d8}
1a000b3e:	bd10      	pop	{r4, pc}
1a000b40:	4770      	bx	lr
1a000b42:	bf00      	nop

1a000b44 <compressorProccesor>:
*        compresor
* @param input puntero tension de entrada digitalizada por el ADC
*/
int16_t compressorProccesor(compressorStruct_t *compressorStruct, int16_t input,
		compressorDescriptor_t compressorDescriptor, uint16_t audioMeanValue)
{
1a000b44:	b570      	push	{r4, r5, r6, lr}
1a000b46:	4604      	mov	r4, r0
1a000b48:	460d      	mov	r5, r1
1a000b4a:	461e      	mov	r6, r3
	if(compressorStruct->compressorStatus == ENABLE)
1a000b4c:	7803      	ldrb	r3, [r0, #0]
1a000b4e:	2b01      	cmp	r3, #1
1a000b50:	d163      	bne.n	1a000c1a <compressorProccesor+0xd6>
	{
		calculateMaxOutputCompresion(compressorStruct, input);
1a000b52:	f7ff ff8f 	bl	1a000a74 <calculateMaxOutputCompresion>
		switch(compressorStruct->triggerState)
1a000b56:	7863      	ldrb	r3, [r4, #1]
1a000b58:	2b01      	cmp	r3, #1
1a000b5a:	d00d      	beq.n	1a000b78 <compressorProccesor+0x34>
1a000b5c:	b113      	cbz	r3, 1a000b64 <compressorProccesor+0x20>
1a000b5e:	2b02      	cmp	r3, #2
1a000b60:	d030      	beq.n	1a000bc4 <compressorProccesor+0x80>
1a000b62:	e05a      	b.n	1a000c1a <compressorProccesor+0xd6>
		{
		case DISABLE_STATE:
			if((input) > compressorStruct->umbral)
1a000b64:	88a3      	ldrh	r3, [r4, #4]
1a000b66:	429d      	cmp	r5, r3
1a000b68:	dd57      	ble.n	1a000c1a <compressorProccesor+0xd6>
			{
				compressorStruct->triggerState = ATTACK_STATE;
1a000b6a:	2301      	movs	r3, #1
1a000b6c:	7063      	strb	r3, [r4, #1]
				calculateUpdateOutputPeriod(compressorStruct, input);
1a000b6e:	4620      	mov	r0, r4
1a000b70:	4629      	mov	r1, r5
1a000b72:	f7ff ffa5 	bl	1a000ac0 <calculateUpdateOutputPeriod>
1a000b76:	e050      	b.n	1a000c1a <compressorProccesor+0xd6>
			}
			break;
		case ATTACK_STATE:
			compressorStruct->currentSample++;
1a000b78:	88e2      	ldrh	r2, [r4, #6]
1a000b7a:	3201      	adds	r2, #1
1a000b7c:	b292      	uxth	r2, r2
1a000b7e:	80e2      	strh	r2, [r4, #6]
			compressorStruct->compressorAttackTime.currentUpdateSample++;
1a000b80:	8a63      	ldrh	r3, [r4, #18]
1a000b82:	3301      	adds	r3, #1
1a000b84:	b29b      	uxth	r3, r3
1a000b86:	8263      	strh	r3, [r4, #18]
			if(compressorStruct->compressorAttackTime.currentUpdateSample ==
					compressorStruct->compressorAttackTime.updateSamplePeriod)
1a000b88:	8a21      	ldrh	r1, [r4, #16]
			}
			break;
		case ATTACK_STATE:
			compressorStruct->currentSample++;
			compressorStruct->compressorAttackTime.currentUpdateSample++;
			if(compressorStruct->compressorAttackTime.currentUpdateSample ==
1a000b8a:	428b      	cmp	r3, r1
1a000b8c:	d106      	bne.n	1a000b9c <compressorProccesor+0x58>
					compressorStruct->compressorAttackTime.updateSamplePeriod)
			{
				compressorStruct->compressorFactor++;
1a000b8e:	f894 3020 	ldrb.w	r3, [r4, #32]
1a000b92:	3301      	adds	r3, #1
1a000b94:	f884 3020 	strb.w	r3, [r4, #32]
				compressorStruct->compressorAttackTime.currentUpdateSample = 0;
1a000b98:	2300      	movs	r3, #0
1a000b9a:	8263      	strh	r3, [r4, #18]
			}
			if(input >= audioMeanValue)
1a000b9c:	42b5      	cmp	r5, r6
1a000b9e:	db04      	blt.n	1a000baa <compressorProccesor+0x66>
			{
				input = input - compressorStruct->compressorFactor;
1a000ba0:	f894 3020 	ldrb.w	r3, [r4, #32]
1a000ba4:	1aed      	subs	r5, r5, r3
1a000ba6:	b22d      	sxth	r5, r5
1a000ba8:	e003      	b.n	1a000bb2 <compressorProccesor+0x6e>
			}
			else
			{
				input = input + compressorStruct->compressorFactor;
1a000baa:	f894 3020 	ldrb.w	r3, [r4, #32]
1a000bae:	441d      	add	r5, r3
1a000bb0:	b22d      	sxth	r5, r5
			}

			if (compressorStruct->currentSample ==
					compressorStruct->compressorAttackTime.samplesTime)
1a000bb2:	89e3      	ldrh	r3, [r4, #14]
			else
			{
				input = input + compressorStruct->compressorFactor;
			}

			if (compressorStruct->currentSample ==
1a000bb4:	429a      	cmp	r2, r3
1a000bb6:	d130      	bne.n	1a000c1a <compressorProccesor+0xd6>
					compressorStruct->compressorAttackTime.samplesTime)
			{
				compressorStruct->compressorAttackTime.currentUpdateSample = 0;
1a000bb8:	2300      	movs	r3, #0
1a000bba:	8263      	strh	r3, [r4, #18]
				compressorStruct->currentSample = 0;
1a000bbc:	80e3      	strh	r3, [r4, #6]
				compressorStruct->triggerState = RELEASE_STATE;
1a000bbe:	2302      	movs	r3, #2
1a000bc0:	7063      	strb	r3, [r4, #1]
1a000bc2:	e02a      	b.n	1a000c1a <compressorProccesor+0xd6>
			}
			break;
		case RELEASE_STATE:
			compressorStruct->compressorReleaseTime.currentUpdateSample++;
1a000bc4:	8ba2      	ldrh	r2, [r4, #28]
1a000bc6:	3201      	adds	r2, #1
1a000bc8:	b292      	uxth	r2, r2
1a000bca:	83a2      	strh	r2, [r4, #28]
			compressorStruct->currentSample++;
1a000bcc:	88e3      	ldrh	r3, [r4, #6]
1a000bce:	3301      	adds	r3, #1
1a000bd0:	b29b      	uxth	r3, r3
1a000bd2:	80e3      	strh	r3, [r4, #6]
			if(compressorStruct->compressorReleaseTime.currentUpdateSample ==
					compressorStruct->compressorReleaseTime.updateSamplePeriod)
1a000bd4:	8b61      	ldrh	r1, [r4, #26]
			}
			break;
		case RELEASE_STATE:
			compressorStruct->compressorReleaseTime.currentUpdateSample++;
			compressorStruct->currentSample++;
			if(compressorStruct->compressorReleaseTime.currentUpdateSample ==
1a000bd6:	428a      	cmp	r2, r1
1a000bd8:	d10b      	bne.n	1a000bf2 <compressorProccesor+0xae>
					compressorStruct->compressorReleaseTime.updateSamplePeriod)
			{
			   if (compressorStruct->compressorFactor != 0)
1a000bda:	f894 2020 	ldrb.w	r2, [r4, #32]
1a000bde:	b11a      	cbz	r2, 1a000be8 <compressorProccesor+0xa4>
			   {
				   compressorStruct->compressorFactor--;
1a000be0:	3a01      	subs	r2, #1
1a000be2:	f884 2020 	strb.w	r2, [r4, #32]
1a000be6:	e002      	b.n	1a000bee <compressorProccesor+0xaa>
			   }
			   else
			   {
				   compressorStruct->compressorFactor = 0;
1a000be8:	2200      	movs	r2, #0
1a000bea:	f884 2020 	strb.w	r2, [r4, #32]
			   }
			   compressorStruct->compressorReleaseTime.currentUpdateSample = 0;
1a000bee:	2200      	movs	r2, #0
1a000bf0:	83a2      	strh	r2, [r4, #28]
			}
			if(input >= audioMeanValue)
1a000bf2:	42b5      	cmp	r5, r6
1a000bf4:	db04      	blt.n	1a000c00 <compressorProccesor+0xbc>
			{
				input = input - compressorStruct->compressorFactor;
1a000bf6:	f894 2020 	ldrb.w	r2, [r4, #32]
1a000bfa:	1aad      	subs	r5, r5, r2
1a000bfc:	b22d      	sxth	r5, r5
1a000bfe:	e003      	b.n	1a000c08 <compressorProccesor+0xc4>
			}
			else
			{
				input = input + compressorStruct->compressorFactor;
1a000c00:	f894 2020 	ldrb.w	r2, [r4, #32]
1a000c04:	4415      	add	r5, r2
1a000c06:	b22d      	sxth	r5, r5
			}
			if(compressorStruct->currentSample ==
					compressorStruct->compressorReleaseTime.samplesTime)
1a000c08:	8b22      	ldrh	r2, [r4, #24]
			}
			else
			{
				input = input + compressorStruct->compressorFactor;
			}
			if(compressorStruct->currentSample ==
1a000c0a:	4293      	cmp	r3, r2
1a000c0c:	d105      	bne.n	1a000c1a <compressorProccesor+0xd6>
					compressorStruct->compressorReleaseTime.samplesTime)
			{
				compressorStruct->compressorReleaseTime.currentUpdateSample = 0;
1a000c0e:	2300      	movs	r3, #0
1a000c10:	83a3      	strh	r3, [r4, #28]
				compressorStruct->currentSample = 0;
1a000c12:	80e3      	strh	r3, [r4, #6]
				compressorStruct->compressorFactor = 0;
1a000c14:	f884 3020 	strb.w	r3, [r4, #32]
				compressorStruct->triggerState = DISABLE_STATE;
1a000c18:	7063      	strb	r3, [r4, #1]
			}
			break;
		}
	}
	return(input);
}
1a000c1a:	4628      	mov	r0, r5
1a000c1c:	bd70      	pop	{r4, r5, r6, pc}
1a000c1e:	bf00      	nop

1a000c20 <compressorInit>:
* @param compressorStruct puntero a la estructura de manejo de los parametros del
*        compresor
* @return none
*/
void compressorInit(compressorStruct_t *compressorStruct){
	compressorStruct->compressorStatus = ENABLE;
1a000c20:	2201      	movs	r2, #1
1a000c22:	7002      	strb	r2, [r0, #0]
	compressorStruct->triggerState = DISABLE_STATE;
1a000c24:	2300      	movs	r3, #0
1a000c26:	7043      	strb	r3, [r0, #1]
	compressorStruct->compressorRatio = 1;
1a000c28:	7082      	strb	r2, [r0, #2]
	compressorStruct->umbral = 512;
1a000c2a:	f44f 7200 	mov.w	r2, #512	; 0x200
1a000c2e:	8082      	strh	r2, [r0, #4]
	compressorStruct->timeBetweenInputSamples = TIME_BETWEEN_SAMPLES_IN_US;
1a000c30:	2216      	movs	r2, #22
1a000c32:	8102      	strh	r2, [r0, #8]
	compressorStruct->compressorFactor = 0;
1a000c34:	f880 3020 	strb.w	r3, [r0, #32]
1a000c38:	4770      	bx	lr
1a000c3a:	bf00      	nop

1a000c3c <setCompressorRatio>:
* @param compressorRatio relacion de compresion a ser seteada en la estructura de manejo
* 		 del compresor
* @return none
*/
void setCompressorRatio(compressorStruct_t *compressorStruct, uint8_t compressorRatio){
	compressorStruct->compressorRatio = compressorRatio;
1a000c3c:	7081      	strb	r1, [r0, #2]
1a000c3e:	4770      	bx	lr

1a000c40 <setCompressorUmbral>:
*        compresor
* @param compressorUmbral umbral a ser seteado en la estructura de manejo del compresor
* @return none
*/
void setCompressorUmbral(compressorStruct_t *compressorStruct, uint16_t compressorUmbral){
	compressorStruct->umbral = compressorUmbral;
1a000c40:	8081      	strh	r1, [r0, #4]
1a000c42:	4770      	bx	lr

1a000c44 <setTimeBetweenInputSamples>:
* @param timeBetweenInputSamplesInUs tiempo entre muestras de entrada en microsegundos
* @return none
*/
void setTimeBetweenInputSamples(compressorStruct_t *compressorStruct,
		uint16_t timeBetweenInputSamplesInUs){
	compressorStruct->timeBetweenInputSamples = timeBetweenInputSamplesInUs;
1a000c44:	8101      	strh	r1, [r0, #8]
1a000c46:	4770      	bx	lr

1a000c48 <setCompressorAttackTime>:
*        compresor
* @param compressorAttackTime setea el tiempo de ataque de compresion del compresor
* @return none
*/
void setCompressorAttackTime(compressorStruct_t *compressorStruct,
							 uint16_t compressorAttackTime){
1a000c48:	b510      	push	{r4, lr}
1a000c4a:	4604      	mov	r4, r0
	compressorStruct->compressorAttackTime.type = ATTACK_TIME;
1a000c4c:	2300      	movs	r3, #0
1a000c4e:	7283      	strb	r3, [r0, #10]
 	compressorStruct->compressorAttackTime.timeValue = compressorAttackTime;
1a000c50:	8181      	strh	r1, [r0, #12]
	compressorStruct->compressorAttackTime.samplesTime = calculateSamples(compressorStruct,
1a000c52:	4619      	mov	r1, r3
1a000c54:	8902      	ldrh	r2, [r0, #8]
1a000c56:	f7ff ff17 	bl	1a000a88 <calculateSamples>
1a000c5a:	81e0      	strh	r0, [r4, #14]
1a000c5c:	bd10      	pop	{r4, pc}
1a000c5e:	bf00      	nop

1a000c60 <setCompressorReleaseTime>:
*        compresor
* @param compressorReleaseTime setea el tiempo de release de compresion del compresor
* @return none
*/
void setCompressorReleaseTime(compressorStruct_t *compressorStruct,
							 uint16_t compressorReleaseTime){
1a000c60:	b510      	push	{r4, lr}
1a000c62:	4604      	mov	r4, r0
	compressorStruct->compressorReleaseTime.type = RELEASE_TIME;
1a000c64:	2301      	movs	r3, #1
1a000c66:	7503      	strb	r3, [r0, #20]
	compressorStruct->compressorReleaseTime.timeValue = compressorReleaseTime;
1a000c68:	82c1      	strh	r1, [r0, #22]
	compressorStruct->compressorReleaseTime.samplesTime = calculateSamples(compressorStruct,
1a000c6a:	4619      	mov	r1, r3
1a000c6c:	8902      	ldrh	r2, [r0, #8]
1a000c6e:	f7ff ff0b 	bl	1a000a88 <calculateSamples>
1a000c72:	8320      	strh	r0, [r4, #24]
1a000c74:	bd10      	pop	{r4, pc}
1a000c76:	bf00      	nop

1a000c78 <compressorVectorProcessor>:
* @return none
*/
uint8_t compressorVectorProcessor(uint16_t inputLength, int16_t *inputVector,
		int16_t *outputVector, compressorDescriptor_t compressorDescriptor,
		uint16_t audioMeanValue)
{
1a000c78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a000c7c:	4605      	mov	r5, r0
1a000c7e:	4689      	mov	r9, r1
1a000c80:	4690      	mov	r8, r2
1a000c82:	461f      	mov	r7, r3
1a000c84:	f8bd 6020 	ldrh.w	r6, [sp, #32]
	uint16_t i;

	for (i=0; i<inputLength ;i++){
1a000c88:	2400      	movs	r4, #0
1a000c8a:	e00a      	b.n	1a000ca2 <compressorVectorProcessor+0x2a>
		outputVector[i] = compressorProccesor(&compressorStruct, inputVector[i],
1a000c8c:	4807      	ldr	r0, [pc, #28]	; (1a000cac <compressorVectorProcessor+0x34>)
1a000c8e:	f939 1014 	ldrsh.w	r1, [r9, r4, lsl #1]
1a000c92:	463a      	mov	r2, r7
1a000c94:	4633      	mov	r3, r6
1a000c96:	f7ff ff55 	bl	1a000b44 <compressorProccesor>
1a000c9a:	f828 0014 	strh.w	r0, [r8, r4, lsl #1]
		int16_t *outputVector, compressorDescriptor_t compressorDescriptor,
		uint16_t audioMeanValue)
{
	uint16_t i;

	for (i=0; i<inputLength ;i++){
1a000c9e:	3401      	adds	r4, #1
1a000ca0:	b2a4      	uxth	r4, r4
1a000ca2:	42ac      	cmp	r4, r5
1a000ca4:	d3f2      	bcc.n	1a000c8c <compressorVectorProcessor+0x14>
		outputVector[i] = compressorProccesor(&compressorStruct, inputVector[i],
											  compressorDescriptor, audioMeanValue);
	}
	return 1;
}
1a000ca6:	2001      	movs	r0, #1
1a000ca8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a000cac:	10003834 	.word	0x10003834

1a000cb0 <ui_Config>:
 */
STATIC INLINE void Chip_SCU_GPIOIntPinSel(uint8_t PortSel, uint8_t PortNum, uint8_t PinNum)
{
	int32_t of = (PortSel & 3) << 3;
	uint32_t val = (((PortNum & 0x7) << 5) | (PinNum & 0x1F)) << of;
	LPC_SCU->PINTSEL[PortSel >> 2] = (LPC_SCU->PINTSEL[PortSel >> 2] & ~(0xFF << of)) | val;
1a000cb0:	4a0b      	ldr	r2, [pc, #44]	; (1a000ce0 <ui_Config+0x30>)
1a000cb2:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
1a000cb6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a000cba:	f043 0304 	orr.w	r3, r3, #4
1a000cbe:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
 * @param	pins	: Pin interrupts to clear (ORed value of PININTCH*)
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_ClearIntStatus(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->IST = pins;
1a000cc2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
1a000cc6:	2301      	movs	r3, #1
1a000cc8:	6253      	str	r3, [r2, #36]	; 0x24
 * @param	pins	: Pins (ORed value of PININTCH*)
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_SetPinModeEdge(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->ISEL &= ~pins;
1a000cca:	6811      	ldr	r1, [r2, #0]
1a000ccc:	f021 0101 	bic.w	r1, r1, #1
1a000cd0:	6011      	str	r1, [r2, #0]
 * @param	pins	: Pins to enable (ORed value of PININTCH*)
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_EnableIntLow(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->SIENF = pins;
1a000cd2:	6153      	str	r3, [r2, #20]
 * @param	pins	: Pins to enable (ORed value of PININTCH*)
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_EnableIntHigh(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->SIENR = pins;
1a000cd4:	6093      	str	r3, [r2, #8]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
1a000cd6:	4a03      	ldr	r2, [pc, #12]	; (1a000ce4 <ui_Config+0x34>)
1a000cd8:	f8c2 3184 	str.w	r3, [r2, #388]	; 0x184
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
1a000cdc:	6053      	str	r3, [r2, #4]
1a000cde:	4770      	bx	lr
1a000ce0:	40086000 	.word	0x40086000
1a000ce4:	e000e100 	.word	0xe000e100

1a000ce8 <GPIO0_IRQHandler>:
	    //Borra el clear pending de la IRQ y lo activa
	    NVIC_ClearPendingIRQ( PIN_INT0_IRQn );
	    NVIC_EnableIRQ( PIN_INT0_IRQn );
}

void GPIO0_IRQHandler(void){
1a000ce8:	b510      	push	{r4, lr}
	uint8_t status;
	status = getAudioProcessorFsmStatus(&audioProcessorFsmStruct);
1a000cea:	4811      	ldr	r0, [pc, #68]	; (1a000d30 <GPIO0_IRQHandler+0x48>)
1a000cec:	f7ff fe16 	bl	1a00091c <getAudioProcessorFsmStatus>
 * @param	pPININT	: The base address of Pin interrupt block
 * @return	PININT states (bit n = high) with a latched rise state detected
 */
STATIC INLINE uint32_t Chip_PININT_GetRiseStates(LPC_PIN_INT_T *pPININT)
{
	return pPININT->RISE;
1a000cf0:	4b10      	ldr	r3, [pc, #64]	; (1a000d34 <GPIO0_IRQHandler+0x4c>)
1a000cf2:	69db      	ldr	r3, [r3, #28]
	// TECLA 1
	if ( Chip_PININT_GetRiseStates(LPC_GPIO_PIN_INT) & PININTCH(0) ) {
1a000cf4:	f013 0f01 	tst.w	r3, #1
1a000cf8:	d013      	beq.n	1a000d22 <GPIO0_IRQHandler+0x3a>
1a000cfa:	4604      	mov	r4, r0
//		 buttonData.buttonState = RAISING;

		if(status == ENABLE)status = DISABLE;
1a000cfc:	2801      	cmp	r0, #1
1a000cfe:	d001      	beq.n	1a000d04 <GPIO0_IRQHandler+0x1c>
		else if (status == DISABLE)status = ENABLE;
1a000d00:	b110      	cbz	r0, 1a000d08 <GPIO0_IRQHandler+0x20>
1a000d02:	e002      	b.n	1a000d0a <GPIO0_IRQHandler+0x22>
	status = getAudioProcessorFsmStatus(&audioProcessorFsmStruct);
	// TECLA 1
	if ( Chip_PININT_GetRiseStates(LPC_GPIO_PIN_INT) & PININTCH(0) ) {
//		 buttonData.buttonState = RAISING;

		if(status == ENABLE)status = DISABLE;
1a000d04:	2400      	movs	r4, #0
1a000d06:	e000      	b.n	1a000d0a <GPIO0_IRQHandler+0x22>
		else if (status == DISABLE)status = ENABLE;
1a000d08:	2401      	movs	r4, #1

		gpioWrite( AUDIO_BOARD_LED_BLUE, status);
1a000d0a:	200d      	movs	r0, #13
1a000d0c:	4621      	mov	r1, r4
1a000d0e:	f001 fb13 	bl	1a002338 <gpioWrite>
		setAudioProcessorFsmStatus(&audioProcessorFsmStruct, status);
1a000d12:	4807      	ldr	r0, [pc, #28]	; (1a000d30 <GPIO0_IRQHandler+0x48>)
1a000d14:	4621      	mov	r1, r4
1a000d16:	f7ff fdff 	bl	1a000918 <setAudioProcessorFsmStatus>
 * @param	pins	: Pins with latched states to clear
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_ClearRiseStates(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->RISE = pins;
1a000d1a:	2201      	movs	r2, #1
1a000d1c:	4b05      	ldr	r3, [pc, #20]	; (1a000d34 <GPIO0_IRQHandler+0x4c>)
1a000d1e:	61da      	str	r2, [r3, #28]
1a000d20:	e002      	b.n	1a000d28 <GPIO0_IRQHandler+0x40>
 * @param	pins	: Pins with latched states to clear
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_ClearFallStates(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->FALL = pins;
1a000d22:	2201      	movs	r2, #1
1a000d24:	4b03      	ldr	r3, [pc, #12]	; (1a000d34 <GPIO0_IRQHandler+0x4c>)
1a000d26:	621a      	str	r2, [r3, #32]
 * @param	pins	: Pin interrupts to clear (ORed value of PININTCH*)
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_ClearIntStatus(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->IST = pins;
1a000d28:	2201      	movs	r2, #1
1a000d2a:	4b02      	ldr	r3, [pc, #8]	; (1a000d34 <GPIO0_IRQHandler+0x4c>)
1a000d2c:	625a      	str	r2, [r3, #36]	; 0x24
1a000d2e:	bd10      	pop	{r4, pc}
1a000d30:	10003820 	.word	0x10003820
1a000d34:	40087000 	.word	0x40087000

1a000d38 <initAqcuisition>:
* 		 Default: Fs = 400KHz, Resolucion = 10bits
* 		 Canal Izquierdo ADC_CH1.
* 		 Canal Drecho = ADC_CH2.
* @return none
*/
void initAqcuisition(void){
1a000d38:	b508      	push	{r3, lr}
	adcInitialize(CHANNEL0);
1a000d3a:	4807      	ldr	r0, [pc, #28]	; (1a000d58 <initAqcuisition+0x20>)
1a000d3c:	f7ff fb4c 	bl	1a0003d8 <adcInitialize>
	adcStruct.adcSampleRate 				 = AUDIO_SAMPLE_RATE;
1a000d40:	4b06      	ldr	r3, [pc, #24]	; (1a000d5c <initAqcuisition+0x24>)
1a000d42:	4a07      	ldr	r2, [pc, #28]	; (1a000d60 <initAqcuisition+0x28>)
1a000d44:	601a      	str	r2, [r3, #0]
	adcStruct.adcResolution 				 = ADC_10BITS;
1a000d46:	2200      	movs	r2, #0
1a000d48:	711a      	strb	r2, [r3, #4]
	adcStruct.adcInputStereo.adcRightChannel = ADC_CH1;
1a000d4a:	2201      	movs	r2, #1
1a000d4c:	715a      	strb	r2, [r3, #5]
	adcStruct.adcInputStereo.adcLeftChannel  = ADC_CH2;
1a000d4e:	2202      	movs	r2, #2
1a000d50:	719a      	strb	r2, [r3, #6]
	adcStruct.adcInputMonoStereo 			 = ADC_CH3;
1a000d52:	2203      	movs	r2, #3
1a000d54:	71da      	strb	r2, [r3, #7]
1a000d56:	bd08      	pop	{r3, pc}
1a000d58:	400e3000 	.word	0x400e3000
1a000d5c:	100039e8 	.word	0x100039e8
1a000d60:	00061a80 	.word	0x00061a80

1a000d64 <configAqcuisition>:
}
/**
* @brief Funcion publica de configuracion de la adquisicion de datos
* @return none
*/
void configAqcuisition(void){
1a000d64:	b500      	push	{lr}
1a000d66:	b083      	sub	sp, #12
	//adcConfiguration(CHANNEL0, BURST_MODE, adcStruct.adcRightChannel,
	//				 adcStruct.adcSampleRate, adcStruct.adcResolution);
	adcConfiguration(CHANNEL0, BURST_MODE, adcStruct.adcInputMonoStereo,
1a000d68:	4905      	ldr	r1, [pc, #20]	; (1a000d80 <configAqcuisition+0x1c>)
1a000d6a:	79ca      	ldrb	r2, [r1, #7]
1a000d6c:	680b      	ldr	r3, [r1, #0]
1a000d6e:	7909      	ldrb	r1, [r1, #4]
1a000d70:	9100      	str	r1, [sp, #0]
1a000d72:	4804      	ldr	r0, [pc, #16]	; (1a000d84 <configAqcuisition+0x20>)
1a000d74:	2100      	movs	r1, #0
1a000d76:	f7ff fc33 	bl	1a0005e0 <adcConfiguration>
						 adcStruct.adcSampleRate, adcStruct.adcResolution);
}
1a000d7a:	b003      	add	sp, #12
1a000d7c:	f85d fb04 	ldr.w	pc, [sp], #4
1a000d80:	100039e8 	.word	0x100039e8
1a000d84:	400e3000 	.word	0x400e3000

1a000d88 <dataAqcuisition>:
* @param dataAcquired puntero al dato adquirido
* @return estado de la operacion
*/
uint8_t dataAqcuisition(accessAction_t  action,
						aqcuisitionType_t aqcuisitionType,
						uint16_t *dataAcquired){
1a000d88:	b530      	push	{r4, r5, lr}
1a000d8a:	b083      	sub	sp, #12
1a000d8c:	460c      	mov	r4, r1
	uint16_t dataAqcuire = 0;
1a000d8e:	2300      	movs	r3, #0
1a000d90:	f8ad 3006 	strh.w	r3, [sp, #6]
	switch(action){
1a000d94:	b118      	cbz	r0, 1a000d9e <dataAqcuisition+0x16>
1a000d96:	4615      	mov	r5, r2
1a000d98:	2801      	cmp	r0, #1
1a000d9a:	d025      	beq.n	1a000de8 <dataAqcuisition+0x60>
1a000d9c:	e04e      	b.n	1a000e3c <dataAqcuisition+0xb4>
	case adcUpdateValue:
		adcReadData(CHANNEL0, BURST_MODE, adcStruct.adcInputMonoStereo, &dataAqcuire);
1a000d9e:	482c      	ldr	r0, [pc, #176]	; (1a000e50 <dataAqcuisition+0xc8>)
1a000da0:	2100      	movs	r1, #0
1a000da2:	4b2c      	ldr	r3, [pc, #176]	; (1a000e54 <dataAqcuisition+0xcc>)
1a000da4:	79da      	ldrb	r2, [r3, #7]
1a000da6:	f10d 0306 	add.w	r3, sp, #6
1a000daa:	f7ff fb1d 	bl	1a0003e8 <adcReadData>
		if(aqcuisitionType == circularBuffer){
1a000dae:	b9c4      	cbnz	r4, 1a000de2 <dataAqcuisition+0x5a>
			if( (indexWriteRx+1)%RX_BUFFER_LENGTH_ADC == indexReadRx ){
1a000db0:	4b29      	ldr	r3, [pc, #164]	; (1a000e58 <dataAqcuisition+0xd0>)
1a000db2:	8818      	ldrh	r0, [r3, #0]
1a000db4:	1c42      	adds	r2, r0, #1
1a000db6:	4b29      	ldr	r3, [pc, #164]	; (1a000e5c <dataAqcuisition+0xd4>)
1a000db8:	fb83 3102 	smull	r3, r1, r3, r2
1a000dbc:	17d3      	asrs	r3, r2, #31
1a000dbe:	ebc3 13a1 	rsb	r3, r3, r1, asr #6
1a000dc2:	21c8      	movs	r1, #200	; 0xc8
1a000dc4:	fb01 2313 	mls	r3, r1, r3, r2
1a000dc8:	4a25      	ldr	r2, [pc, #148]	; (1a000e60 <dataAqcuisition+0xd8>)
1a000dca:	8812      	ldrh	r2, [r2, #0]
1a000dcc:	4293      	cmp	r3, r2
1a000dce:	d037      	beq.n	1a000e40 <dataAqcuisition+0xb8>
				return bufferLleno; // condicion de buffer lleno
			}
			else{
				bufferRx[indexWriteRx] = dataAqcuire;
1a000dd0:	f8bd 1006 	ldrh.w	r1, [sp, #6]
1a000dd4:	4a23      	ldr	r2, [pc, #140]	; (1a000e64 <dataAqcuisition+0xdc>)
1a000dd6:	f822 1010 	strh.w	r1, [r2, r0, lsl #1]
				indexWriteRx=(indexWriteRx+1)%RX_BUFFER_LENGTH_ADC;
1a000dda:	4a1f      	ldr	r2, [pc, #124]	; (1a000e58 <dataAqcuisition+0xd0>)
1a000ddc:	8013      	strh	r3, [r2, #0]
				return bufferActualizado; // buffer actualizado
1a000dde:	2000      	movs	r0, #0
1a000de0:	e033      	b.n	1a000e4a <dataAqcuisition+0xc2>
			}
		}
		else if(aqcuisitionType == pingPongBuffer){
1a000de2:	2c01      	cmp	r4, #1
1a000de4:	d129      	bne.n	1a000e3a <dataAqcuisition+0xb2>
1a000de6:	e02d      	b.n	1a000e44 <dataAqcuisition+0xbc>
			return 0;

		}
		break;
	case adcGetValue:
		if(aqcuisitionType == circularBuffer){
1a000de8:	b9c1      	cbnz	r1, 1a000e1c <dataAqcuisition+0x94>
			if (indexReadRx == indexWriteRx)
1a000dea:	4b1d      	ldr	r3, [pc, #116]	; (1a000e60 <dataAqcuisition+0xd8>)
1a000dec:	881b      	ldrh	r3, [r3, #0]
1a000dee:	4a1a      	ldr	r2, [pc, #104]	; (1a000e58 <dataAqcuisition+0xd0>)
1a000df0:	8812      	ldrh	r2, [r2, #0]
1a000df2:	4293      	cmp	r3, r2
1a000df4:	d028      	beq.n	1a000e48 <dataAqcuisition+0xc0>
					return bufferVacio; // Buffer vacio
			else {
					*dataAcquired = bufferRx[indexReadRx];
1a000df6:	4a1b      	ldr	r2, [pc, #108]	; (1a000e64 <dataAqcuisition+0xdc>)
1a000df8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
1a000dfc:	802b      	strh	r3, [r5, #0]
					indexReadRx = (indexReadRx+1)%RX_BUFFER_LENGTH_ADC;
1a000dfe:	4818      	ldr	r0, [pc, #96]	; (1a000e60 <dataAqcuisition+0xd8>)
1a000e00:	8802      	ldrh	r2, [r0, #0]
1a000e02:	3201      	adds	r2, #1
1a000e04:	4b15      	ldr	r3, [pc, #84]	; (1a000e5c <dataAqcuisition+0xd4>)
1a000e06:	fb83 3102 	smull	r3, r1, r3, r2
1a000e0a:	17d3      	asrs	r3, r2, #31
1a000e0c:	ebc3 13a1 	rsb	r3, r3, r1, asr #6
1a000e10:	21c8      	movs	r1, #200	; 0xc8
1a000e12:	fb01 2313 	mls	r3, r1, r3, r2
1a000e16:	8003      	strh	r3, [r0, #0]
					return datoAdquirido; // valor del adc adquirido
1a000e18:	2003      	movs	r0, #3
1a000e1a:	e016      	b.n	1a000e4a <dataAqcuisition+0xc2>
			}
		}
		else if(aqcuisitionType == pingPongBuffer){
1a000e1c:	2901      	cmp	r1, #1
1a000e1e:	d10c      	bne.n	1a000e3a <dataAqcuisition+0xb2>
			adcReadData(CHANNEL0, BURST_MODE, adcStruct.adcInputMonoStereo, &dataAqcuire);
1a000e20:	480b      	ldr	r0, [pc, #44]	; (1a000e50 <dataAqcuisition+0xc8>)
1a000e22:	2100      	movs	r1, #0
1a000e24:	4b0b      	ldr	r3, [pc, #44]	; (1a000e54 <dataAqcuisition+0xcc>)
1a000e26:	79da      	ldrb	r2, [r3, #7]
1a000e28:	f10d 0306 	add.w	r3, sp, #6
1a000e2c:	f7ff fadc 	bl	1a0003e8 <adcReadData>
			*dataAcquired = dataAqcuire;
1a000e30:	f8bd 3006 	ldrh.w	r3, [sp, #6]
1a000e34:	802b      	strh	r3, [r5, #0]
			return 3;
1a000e36:	2003      	movs	r0, #3
1a000e38:	e007      	b.n	1a000e4a <dataAqcuisition+0xc2>
1a000e3a:	e006      	b.n	1a000e4a <dataAqcuisition+0xc2>
		}
		break;
	default:
		return 1;
1a000e3c:	2001      	movs	r0, #1
1a000e3e:	e004      	b.n	1a000e4a <dataAqcuisition+0xc2>
	switch(action){
	case adcUpdateValue:
		adcReadData(CHANNEL0, BURST_MODE, adcStruct.adcInputMonoStereo, &dataAqcuire);
		if(aqcuisitionType == circularBuffer){
			if( (indexWriteRx+1)%RX_BUFFER_LENGTH_ADC == indexReadRx ){
				return bufferLleno; // condicion de buffer lleno
1a000e40:	2001      	movs	r0, #1
1a000e42:	e002      	b.n	1a000e4a <dataAqcuisition+0xc2>
				indexWriteRx=(indexWriteRx+1)%RX_BUFFER_LENGTH_ADC;
				return bufferActualizado; // buffer actualizado
			}
		}
		else if(aqcuisitionType == pingPongBuffer){
			return 0;
1a000e44:	2000      	movs	r0, #0
1a000e46:	e000      	b.n	1a000e4a <dataAqcuisition+0xc2>
		}
		break;
	case adcGetValue:
		if(aqcuisitionType == circularBuffer){
			if (indexReadRx == indexWriteRx)
					return bufferVacio; // Buffer vacio
1a000e48:	2002      	movs	r0, #2
		break;
	default:
		return 1;
		break;
	}
}
1a000e4a:	b003      	add	sp, #12
1a000e4c:	bd30      	pop	{r4, r5, pc}
1a000e4e:	bf00      	nop
1a000e50:	400e3000 	.word	0x400e3000
1a000e54:	100039e8 	.word	0x100039e8
1a000e58:	100039f0 	.word	0x100039f0
1a000e5c:	51eb851f 	.word	0x51eb851f
1a000e60:	100039f2 	.word	0x100039f2
1a000e64:	10003858 	.word	0x10003858

1a000e68 <Board_LED_Init>:
#define GPIO_BUTTONS_SIZE   (sizeof(GpioButtons) / sizeof(struct gpio_t))
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
1a000e68:	b470      	push	{r4, r5, r6}
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a000e6a:	2200      	movs	r2, #0
1a000e6c:	e014      	b.n	1a000e98 <Board_LED_Init+0x30>
        const struct gpio_t *io = &GpioLeds[i];
        Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a000e6e:	4b0c      	ldr	r3, [pc, #48]	; (1a000ea0 <Board_LED_Init+0x38>)
1a000e70:	f813 4012 	ldrb.w	r4, [r3, r2, lsl #1]
1a000e74:	eb03 0342 	add.w	r3, r3, r2, lsl #1
1a000e78:	7859      	ldrb	r1, [r3, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a000e7a:	480a      	ldr	r0, [pc, #40]	; (1a000ea4 <Board_LED_Init+0x3c>)
1a000e7c:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a000e80:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
1a000e84:	2301      	movs	r3, #1
1a000e86:	408b      	lsls	r3, r1
1a000e88:	4333      	orrs	r3, r6
1a000e8a:	f840 3025 	str.w	r3, [r0, r5, lsl #2]
 * @return	Nothing
 * @note	This function replaces Chip_GPIO_WritePortBit()
 */
STATIC INLINE void Chip_GPIO_SetPinState(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin, bool setting)
{
	pGPIO->B[port][pin] = setting;
1a000e8e:	eb01 1144 	add.w	r1, r1, r4, lsl #5
1a000e92:	2300      	movs	r3, #0
1a000e94:	5443      	strb	r3, [r0, r1]
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a000e96:	3201      	adds	r2, #1
1a000e98:	2a05      	cmp	r2, #5
1a000e9a:	d9e8      	bls.n	1a000e6e <Board_LED_Init+0x6>
        const struct gpio_t *io = &GpioLeds[i];
        Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
        Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
    }
}
1a000e9c:	bc70      	pop	{r4, r5, r6}
1a000e9e:	4770      	bx	lr
1a000ea0:	1a0030c4 	.word	0x1a0030c4
1a000ea4:	400f4000 	.word	0x400f4000

1a000ea8 <Board_TEC_Init>:


static void Board_TEC_Init()
{
1a000ea8:	b430      	push	{r4, r5}
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a000eaa:	2300      	movs	r3, #0
1a000eac:	e011      	b.n	1a000ed2 <Board_TEC_Init+0x2a>
        const struct gpio_t *io = &GpioButtons[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a000eae:	490b      	ldr	r1, [pc, #44]	; (1a000edc <Board_TEC_Init+0x34>)
1a000eb0:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a000eb4:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a000eb8:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a000eba:	4c09      	ldr	r4, [pc, #36]	; (1a000ee0 <Board_TEC_Init+0x38>)
1a000ebc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a000ec0:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
1a000ec4:	2101      	movs	r1, #1
1a000ec6:	40a9      	lsls	r1, r5
1a000ec8:	ea20 0101 	bic.w	r1, r0, r1
1a000ecc:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
}


static void Board_TEC_Init()
{
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a000ed0:	3301      	adds	r3, #1
1a000ed2:	2b03      	cmp	r3, #3
1a000ed4:	d9eb      	bls.n	1a000eae <Board_TEC_Init+0x6>
        const struct gpio_t *io = &GpioButtons[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
    }
}
1a000ed6:	bc30      	pop	{r4, r5}
1a000ed8:	4770      	bx	lr
1a000eda:	bf00      	nop
1a000edc:	1a0030bc 	.word	0x1a0030bc
1a000ee0:	400f4000 	.word	0x400f4000

1a000ee4 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
1a000ee4:	b430      	push	{r4, r5}
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a000ee6:	2300      	movs	r3, #0
1a000ee8:	e011      	b.n	1a000f0e <Board_GPIO_Init+0x2a>
        const struct gpio_t *io = &GpioPorts[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a000eea:	490b      	ldr	r1, [pc, #44]	; (1a000f18 <Board_GPIO_Init+0x34>)
1a000eec:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a000ef0:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a000ef4:	784d      	ldrb	r5, [r1, #1]
1a000ef6:	4c09      	ldr	r4, [pc, #36]	; (1a000f1c <Board_GPIO_Init+0x38>)
1a000ef8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a000efc:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
1a000f00:	2101      	movs	r1, #1
1a000f02:	40a9      	lsls	r1, r5
1a000f04:	ea20 0101 	bic.w	r1, r0, r1
1a000f08:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
}


static void Board_GPIO_Init()
{
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a000f0c:	3301      	adds	r3, #1
1a000f0e:	2b08      	cmp	r3, #8
1a000f10:	d9eb      	bls.n	1a000eea <Board_GPIO_Init+0x6>
        const struct gpio_t *io = &GpioPorts[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
    }
}
1a000f12:	bc30      	pop	{r4, r5}
1a000f14:	4770      	bx	lr
1a000f16:	bf00      	nop
1a000f18:	1a0030a0 	.word	0x1a0030a0
1a000f1c:	400f4000 	.word	0x400f4000

1a000f20 <Board_SPI_Init>:
    Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
}


static void Board_SPI_Init()
{
1a000f20:	b510      	push	{r4, lr}
    Chip_SSP_Init(LPC_SSP1);
1a000f22:	4c0b      	ldr	r4, [pc, #44]	; (1a000f50 <Board_SPI_Init+0x30>)
1a000f24:	4620      	mov	r0, r4
1a000f26:	f000 fed5 	bl	1a001cd4 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a000f2a:	6863      	ldr	r3, [r4, #4]
1a000f2c:	f023 0304 	bic.w	r3, r3, #4
1a000f30:	6063      	str	r3, [r4, #4]
 * @return	 Nothing
 * @note	Note: The clockFormat is only used in SPI mode
 */
STATIC INLINE void Chip_SSP_SetFormat(LPC_SSP_T *pSSP, uint32_t bits, uint32_t frameFormat, uint32_t clockMode)
{
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a000f32:	6823      	ldr	r3, [r4, #0]
1a000f34:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a000f38:	f043 0307 	orr.w	r3, r3, #7
1a000f3c:	6023      	str	r3, [r4, #0]
    Chip_SSP_Set_Mode(LPC_SSP1, BOARD_SPI_MODE);
    Chip_SSP_SetFormat(LPC_SSP1, BOARD_SPI_BITS, BOARD_SPI_FORMAT,
                       BOARD_SPI_POLARITY);
    Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a000f3e:	4620      	mov	r0, r4
1a000f40:	4904      	ldr	r1, [pc, #16]	; (1a000f54 <Board_SPI_Init+0x34>)
1a000f42:	f000 fea7 	bl	1a001c94 <Chip_SSP_SetBitRate>
 * @param	pSSP		: The base of SSP peripheral on the chip
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Enable(LPC_SSP_T *pSSP)
{
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a000f46:	6863      	ldr	r3, [r4, #4]
1a000f48:	f043 0302 	orr.w	r3, r3, #2
1a000f4c:	6063      	str	r3, [r4, #4]
1a000f4e:	bd10      	pop	{r4, pc}
1a000f50:	400c5000 	.word	0x400c5000
1a000f54:	000186a0 	.word	0x000186a0

1a000f58 <Board_I2C_Init>:
    }
}


static void Board_I2C_Init()
{
1a000f58:	b508      	push	{r3, lr}
    Chip_I2C_Init(I2C0);
1a000f5a:	2000      	movs	r0, #0
1a000f5c:	f000 f8ee 	bl	1a00113c <Chip_I2C_Init>
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a000f60:	f640 0208 	movw	r2, #2056	; 0x808
1a000f64:	4b03      	ldr	r3, [pc, #12]	; (1a000f74 <Board_I2C_Init+0x1c>)
1a000f66:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
    Chip_SCU_I2C0PinConfig(BOARD_I2C_MODE);
    Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a000f6a:	2000      	movs	r0, #0
1a000f6c:	4902      	ldr	r1, [pc, #8]	; (1a000f78 <Board_I2C_Init+0x20>)
1a000f6e:	f000 f8f7 	bl	1a001160 <Chip_I2C_SetClockRate>
1a000f72:	bd08      	pop	{r3, pc}
1a000f74:	40086000 	.word	0x40086000
1a000f78:	000f4240 	.word	0x000f4240

1a000f7c <Board_ADC_Init>:
    Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a000f7c:	b510      	push	{r4, lr}
1a000f7e:	b082      	sub	sp, #8
    ADC_CLOCK_SETUP_T cs;

    Chip_ADC_Init(LPC_ADC0, &cs);
1a000f80:	4c08      	ldr	r4, [pc, #32]	; (1a000fa4 <Board_ADC_Init+0x28>)
1a000f82:	4620      	mov	r0, r4
1a000f84:	4669      	mov	r1, sp
1a000f86:	f000 fa0b 	bl	1a0013a0 <Chip_ADC_Init>
    Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a000f8a:	4620      	mov	r0, r4
1a000f8c:	4669      	mov	r1, sp
1a000f8e:	4a06      	ldr	r2, [pc, #24]	; (1a000fa8 <Board_ADC_Init+0x2c>)
1a000f90:	f000 fa66 	bl	1a001460 <Chip_ADC_SetSampleRate>
    Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a000f94:	4620      	mov	r0, r4
1a000f96:	4669      	mov	r1, sp
1a000f98:	2200      	movs	r2, #0
1a000f9a:	f000 fa7b 	bl	1a001494 <Chip_ADC_SetResolution>
}
1a000f9e:	b002      	add	sp, #8
1a000fa0:	bd10      	pop	{r4, pc}
1a000fa2:	bf00      	nop
1a000fa4:	400e3000 	.word	0x400e3000
1a000fa8:	00061a80 	.word	0x00061a80

1a000fac <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a000fac:	b510      	push	{r4, lr}
    Chip_UART_Init(DEBUG_UART);
1a000fae:	4c07      	ldr	r4, [pc, #28]	; (1a000fcc <Board_Debug_Init+0x20>)
1a000fb0:	4620      	mov	r0, r4
1a000fb2:	f000 f903 	bl	1a0011bc <Chip_UART_Init>
    Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a000fb6:	4620      	mov	r0, r4
1a000fb8:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000fbc:	f000 f948 	bl	1a001250 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a000fc0:	2303      	movs	r3, #3
1a000fc2:	60e3      	str	r3, [r4, #12]
 * @param	pUART	: Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXEnable(LPC_USART_T *pUART)
{
    pUART->TER2 = UART_TER2_TXEN;
1a000fc4:	2301      	movs	r3, #1
1a000fc6:	65e3      	str	r3, [r4, #92]	; 0x5c
1a000fc8:	bd10      	pop	{r4, pc}
1a000fca:	bf00      	nop
1a000fcc:	400c1000 	.word	0x400c1000

1a000fd0 <Board_Init>:
    Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a000fd0:	b508      	push	{r3, lr}
   DEBUGINIT();
1a000fd2:	f7ff ffeb 	bl	1a000fac <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a000fd6:	4808      	ldr	r0, [pc, #32]	; (1a000ff8 <Board_Init+0x28>)
1a000fd8:	f000 fd92 	bl	1a001b00 <Chip_GPIO_Init>

   Board_LED_Init();
1a000fdc:	f7ff ff44 	bl	1a000e68 <Board_LED_Init>
   Board_TEC_Init();
1a000fe0:	f7ff ff62 	bl	1a000ea8 <Board_TEC_Init>
   Board_SPI_Init();
1a000fe4:	f7ff ff9c 	bl	1a000f20 <Board_SPI_Init>
   Board_GPIO_Init();
1a000fe8:	f7ff ff7c 	bl	1a000ee4 <Board_GPIO_Init>
   Board_I2C_Init();
1a000fec:	f7ff ffb4 	bl	1a000f58 <Board_I2C_Init>
   Board_ADC_Init();
1a000ff0:	f7ff ffc4 	bl	1a000f7c <Board_ADC_Init>
1a000ff4:	bd08      	pop	{r3, pc}
1a000ff6:	bf00      	nop
1a000ff8:	400f4000 	.word	0x400f4000

1a000ffc <SystemInit>:
 * Public functions
 ****************************************************************************/

/* Set up and initialize hardware prior to call to main */
void SystemInit(void)
{
1a000ffc:	b508      	push	{r3, lr}
   unsigned int *pSCB_VTOR = (unsigned int *) 0xE000ED08;

   extern void *g_pfnVectors;

   *pSCB_VTOR = (unsigned int) &g_pfnVectors;
1a000ffe:	4b04      	ldr	r3, [pc, #16]	; (1a001010 <SystemInit+0x14>)
1a001000:	4a04      	ldr	r2, [pc, #16]	; (1a001014 <SystemInit+0x18>)
1a001002:	601a      	str	r2, [r3, #0]

#if defined(__FPU_PRESENT) && __FPU_PRESENT == 1
   fpuInit();
1a001004:	f000 f85e 	bl	1a0010c4 <fpuInit>
#endif

   /* Board specific SystemInit */
   Board_SystemInit();
1a001008:	f000 f856 	bl	1a0010b8 <Board_SystemInit>
1a00100c:	bd08      	pop	{r3, pc}
1a00100e:	bf00      	nop
1a001010:	e000ed08 	.word	0xe000ed08
1a001014:	1a000000 	.word	0x1a000000

1a001018 <Board_SetupMuxing>:
    #endif
};


void Board_SetupMuxing(void)
{
1a001018:	b410      	push	{r4}
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a00101a:	2300      	movs	r3, #0
1a00101c:	e00c      	b.n	1a001038 <Board_SetupMuxing+0x20>
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a00101e:	4a09      	ldr	r2, [pc, #36]	; (1a001044 <Board_SetupMuxing+0x2c>)
1a001020:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a001024:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a001028:	784a      	ldrb	r2, [r1, #1]
1a00102a:	8848      	ldrh	r0, [r1, #2]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a00102c:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a001030:	4905      	ldr	r1, [pc, #20]	; (1a001048 <Board_SetupMuxing+0x30>)
1a001032:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a001036:	3301      	adds	r3, #1
1a001038:	2b1c      	cmp	r3, #28
1a00103a:	d9f0      	bls.n	1a00101e <Board_SetupMuxing+0x6>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a00103c:	f85d 4b04 	ldr.w	r4, [sp], #4
1a001040:	4770      	bx	lr
1a001042:	bf00      	nop
1a001044:	1a0030d4 	.word	0x1a0030d4
1a001048:	40086000 	.word	0x40086000

1a00104c <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a00104c:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a00104e:	4a17      	ldr	r2, [pc, #92]	; (1a0010ac <Board_SetupClocking+0x60>)
1a001050:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a001054:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a001058:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a00105c:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a001060:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a001064:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a001068:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a00106c:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a001070:	2006      	movs	r0, #6
1a001072:	490f      	ldr	r1, [pc, #60]	; (1a0010b0 <Board_SetupClocking+0x64>)
1a001074:	2201      	movs	r2, #1
1a001076:	f000 fd45 	bl	1a001b04 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a00107a:	2400      	movs	r4, #0
1a00107c:	e00a      	b.n	1a001094 <Board_SetupClocking+0x48>
    {
        const struct CLK_BASE_STATES *c = &InitClkStates[i];
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a00107e:	4a0d      	ldr	r2, [pc, #52]	; (1a0010b4 <Board_SetupClocking+0x68>)
1a001080:	eb02 0384 	add.w	r3, r2, r4, lsl #2
1a001084:	f812 0024 	ldrb.w	r0, [r2, r4, lsl #2]
1a001088:	7859      	ldrb	r1, [r3, #1]
1a00108a:	789a      	ldrb	r2, [r3, #2]
1a00108c:	2301      	movs	r3, #1
1a00108e:	f000 fc4b 	bl	1a001928 <Chip_Clock_SetBaseClock>
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a001092:	3401      	adds	r4, #1
1a001094:	2c00      	cmp	r4, #0
1a001096:	d0f2      	beq.n	1a00107e <Board_SetupClocking+0x32>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a001098:	4b04      	ldr	r3, [pc, #16]	; (1a0010ac <Board_SetupClocking+0x60>)
1a00109a:	685a      	ldr	r2, [r3, #4]
1a00109c:	f022 020c 	bic.w	r2, r2, #12
1a0010a0:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a0010a2:	685a      	ldr	r2, [r3, #4]
1a0010a4:	f042 0203 	orr.w	r2, r2, #3
1a0010a8:	605a      	str	r2, [r3, #4]
1a0010aa:	bd10      	pop	{r4, pc}
1a0010ac:	40043000 	.word	0x40043000
1a0010b0:	0c28cb00 	.word	0x0c28cb00
1a0010b4:	1a0030d0 	.word	0x1a0030d0

1a0010b8 <Board_SystemInit>:
}


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a0010b8:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a0010ba:	f7ff ffad 	bl	1a001018 <Board_SetupMuxing>
    Board_SetupClocking();
1a0010be:	f7ff ffc5 	bl	1a00104c <Board_SetupClocking>
1a0010c2:	bd08      	pop	{r3, pc}

1a0010c4 <fpuInit>:
 * Public functions
 ****************************************************************************/

/* Early initialization of the FPU */
void fpuInit(void)
{
1a0010c4:	b084      	sub	sp, #16
	volatile uint32_t Cpacr;
	volatile uint32_t Mvfr0;
	volatile uint32_t Mvfr1;
	char vfpPresent = 0;

	Mvfr0 = *regMvfr0;
1a0010c6:	4b10      	ldr	r3, [pc, #64]	; (1a001108 <fpuInit+0x44>)
1a0010c8:	681b      	ldr	r3, [r3, #0]
1a0010ca:	9302      	str	r3, [sp, #8]
	Mvfr1 = *regMvfr1;
1a0010cc:	4b0f      	ldr	r3, [pc, #60]	; (1a00110c <fpuInit+0x48>)
1a0010ce:	681b      	ldr	r3, [r3, #0]
1a0010d0:	9301      	str	r3, [sp, #4]

	vfpPresent = ((SCB_MVFR0_RESET == Mvfr0) && (SCB_MVFR1_RESET == Mvfr1));
1a0010d2:	9a02      	ldr	r2, [sp, #8]
1a0010d4:	4b0e      	ldr	r3, [pc, #56]	; (1a001110 <fpuInit+0x4c>)
1a0010d6:	429a      	cmp	r2, r3
1a0010d8:	d105      	bne.n	1a0010e6 <fpuInit+0x22>
1a0010da:	9a01      	ldr	r2, [sp, #4]
1a0010dc:	4b0d      	ldr	r3, [pc, #52]	; (1a001114 <fpuInit+0x50>)
1a0010de:	429a      	cmp	r2, r3
1a0010e0:	d003      	beq.n	1a0010ea <fpuInit+0x26>
1a0010e2:	2300      	movs	r3, #0
1a0010e4:	e002      	b.n	1a0010ec <fpuInit+0x28>
1a0010e6:	2300      	movs	r3, #0
1a0010e8:	e000      	b.n	1a0010ec <fpuInit+0x28>
1a0010ea:	2301      	movs	r3, #1

	if (vfpPresent) {
1a0010ec:	f013 0fff 	tst.w	r3, #255	; 0xff
1a0010f0:	d008      	beq.n	1a001104 <fpuInit+0x40>
		Cpacr = *regCpacr;
1a0010f2:	4a09      	ldr	r2, [pc, #36]	; (1a001118 <fpuInit+0x54>)
1a0010f4:	6813      	ldr	r3, [r2, #0]
1a0010f6:	9303      	str	r3, [sp, #12]
		Cpacr |= (0xF << 20);
1a0010f8:	9b03      	ldr	r3, [sp, #12]
1a0010fa:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a0010fe:	9303      	str	r3, [sp, #12]
		*regCpacr = Cpacr;	// enable CP10 and CP11 for full access
1a001100:	9b03      	ldr	r3, [sp, #12]
1a001102:	6013      	str	r3, [r2, #0]
	}
#endif /* __FPU_PRESENT != 0 */
}
1a001104:	b004      	add	sp, #16
1a001106:	4770      	bx	lr
1a001108:	e000ef40 	.word	0xe000ef40
1a00110c:	e000ef44 	.word	0xe000ef44
1a001110:	10110021 	.word	0x10110021
1a001114:	11000011 	.word	0x11000011
1a001118:	e000ed88 	.word	0xe000ed88

1a00111c <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a00111c:	2901      	cmp	r1, #1
1a00111e:	d109      	bne.n	1a001134 <Chip_I2C_EventHandler+0x18>
		return;
	}

	stat = &iic->mXfer->status;
1a001120:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a001124:	0080      	lsls	r0, r0, #2
1a001126:	4b04      	ldr	r3, [pc, #16]	; (1a001138 <Chip_I2C_EventHandler+0x1c>)
1a001128:	4418      	add	r0, r3
1a00112a:	6902      	ldr	r2, [r0, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a00112c:	7d13      	ldrb	r3, [r2, #20]
1a00112e:	b2db      	uxtb	r3, r3
1a001130:	2b04      	cmp	r3, #4
1a001132:	d0fb      	beq.n	1a00112c <Chip_I2C_EventHandler+0x10>
1a001134:	4770      	bx	lr
1a001136:	bf00      	nop
1a001138:	10000004 	.word	0x10000004

1a00113c <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a00113c:	b570      	push	{r4, r5, r6, lr}
1a00113e:	4605      	mov	r5, r0
 * Private functions
 ****************************************************************************/

STATIC INLINE void enableClk(I2C_ID_T id)
{
	Chip_Clock_Enable(i2c[id].clk);
1a001140:	4e06      	ldr	r6, [pc, #24]	; (1a00115c <Chip_I2C_Init+0x20>)
1a001142:	00c4      	lsls	r4, r0, #3
1a001144:	1a23      	subs	r3, r4, r0
1a001146:	009b      	lsls	r3, r3, #2
1a001148:	4433      	add	r3, r6
1a00114a:	8898      	ldrh	r0, [r3, #4]
1a00114c:	f000 fc44 	bl	1a0019d8 <Chip_Clock_Enable>
void Chip_I2C_Init(I2C_ID_T id)
{
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a001150:	1b60      	subs	r0, r4, r5
1a001152:	0080      	lsls	r0, r0, #2
1a001154:	5833      	ldr	r3, [r6, r0]
1a001156:	226c      	movs	r2, #108	; 0x6c
1a001158:	619a      	str	r2, [r3, #24]
1a00115a:	bd70      	pop	{r4, r5, r6, pc}
1a00115c:	10000004 	.word	0x10000004

1a001160 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a001160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a001164:	460c      	mov	r4, r1
}

/* Get the ADC Clock Rate */
STATIC INLINE uint32_t getClkRate(I2C_ID_T id)
{
	return Chip_Clock_GetRate(i2c[id].clk);
1a001166:	4f09      	ldr	r7, [pc, #36]	; (1a00118c <Chip_I2C_SetClockRate+0x2c>)
1a001168:	00c5      	lsls	r5, r0, #3
1a00116a:	1a2e      	subs	r6, r5, r0
1a00116c:	00b6      	lsls	r6, r6, #2
1a00116e:	19bb      	adds	r3, r7, r6
1a001170:	8898      	ldrh	r0, [r3, #4]
1a001172:	f000 fc4b 	bl	1a001a0c <Chip_Clock_GetRate>
/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a001176:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a00117a:	59bb      	ldr	r3, [r7, r6]
1a00117c:	0842      	lsrs	r2, r0, #1
1a00117e:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a001180:	59bb      	ldr	r3, [r7, r6]
1a001182:	691a      	ldr	r2, [r3, #16]
1a001184:	1a80      	subs	r0, r0, r2
1a001186:	6158      	str	r0, [r3, #20]
1a001188:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00118c:	10000004 	.word	0x10000004

1a001190 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a001190:	4b09      	ldr	r3, [pc, #36]	; (1a0011b8 <Chip_UART_GetIndex+0x28>)
1a001192:	4298      	cmp	r0, r3
1a001194:	d009      	beq.n	1a0011aa <Chip_UART_GetIndex+0x1a>
1a001196:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a00119a:	4298      	cmp	r0, r3
1a00119c:	d007      	beq.n	1a0011ae <Chip_UART_GetIndex+0x1e>
1a00119e:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a0011a2:	4298      	cmp	r0, r3
1a0011a4:	d005      	beq.n	1a0011b2 <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a0011a6:	2000      	movs	r0, #0
1a0011a8:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a0011aa:	2002      	movs	r0, #2
1a0011ac:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a0011ae:	2003      	movs	r0, #3
1a0011b0:	4770      	bx	lr
	uint32_t base = (uint32_t) pUART;
	switch(base) {
		case LPC_USART0_BASE:
			return 0;
		case LPC_UART1_BASE:
			return 1;
1a0011b2:	2001      	movs	r0, #1
		case LPC_USART3_BASE:
			return 3;
		default:
			return 0; /* Should never come here */
	}
}
1a0011b4:	4770      	bx	lr
1a0011b6:	bf00      	nop
1a0011b8:	400c1000 	.word	0x400c1000

1a0011bc <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a0011bc:	b510      	push	{r4, lr}
1a0011be:	b082      	sub	sp, #8
1a0011c0:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a0011c2:	f7ff ffe5 	bl	1a001190 <Chip_UART_GetIndex>
1a0011c6:	4b10      	ldr	r3, [pc, #64]	; (1a001208 <Chip_UART_Init+0x4c>)
1a0011c8:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a0011cc:	2101      	movs	r1, #1
1a0011ce:	460a      	mov	r2, r1
1a0011d0:	460b      	mov	r3, r1
1a0011d2:	f000 fbe3 	bl	1a00199c <Chip_Clock_EnableOpts>
 *			with a RX trip level of 8 characters, use something like
 *			(UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2)
 */
STATIC INLINE void Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)
{
	pUART->FCR = fcr;
1a0011d6:	2307      	movs	r3, #7
1a0011d8:	60a3      	str	r3, [r4, #8]
 * @param	pUART	: Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXDisable(LPC_USART_T *pUART)
{
    pUART->TER2 = 0;
1a0011da:	2300      	movs	r3, #0
1a0011dc:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a0011de:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a0011e0:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a0011e2:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a0011e4:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a0011e6:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a0011e8:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a0011ea:	4b08      	ldr	r3, [pc, #32]	; (1a00120c <Chip_UART_Init+0x50>)
1a0011ec:	429c      	cmp	r4, r3
1a0011ee:	d103      	bne.n	1a0011f8 <Chip_UART_Init+0x3c>
		/* Set Modem Control to default state */
		pUART->MCR = 0;
1a0011f0:	2300      	movs	r3, #0
1a0011f2:	6123      	str	r3, [r4, #16]
		/*Dummy Reading to Clear Status */
		tmp = pUART->MSR;
1a0011f4:	69a3      	ldr	r3, [r4, #24]
1a0011f6:	9301      	str	r3, [sp, #4]
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a0011f8:	2303      	movs	r3, #3
1a0011fa:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a0011fc:	2310      	movs	r3, #16
1a0011fe:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a001200:	9b01      	ldr	r3, [sp, #4]
}
1a001202:	b002      	add	sp, #8
1a001204:	bd10      	pop	{r4, pc}
1a001206:	bf00      	nop
1a001208:	1a003150 	.word	0x1a003150
1a00120c:	40082000 	.word	0x40082000

1a001210 <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a001210:	b538      	push	{r3, r4, r5, lr}
1a001212:	4605      	mov	r5, r0
1a001214:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a001216:	f7ff ffbb 	bl	1a001190 <Chip_UART_GetIndex>
1a00121a:	4b0c      	ldr	r3, [pc, #48]	; (1a00124c <Chip_UART_SetBaud+0x3c>)
1a00121c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a001220:	f000 fbf4 	bl	1a001a0c <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a001224:	0124      	lsls	r4, r4, #4
1a001226:	fbb0 f3f4 	udiv	r3, r0, r4
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR |= UART_LCR_DLAB_EN;
1a00122a:	68ea      	ldr	r2, [r5, #12]
1a00122c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a001230:	60ea      	str	r2, [r5, #12]
 *			order to access the USART Divisor Latches. This function
 *			doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
	pUART->DLL = (uint32_t) dll;
1a001232:	b2da      	uxtb	r2, r3
1a001234:	602a      	str	r2, [r5, #0]
	pUART->DLM = (uint32_t) dlm;
1a001236:	f3c3 2207 	ubfx	r2, r3, #8, #8
1a00123a:	606a      	str	r2, [r5, #4]
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_DisableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a00123c:	68ea      	ldr	r2, [r5, #12]
1a00123e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a001242:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a001244:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a001248:	0900      	lsrs	r0, r0, #4
1a00124a:	bd38      	pop	{r3, r4, r5, pc}
1a00124c:	1a003148 	.word	0x1a003148

1a001250 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a001250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001254:	b083      	sub	sp, #12
1a001256:	4683      	mov	fp, r0
1a001258:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a00125a:	f7ff ff99 	bl	1a001190 <Chip_UART_GetIndex>
1a00125e:	4b34      	ldr	r3, [pc, #208]	; (1a001330 <Chip_UART_SetBaudFDR+0xe0>)
1a001260:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a001264:	f000 fbd2 	bl	1a001a0c <Chip_Clock_GetRate>
1a001268:	4606      	mov	r6, r0
/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */
1a00126a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a00126e:	2401      	movs	r4, #1
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a001270:	2300      	movs	r3, #0
1a001272:	9301      	str	r3, [sp, #4]
1a001274:	46a2      	mov	sl, r4
1a001276:	4699      	mov	r9, r3

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a001278:	e029      	b.n	1a0012ce <Chip_UART_SetBaudFDR+0x7e>
		for (d = 0; d < m; d++) {
			uint32_t diff, div;
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a00127a:	2300      	movs	r3, #0
1a00127c:	0932      	lsrs	r2, r6, #4
1a00127e:	0730      	lsls	r0, r6, #28
1a001280:	fba0 0104 	umull	r0, r1, r0, r4
1a001284:	fb04 1102 	mla	r1, r4, r2, r1
1a001288:	1962      	adds	r2, r4, r5
1a00128a:	fb08 f202 	mul.w	r2, r8, r2
1a00128e:	f001 fbff 	bl	1a002a90 <__aeabi_uldivmod>

			/* Lower 32-bit of dval has diff */
			diff = (uint32_t) dval;
1a001292:	4603      	mov	r3, r0
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);
1a001294:	460a      	mov	r2, r1

			/* Closer to next div */
			if ((int)diff < 0) {
1a001296:	2800      	cmp	r0, #0
1a001298:	da01      	bge.n	1a00129e <Chip_UART_SetBaudFDR+0x4e>
				diff = -diff;
1a00129a:	4243      	negs	r3, r0
				div ++;
1a00129c:	1c4a      	adds	r2, r1, #1
			}

			/* Check if new value is worse than old or out of range */
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a00129e:	429f      	cmp	r7, r3
1a0012a0:	d30a      	bcc.n	1a0012b8 <Chip_UART_SetBaudFDR+0x68>
1a0012a2:	b14a      	cbz	r2, 1a0012b8 <Chip_UART_SetBaudFDR+0x68>
1a0012a4:	0c11      	lsrs	r1, r2, #16
1a0012a6:	d107      	bne.n	1a0012b8 <Chip_UART_SetBaudFDR+0x68>
1a0012a8:	2a02      	cmp	r2, #2
1a0012aa:	d800      	bhi.n	1a0012ae <Chip_UART_SetBaudFDR+0x5e>
1a0012ac:	b925      	cbnz	r5, 1a0012b8 <Chip_UART_SetBaudFDR+0x68>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a0012ae:	b14b      	cbz	r3, 1a0012c4 <Chip_UART_SetBaudFDR+0x74>

			/* Store the new better values */
			sdiv = div;
			sd = d;
			sm = m;
			odiff = diff;
1a0012b0:	461f      	mov	r7, r3
				continue;
			}

			/* Store the new better values */
			sdiv = div;
			sd = d;
1a0012b2:	9501      	str	r5, [sp, #4]
			sm = m;
1a0012b4:	46a2      	mov	sl, r4
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
				continue;
			}

			/* Store the new better values */
			sdiv = div;
1a0012b6:	4691      	mov	r9, r2
	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
		for (d = 0; d < m; d++) {
1a0012b8:	3501      	adds	r5, #1
1a0012ba:	e000      	b.n	1a0012be <Chip_UART_SetBaudFDR+0x6e>
1a0012bc:	2500      	movs	r5, #0
1a0012be:	42a5      	cmp	r5, r4
1a0012c0:	d3db      	bcc.n	1a00127a <Chip_UART_SetBaudFDR+0x2a>
1a0012c2:	e003      	b.n	1a0012cc <Chip_UART_SetBaudFDR+0x7c>

			/* Store the new better values */
			sdiv = div;
			sd = d;
			sm = m;
			odiff = diff;
1a0012c4:	461f      	mov	r7, r3
				continue;
			}

			/* Store the new better values */
			sdiv = div;
			sd = d;
1a0012c6:	9501      	str	r5, [sp, #4]
			sm = m;
1a0012c8:	46a2      	mov	sl, r4
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
				continue;
			}

			/* Store the new better values */
			sdiv = div;
1a0012ca:	4691      	mov	r9, r2

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a0012cc:	3401      	adds	r4, #1
1a0012ce:	b10f      	cbz	r7, 1a0012d4 <Chip_UART_SetBaudFDR+0x84>
1a0012d0:	2c0f      	cmp	r4, #15
1a0012d2:	d9f3      	bls.n	1a0012bc <Chip_UART_SetBaudFDR+0x6c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a0012d4:	f1b9 0f00 	cmp.w	r9, #0
1a0012d8:	d026      	beq.n	1a001328 <Chip_UART_SetBaudFDR+0xd8>
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR |= UART_LCR_DLAB_EN;
1a0012da:	f8db 300c 	ldr.w	r3, [fp, #12]
1a0012de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0012e2:	f8cb 300c 	str.w	r3, [fp, #12]
 *			order to access the USART Divisor Latches. This function
 *			doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
	pUART->DLL = (uint32_t) dll;
1a0012e6:	fa5f f389 	uxtb.w	r3, r9
1a0012ea:	f8cb 3000 	str.w	r3, [fp]
	pUART->DLM = (uint32_t) dlm;
1a0012ee:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a0012f2:	f8cb 3004 	str.w	r3, [fp, #4]
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_DisableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a0012f6:	f8db 300c 	ldr.w	r3, [fp, #12]
1a0012fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0012fe:	f8cb 300c 	str.w	r3, [fp, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a001302:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a001306:	b2da      	uxtb	r2, r3
1a001308:	9901      	ldr	r1, [sp, #4]
1a00130a:	f001 030f 	and.w	r3, r1, #15
1a00130e:	4313      	orrs	r3, r2
1a001310:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a001314:	0933      	lsrs	r3, r6, #4
1a001316:	fb0a f303 	mul.w	r3, sl, r3
1a00131a:	eb0a 0001 	add.w	r0, sl, r1
1a00131e:	fb09 f000 	mul.w	r0, r9, r0
1a001322:	fbb3 f0f0 	udiv	r0, r3, r0
1a001326:	e000      	b.n	1a00132a <Chip_UART_SetBaudFDR+0xda>
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
		return 0;
1a001328:	2000      	movs	r0, #0
	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
}
1a00132a:	b003      	add	sp, #12
1a00132c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a001330:	1a003148 	.word	0x1a003148

1a001334 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a001334:	4b03      	ldr	r3, [pc, #12]	; (1a001344 <Chip_ADC_GetClockIndex+0x10>)
1a001336:	4298      	cmp	r0, r3
1a001338:	d101      	bne.n	1a00133e <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
1a00133a:	2004      	movs	r0, #4
1a00133c:	4770      	bx	lr
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a00133e:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a001340:	4770      	bx	lr
1a001342:	bf00      	nop
1a001344:	400e4000 	.word	0x400e4000

1a001348 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a001348:	b570      	push	{r4, r5, r6, lr}
1a00134a:	460d      	mov	r5, r1
1a00134c:	4614      	mov	r4, r2
1a00134e:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a001350:	f7ff fff0 	bl	1a001334 <Chip_ADC_GetClockIndex>
1a001354:	f000 fb5a 	bl	1a001a0c <Chip_Clock_GetRate>
	if (burstMode) {
1a001358:	b115      	cbz	r5, 1a001360 <getClkDiv+0x18>
		fullAdcRate = adcRate * clks;
1a00135a:	fb04 f406 	mul.w	r4, r4, r6
1a00135e:	e003      	b.n	1a001368 <getClkDiv+0x20>
	}
	else {
		fullAdcRate = adcRate * getFullConvClk();
1a001360:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a001364:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a001368:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a00136c:	0064      	lsls	r4, r4, #1
1a00136e:	fbb0 f4f4 	udiv	r4, r0, r4
1a001372:	1e60      	subs	r0, r4, #1
	return div;
}
1a001374:	b2c0      	uxtb	r0, r0
1a001376:	bd70      	pop	{r4, r5, r6, pc}

1a001378 <setStartMode>:

/* Set start mode for ADC */
void setStartMode(LPC_ADC_T *pADC, uint8_t start_mode)
{
	uint32_t temp;
	temp = pADC->CR & (~ADC_CR_START_MASK);
1a001378:	6803      	ldr	r3, [r0, #0]
1a00137a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
	pADC->CR = temp | (ADC_CR_START_MODE_SEL((uint32_t) start_mode));
1a00137e:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
1a001382:	6001      	str	r1, [r0, #0]
1a001384:	4770      	bx	lr
1a001386:	bf00      	nop

1a001388 <readAdcVal>:

/* Get the ADC value */
Status readAdcVal(LPC_ADC_T *pADC, uint8_t channel, uint16_t *data)
{
	uint32_t temp;
	temp = pADC->DR[channel];
1a001388:	3104      	adds	r1, #4
1a00138a:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
	if (!ADC_DR_DONE(temp)) {
1a00138e:	2b00      	cmp	r3, #0
1a001390:	da04      	bge.n	1a00139c <readAdcVal+0x14>
		return ERROR;
	}
	/*	if(ADC_DR_OVERRUN(temp) && (pADC->CR & ADC_CR_BURST)) */
	/*	return ERROR; */
	*data = (uint16_t) ADC_DR_RESULT(temp);
1a001392:	f3c3 1389 	ubfx	r3, r3, #6, #10
1a001396:	8013      	strh	r3, [r2, #0]
	return SUCCESS;
1a001398:	2001      	movs	r0, #1
1a00139a:	4770      	bx	lr
Status readAdcVal(LPC_ADC_T *pADC, uint8_t channel, uint16_t *data)
{
	uint32_t temp;
	temp = pADC->DR[channel];
	if (!ADC_DR_DONE(temp)) {
		return ERROR;
1a00139c:	2000      	movs	r0, #0
	}
	/*	if(ADC_DR_OVERRUN(temp) && (pADC->CR & ADC_CR_BURST)) */
	/*	return ERROR; */
	*data = (uint16_t) ADC_DR_RESULT(temp);
	return SUCCESS;
}
1a00139e:	4770      	bx	lr

1a0013a0 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a0013a0:	b538      	push	{r3, r4, r5, lr}
1a0013a2:	4605      	mov	r5, r0
1a0013a4:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a0013a6:	f7ff ffc5 	bl	1a001334 <Chip_ADC_GetClockIndex>
1a0013aa:	2101      	movs	r1, #1
1a0013ac:	460a      	mov	r2, r1
1a0013ae:	460b      	mov	r3, r1
1a0013b0:	f000 faf4 	bl	1a00199c <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a0013b4:	2100      	movs	r1, #0
1a0013b6:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a0013b8:	4a08      	ldr	r2, [pc, #32]	; (1a0013dc <Chip_ADC_Init+0x3c>)
1a0013ba:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a0013bc:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a0013be:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a0013c0:	4628      	mov	r0, r5
1a0013c2:	230b      	movs	r3, #11
1a0013c4:	f7ff ffc0 	bl	1a001348 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a0013c8:	0200      	lsls	r0, r0, #8
1a0013ca:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a0013ce:	7920      	ldrb	r0, [r4, #4]
1a0013d0:	f000 0007 	and.w	r0, r0, #7
1a0013d4:	ea43 4040 	orr.w	r0, r3, r0, lsl #17
	pADC->CR = cr;
1a0013d8:	6028      	str	r0, [r5, #0]
1a0013da:	bd38      	pop	{r3, r4, r5, pc}
1a0013dc:	00061a80 	.word	0x00061a80

1a0013e0 <Chip_ADC_ReadValue>:
	Chip_Clock_Disable(Chip_ADC_GetClockIndex(pADC));
}

/* Get the ADC value */
Status Chip_ADC_ReadValue(LPC_ADC_T *pADC, uint8_t channel, uint16_t *data)
{
1a0013e0:	b508      	push	{r3, lr}
	return readAdcVal(pADC, channel, data);
1a0013e2:	f7ff ffd1 	bl	1a001388 <readAdcVal>
}
1a0013e6:	bd08      	pop	{r3, pc}

1a0013e8 <Chip_ADC_ReadStatus>:

/* Get ADC Channel status from ADC data register */
FlagStatus Chip_ADC_ReadStatus(LPC_ADC_T *pADC, uint8_t channel, uint32_t StatusType)
{
	switch (StatusType) {
1a0013e8:	2a01      	cmp	r2, #1
1a0013ea:	d009      	beq.n	1a001400 <Chip_ADC_ReadStatus+0x18>
1a0013ec:	b112      	cbz	r2, 1a0013f4 <Chip_ADC_ReadStatus+0xc>
1a0013ee:	2a02      	cmp	r2, #2
1a0013f0:	d00e      	beq.n	1a001410 <Chip_ADC_ReadStatus+0x28>
1a0013f2:	e013      	b.n	1a00141c <Chip_ADC_ReadStatus+0x34>
	case ADC_DR_DONE_STAT:
		return (pADC->STAT & (1UL << channel)) ? SET : RESET;
1a0013f4:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a0013f6:	40c8      	lsrs	r0, r1
1a0013f8:	f000 0001 	and.w	r0, r0, #1
1a0013fc:	b2c0      	uxtb	r0, r0
1a0013fe:	4770      	bx	lr

	case ADC_DR_OVERRUN_STAT:
		channel += 8;
1a001400:	3108      	adds	r1, #8
1a001402:	b2c9      	uxtb	r1, r1
		return (pADC->STAT & (1UL << channel)) ? SET : RESET;
1a001404:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a001406:	40c8      	lsrs	r0, r1
1a001408:	f000 0001 	and.w	r0, r0, #1
1a00140c:	b2c0      	uxtb	r0, r0
1a00140e:	4770      	bx	lr

	case ADC_DR_ADINT_STAT:
		return pADC->STAT >> 16 ? SET : RESET;
1a001410:	6b03      	ldr	r3, [r0, #48]	; 0x30
1a001412:	0c1b      	lsrs	r3, r3, #16
1a001414:	bf14      	ite	ne
1a001416:	2001      	movne	r0, #1
1a001418:	2000      	moveq	r0, #0
1a00141a:	4770      	bx	lr

	default:
		break;
	}
	return RESET;
1a00141c:	2000      	movs	r0, #0
}
1a00141e:	4770      	bx	lr

1a001420 <Chip_ADC_Int_SetChannelCmd>:

/* Enable/Disable interrupt for ADC channel */
void Chip_ADC_Int_SetChannelCmd(LPC_ADC_T *pADC, uint8_t channel, FunctionalState NewState)
{
	if (NewState == ENABLE) {
1a001420:	2a01      	cmp	r2, #1
1a001422:	d105      	bne.n	1a001430 <Chip_ADC_Int_SetChannelCmd+0x10>
		pADC->INTEN |= (1UL << channel);
1a001424:	68c2      	ldr	r2, [r0, #12]
1a001426:	2301      	movs	r3, #1
1a001428:	408b      	lsls	r3, r1
1a00142a:	4313      	orrs	r3, r2
1a00142c:	60c3      	str	r3, [r0, #12]
1a00142e:	4770      	bx	lr
	}
	else {
		pADC->INTEN &= (~(1UL << channel));
1a001430:	68c2      	ldr	r2, [r0, #12]
1a001432:	2301      	movs	r3, #1
1a001434:	408b      	lsls	r3, r1
1a001436:	ea22 0303 	bic.w	r3, r2, r3
1a00143a:	60c3      	str	r3, [r0, #12]
1a00143c:	4770      	bx	lr
1a00143e:	bf00      	nop

1a001440 <Chip_ADC_SetStartMode>:
	}
}

/* Select the mode starting the AD conversion */
void Chip_ADC_SetStartMode(LPC_ADC_T *pADC, ADC_START_MODE_T mode, ADC_EDGE_CFG_T EdgeOption)
{
1a001440:	b508      	push	{r3, lr}
	if ((mode != ADC_START_NOW) && (mode != ADC_NO_START)) {
1a001442:	2901      	cmp	r1, #1
1a001444:	d909      	bls.n	1a00145a <Chip_ADC_SetStartMode+0x1a>
		if (EdgeOption) {
1a001446:	b122      	cbz	r2, 1a001452 <Chip_ADC_SetStartMode+0x12>
			pADC->CR |= ADC_CR_EDGE;
1a001448:	6803      	ldr	r3, [r0, #0]
1a00144a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
1a00144e:	6003      	str	r3, [r0, #0]
1a001450:	e003      	b.n	1a00145a <Chip_ADC_SetStartMode+0x1a>
		}
		else {
			pADC->CR &= ~ADC_CR_EDGE;
1a001452:	6803      	ldr	r3, [r0, #0]
1a001454:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
1a001458:	6003      	str	r3, [r0, #0]
		}
	}
	setStartMode(pADC, (uint8_t) mode);
1a00145a:	f7ff ff8d 	bl	1a001378 <setStartMode>
1a00145e:	bd08      	pop	{r3, pc}

1a001460 <Chip_ADC_SetSampleRate>:
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a001460:	b570      	push	{r4, r5, r6, lr}
1a001462:	4606      	mov	r6, r0
1a001464:	460d      	mov	r5, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a001466:	6804      	ldr	r4, [r0, #0]
1a001468:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a00146c:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a001470:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a001472:	790b      	ldrb	r3, [r1, #4]
1a001474:	f1c3 030b 	rsb	r3, r3, #11
1a001478:	7949      	ldrb	r1, [r1, #5]
1a00147a:	b2db      	uxtb	r3, r3
1a00147c:	f7ff ff64 	bl	1a001348 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a001480:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a001484:	792c      	ldrb	r4, [r5, #4]
1a001486:	f004 0407 	and.w	r4, r4, #7
1a00148a:	ea40 4044 	orr.w	r0, r0, r4, lsl #17
	pADC->CR = cr;
1a00148e:	6030      	str	r0, [r6, #0]
1a001490:	bd70      	pop	{r4, r5, r6, pc}
1a001492:	bf00      	nop

1a001494 <Chip_ADC_SetResolution>:
}

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a001494:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a001496:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a001498:	680a      	ldr	r2, [r1, #0]
1a00149a:	f7ff ffe1 	bl	1a001460 <Chip_ADC_SetSampleRate>
1a00149e:	bd08      	pop	{r3, pc}

1a0014a0 <Chip_ADC_EnableChannel>:
}

/* Enable or disable the ADC channel on ADC peripheral */
void Chip_ADC_EnableChannel(LPC_ADC_T *pADC, ADC_CHANNEL_T channel, FunctionalState NewState)
{
	if (NewState == ENABLE) {
1a0014a0:	2a01      	cmp	r2, #1
1a0014a2:	d105      	bne.n	1a0014b0 <Chip_ADC_EnableChannel+0x10>
		pADC->CR |= ADC_CR_CH_SEL(channel);
1a0014a4:	6802      	ldr	r2, [r0, #0]
1a0014a6:	2301      	movs	r3, #1
1a0014a8:	408b      	lsls	r3, r1
1a0014aa:	4313      	orrs	r3, r2
1a0014ac:	6003      	str	r3, [r0, #0]
1a0014ae:	4770      	bx	lr
	}
	else {
		pADC->CR &= ~ADC_CR_START_MASK;
1a0014b0:	6803      	ldr	r3, [r0, #0]
1a0014b2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
1a0014b6:	6003      	str	r3, [r0, #0]
		pADC->CR &= ~ADC_CR_CH_SEL(channel);
1a0014b8:	6802      	ldr	r2, [r0, #0]
1a0014ba:	2301      	movs	r3, #1
1a0014bc:	408b      	lsls	r3, r1
1a0014be:	ea22 0303 	bic.w	r3, r2, r3
1a0014c2:	6003      	str	r3, [r0, #0]
1a0014c4:	4770      	bx	lr
1a0014c6:	bf00      	nop

1a0014c8 <Chip_ADC_SetBurstCmd>:
	}
}

/* Enable burst mode */
void Chip_ADC_SetBurstCmd(LPC_ADC_T *pADC, FunctionalState NewState)
{
1a0014c8:	b538      	push	{r3, r4, r5, lr}
1a0014ca:	4604      	mov	r4, r0
1a0014cc:	460d      	mov	r5, r1
	setStartMode(pADC, ADC_NO_START);
1a0014ce:	2100      	movs	r1, #0
1a0014d0:	f7ff ff52 	bl	1a001378 <setStartMode>
	
    if (NewState == DISABLE) {
1a0014d4:	b925      	cbnz	r5, 1a0014e0 <Chip_ADC_SetBurstCmd+0x18>
		pADC->CR &= ~ADC_CR_BURST;
1a0014d6:	6823      	ldr	r3, [r4, #0]
1a0014d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
1a0014dc:	6023      	str	r3, [r4, #0]
1a0014de:	bd38      	pop	{r3, r4, r5, pc}
	}
	else {
		pADC->CR |= ADC_CR_BURST;
1a0014e0:	6823      	ldr	r3, [r4, #0]
1a0014e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
1a0014e6:	6023      	str	r3, [r4, #0]
1a0014e8:	bd38      	pop	{r3, r4, r5, pc}
1a0014ea:	bf00      	nop

1a0014ec <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a0014ec:	b5f0      	push	{r4, r5, r6, r7, lr}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a0014ee:	680b      	ldr	r3, [r1, #0]
1a0014f0:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0014f4:	d002      	beq.n	1a0014fc <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a0014f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0014fa:	600b      	str	r3, [r1, #0]
1a0014fc:	4686      	mov	lr, r0
1a0014fe:	2601      	movs	r6, #1
1a001500:	e041      	b.n	1a001586 <pll_calc_divs+0x9a>
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
1a001502:	680d      	ldr	r5, [r1, #0]
1a001504:	f015 0f40 	tst.w	r5, #64	; 0x40
1a001508:	d008      	beq.n	1a00151c <pll_calc_divs+0x30>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a00150a:	1c7b      	adds	r3, r7, #1
1a00150c:	fa04 f203 	lsl.w	r2, r4, r3
1a001510:	694b      	ldr	r3, [r1, #20]
1a001512:	fb03 f302 	mul.w	r3, r3, r2
1a001516:	fbb3 f3f6 	udiv	r3, r3, r6
1a00151a:	e004      	b.n	1a001526 <pll_calc_divs+0x3a>
				} else {
					fcco = (m * ppll->fin) / n;
1a00151c:	694b      	ldr	r3, [r1, #20]
1a00151e:	fb04 f303 	mul.w	r3, r4, r3
1a001522:	fbb3 f3f6 	udiv	r3, r3, r6
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a001526:	4a19      	ldr	r2, [pc, #100]	; (1a00158c <pll_calc_divs+0xa0>)
1a001528:	4293      	cmp	r3, r2
1a00152a:	d920      	bls.n	1a00156e <pll_calc_divs+0x82>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a00152c:	4a18      	ldr	r2, [pc, #96]	; (1a001590 <pll_calc_divs+0xa4>)
1a00152e:	4293      	cmp	r3, r2
1a001530:	d823      	bhi.n	1a00157a <pll_calc_divs+0x8e>
				if (ppll->ctrl & (1 << 7)) {
1a001532:	f015 0f80 	tst.w	r5, #128	; 0x80
1a001536:	d103      	bne.n	1a001540 <pll_calc_divs+0x54>
					fout = fcco;
				} else {
					fout = fcco >> (p + 1);
1a001538:	1c7a      	adds	r2, r7, #1
1a00153a:	fa23 f202 	lsr.w	r2, r3, r2
1a00153e:	e000      	b.n	1a001542 <pll_calc_divs+0x56>
					fcco = (m * ppll->fin) / n;
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a001540:	461a      	mov	r2, r3
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a001542:	1a85      	subs	r5, r0, r2
1a001544:	d502      	bpl.n	1a00154c <pll_calc_divs+0x60>
		return -val;
1a001546:	f1c5 0c00 	rsb	ip, r5, #0
1a00154a:	e000      	b.n	1a00154e <pll_calc_divs+0x62>
	return val;
1a00154c:	46ac      	mov	ip, r5
					fout = fcco;
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a00154e:	45e6      	cmp	lr, ip
1a001550:	d90d      	bls.n	1a00156e <pll_calc_divs+0x82>
					ppll->nsel = n;
1a001552:	608e      	str	r6, [r1, #8]
					ppll->psel = p + 1;
1a001554:	f107 0e01 	add.w	lr, r7, #1
1a001558:	f8c1 e00c 	str.w	lr, [r1, #12]
					ppll->msel = m;
1a00155c:	610c      	str	r4, [r1, #16]
					ppll->fout = fout;
1a00155e:	618a      	str	r2, [r1, #24]
					ppll->fcco = fcco;
1a001560:	61cb      	str	r3, [r1, #28]
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a001562:	2d00      	cmp	r5, #0
1a001564:	da02      	bge.n	1a00156c <pll_calc_divs+0x80>
		return -val;
1a001566:	f1c5 0e00 	rsb	lr, r5, #0
1a00156a:	e000      	b.n	1a00156e <pll_calc_divs+0x82>
	return val;
1a00156c:	46ae      	mov	lr, r5
	if (ppll->ctrl & (1 << 7)) {
		ppll->ctrl &= ~(1 << 6);
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
			for (m = 1; m <= 256; m++) {
1a00156e:	3401      	adds	r4, #1
1a001570:	e000      	b.n	1a001574 <pll_calc_divs+0x88>
1a001572:	2401      	movs	r4, #1
1a001574:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
1a001578:	ddc3      	ble.n	1a001502 <pll_calc_divs+0x16>
	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
		ppll->ctrl &= ~(1 << 6);
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a00157a:	3701      	adds	r7, #1
1a00157c:	e000      	b.n	1a001580 <pll_calc_divs+0x94>
1a00157e:	2700      	movs	r7, #0
1a001580:	2f03      	cmp	r7, #3
1a001582:	ddf6      	ble.n	1a001572 <pll_calc_divs+0x86>

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
		ppll->ctrl &= ~(1 << 6);
	}
	for (n = 1; n <= 4; n++) {
1a001584:	3601      	adds	r6, #1
1a001586:	2e04      	cmp	r6, #4
1a001588:	ddf9      	ble.n	1a00157e <pll_calc_divs+0x92>
					prev = ABS(freq - fout);
				}
			}
		}
	}
}
1a00158a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a00158c:	094c5eff 	.word	0x094c5eff
1a001590:	1312d000 	.word	0x1312d000

1a001594 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a001594:	b5f0      	push	{r4, r5, r6, r7, lr}
1a001596:	b099      	sub	sp, #100	; 0x64
1a001598:	4605      	mov	r5, r0
1a00159a:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a00159c:	4668      	mov	r0, sp
1a00159e:	2100      	movs	r1, #0
1a0015a0:	2260      	movs	r2, #96	; 0x60
1a0015a2:	f001 fd69 	bl	1a003078 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a0015a6:	2380      	movs	r3, #128	; 0x80
1a0015a8:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a0015aa:	6963      	ldr	r3, [r4, #20]
1a0015ac:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a0015ae:	7923      	ldrb	r3, [r4, #4]
1a0015b0:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a0015b4:	4628      	mov	r0, r5
1a0015b6:	4669      	mov	r1, sp
1a0015b8:	f7ff ff98 	bl	1a0014ec <pll_calc_divs>
	if (pll[0].fout == freq) {
1a0015bc:	9b06      	ldr	r3, [sp, #24]
1a0015be:	42ab      	cmp	r3, r5
1a0015c0:	d107      	bne.n	1a0015d2 <pll_get_frac+0x3e>
		*ppll = pll[0];
1a0015c2:	466d      	mov	r5, sp
1a0015c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0015c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0015c8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0015cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a0015d0:	e05e      	b.n	1a001690 <pll_get_frac+0xfc>
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a0015d2:	1aeb      	subs	r3, r5, r3
1a0015d4:	d500      	bpl.n	1a0015d8 <pll_get_frac+0x44>
		return -val;
1a0015d6:	425b      	negs	r3, r3
	pll_calc_divs(freq, &pll[0]);
	if (pll[0].fout == freq) {
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a0015d8:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a0015da:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a0015dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0015e0:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a0015e2:	6963      	ldr	r3, [r4, #20]
1a0015e4:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a0015e6:	7923      	ldrb	r3, [r4, #4]
1a0015e8:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a0015ec:	4628      	mov	r0, r5
1a0015ee:	a910      	add	r1, sp, #64	; 0x40
1a0015f0:	f7ff ff7c 	bl	1a0014ec <pll_calc_divs>
	if (pll[2].fout == freq) {
1a0015f4:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a0015f6:	42ab      	cmp	r3, r5
1a0015f8:	d107      	bne.n	1a00160a <pll_get_frac+0x76>
		*ppll = pll[2];
1a0015fa:	ad10      	add	r5, sp, #64	; 0x40
1a0015fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0015fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001600:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001604:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a001608:	e042      	b.n	1a001690 <pll_get_frac+0xfc>
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a00160a:	1aeb      	subs	r3, r5, r3
1a00160c:	d500      	bpl.n	1a001610 <pll_get_frac+0x7c>
		return -val;
1a00160e:	425b      	negs	r3, r3
	pll_calc_divs(freq, &pll[2]);
	if (pll[2].fout == freq) {
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a001610:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a001612:	4b20      	ldr	r3, [pc, #128]	; (1a001694 <pll_get_frac+0x100>)
1a001614:	429d      	cmp	r5, r3
1a001616:	d812      	bhi.n	1a00163e <pll_get_frac+0xaa>
		/* Try integer mode */
		pll[1].ctrl = (1 << 6);
1a001618:	2340      	movs	r3, #64	; 0x40
1a00161a:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a00161c:	6963      	ldr	r3, [r4, #20]
1a00161e:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a001620:	4628      	mov	r0, r5
1a001622:	a908      	add	r1, sp, #32
1a001624:	f7ff ff62 	bl	1a0014ec <pll_calc_divs>
		if (pll[1].fout == freq) {
1a001628:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a00162a:	42ab      	cmp	r3, r5
1a00162c:	d107      	bne.n	1a00163e <pll_get_frac+0xaa>
			*ppll = pll[1];
1a00162e:	ad08      	add	r5, sp, #32
1a001630:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001632:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001634:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001638:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a00163c:	e028      	b.n	1a001690 <pll_get_frac+0xfc>
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a00163e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a001640:	1aed      	subs	r5, r5, r3
1a001642:	d500      	bpl.n	1a001646 <pll_get_frac+0xb2>
		return -val;
1a001644:	426d      	negs	r5, r5
		}
	}
	diff[1] = ABS(freq - pll[1].fout);

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a001646:	42ae      	cmp	r6, r5
1a001648:	dc11      	bgt.n	1a00166e <pll_get_frac+0xda>
		if (diff[0] <= diff[2]) {
1a00164a:	42be      	cmp	r6, r7
1a00164c:	dc07      	bgt.n	1a00165e <pll_get_frac+0xca>
			*ppll = pll[0];
1a00164e:	466d      	mov	r5, sp
1a001650:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001652:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001654:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001658:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00165c:	e018      	b.n	1a001690 <pll_get_frac+0xfc>
		} else {
			*ppll = pll[2];
1a00165e:	ad10      	add	r5, sp, #64	; 0x40
1a001660:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001662:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001664:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001668:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00166c:	e010      	b.n	1a001690 <pll_get_frac+0xfc>
		}
	} else {
		if (diff[1] <= diff[2]) {
1a00166e:	42af      	cmp	r7, r5
1a001670:	db07      	blt.n	1a001682 <pll_get_frac+0xee>
			*ppll = pll[1];
1a001672:	ad08      	add	r5, sp, #32
1a001674:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001676:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001678:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00167c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001680:	e006      	b.n	1a001690 <pll_get_frac+0xfc>
		} else {
			*ppll = pll[2];
1a001682:	ad10      	add	r5, sp, #64	; 0x40
1a001684:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001686:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001688:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00168c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		}
	}
}
1a001690:	b019      	add	sp, #100	; 0x64
1a001692:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a001694:	068e7780 	.word	0x068e7780

1a001698 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a001698:	b430      	push	{r4, r5}
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a00169a:	2300      	movs	r3, #0
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a00169c:	211c      	movs	r1, #28
	int i = 0;

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a00169e:	e010      	b.n	1a0016c2 <Chip_Clock_FindBaseClock+0x2a>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a0016a0:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0016a4:	0052      	lsls	r2, r2, #1
1a0016a6:	4d0d      	ldr	r5, [pc, #52]	; (1a0016dc <Chip_Clock_FindBaseClock+0x44>)
1a0016a8:	5aaa      	ldrh	r2, [r5, r2]
1a0016aa:	4282      	cmp	r2, r0
1a0016ac:	d806      	bhi.n	1a0016bc <Chip_Clock_FindBaseClock+0x24>
1a0016ae:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0016b2:	0052      	lsls	r2, r2, #1
1a0016b4:	442a      	add	r2, r5
1a0016b6:	8852      	ldrh	r2, [r2, #2]
1a0016b8:	4282      	cmp	r2, r0
1a0016ba:	d201      	bcs.n	1a0016c0 <Chip_Clock_FindBaseClock+0x28>
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a0016bc:	3301      	adds	r3, #1
1a0016be:	e000      	b.n	1a0016c2 <Chip_Clock_FindBaseClock+0x2a>
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
1a0016c0:	4621      	mov	r1, r4
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a0016c2:	291c      	cmp	r1, #28
1a0016c4:	d107      	bne.n	1a0016d6 <Chip_Clock_FindBaseClock+0x3e>
1a0016c6:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0016ca:	0052      	lsls	r2, r2, #1
1a0016cc:	4c03      	ldr	r4, [pc, #12]	; (1a0016dc <Chip_Clock_FindBaseClock+0x44>)
1a0016ce:	4422      	add	r2, r4
1a0016d0:	7914      	ldrb	r4, [r2, #4]
1a0016d2:	428c      	cmp	r4, r1
1a0016d4:	d1e4      	bne.n	1a0016a0 <Chip_Clock_FindBaseClock+0x8>
			i++;
		}
	}

	return baseclk;
}
1a0016d6:	4608      	mov	r0, r1
1a0016d8:	bc30      	pop	{r4, r5}
1a0016da:	4770      	bx	lr
1a0016dc:	1a003164 	.word	0x1a003164

1a0016e0 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a0016e0:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a0016e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a0016e6:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a0016e8:	4a0d      	ldr	r2, [pc, #52]	; (1a001720 <Chip_Clock_EnableCrystal+0x40>)
1a0016ea:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a0016ec:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a0016f0:	6992      	ldr	r2, [r2, #24]
1a0016f2:	428a      	cmp	r2, r1
1a0016f4:	d001      	beq.n	1a0016fa <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0016f6:	4a0a      	ldr	r2, [pc, #40]	; (1a001720 <Chip_Clock_EnableCrystal+0x40>)
1a0016f8:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a0016fa:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a0016fe:	4a09      	ldr	r2, [pc, #36]	; (1a001724 <Chip_Clock_EnableCrystal+0x44>)
1a001700:	6811      	ldr	r1, [r2, #0]
1a001702:	4a09      	ldr	r2, [pc, #36]	; (1a001728 <Chip_Clock_EnableCrystal+0x48>)
1a001704:	4291      	cmp	r1, r2
1a001706:	d901      	bls.n	1a00170c <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a001708:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a00170c:	4a04      	ldr	r2, [pc, #16]	; (1a001720 <Chip_Clock_EnableCrystal+0x40>)
1a00170e:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a001710:	9b01      	ldr	r3, [sp, #4]
1a001712:	1e5a      	subs	r2, r3, #1
1a001714:	9201      	str	r2, [sp, #4]
1a001716:	2b00      	cmp	r3, #0
1a001718:	d1fa      	bne.n	1a001710 <Chip_Clock_EnableCrystal+0x30>
}
1a00171a:	b002      	add	sp, #8
1a00171c:	4770      	bx	lr
1a00171e:	bf00      	nop
1a001720:	40050000 	.word	0x40050000
1a001724:	1a0030b4 	.word	0x1a0030b4
1a001728:	01312cff 	.word	0x01312cff

1a00172c <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a00172c:	3012      	adds	r0, #18
1a00172e:	4b05      	ldr	r3, [pc, #20]	; (1a001744 <Chip_Clock_GetDividerSource+0x18>)
1a001730:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a001734:	f010 0f01 	tst.w	r0, #1
1a001738:	d102      	bne.n	1a001740 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a00173a:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a00173e:	4770      	bx	lr
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];

	if (reg & 1) {	/* divider is powered down */
		return CLKINPUT_PD;
1a001740:	2011      	movs	r0, #17
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a001742:	4770      	bx	lr
1a001744:	40050000 	.word	0x40050000

1a001748 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a001748:	f100 0212 	add.w	r2, r0, #18
1a00174c:	4b03      	ldr	r3, [pc, #12]	; (1a00175c <Chip_Clock_GetDividerDivisor+0x14>)
1a00174e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a001752:	4b03      	ldr	r3, [pc, #12]	; (1a001760 <Chip_Clock_GetDividerDivisor+0x18>)
1a001754:	5c18      	ldrb	r0, [r3, r0]
}
1a001756:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a00175a:	4770      	bx	lr
1a00175c:	40050000 	.word	0x40050000
1a001760:	1a00315c 	.word	0x1a00315c

1a001764 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a001764:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a001766:	2810      	cmp	r0, #16
1a001768:	d80a      	bhi.n	1a001780 <Chip_Clock_GetClockInputHz+0x1c>
1a00176a:	e8df f000 	tbb	[pc, r0]
1a00176e:	0b42      	.short	0x0b42
1a001770:	091f160d 	.word	0x091f160d
1a001774:	2b282522 	.word	0x2b282522
1a001778:	322e0909 	.word	0x322e0909
1a00177c:	3a36      	.short	0x3a36
1a00177e:	3e          	.byte	0x3e
1a00177f:	00          	.byte	0x00
}

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
	uint32_t rate = 0;
1a001780:	2000      	movs	r0, #0
1a001782:	bd08      	pop	{r3, pc}
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a001784:	481e      	ldr	r0, [pc, #120]	; (1a001800 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a001786:	bd08      	pop	{r3, pc}

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a001788:	4b1e      	ldr	r3, [pc, #120]	; (1a001804 <Chip_Clock_GetClockInputHz+0xa0>)
1a00178a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a00178e:	f003 0307 	and.w	r3, r3, #7
1a001792:	2b04      	cmp	r3, #4
1a001794:	d130      	bne.n	1a0017f8 <Chip_Clock_GetClockInputHz+0x94>
}

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
	uint32_t rate = 0;
1a001796:	2000      	movs	r0, #0
1a001798:	bd08      	pop	{r3, pc}
			rate = 25000000;
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a00179a:	4b1a      	ldr	r3, [pc, #104]	; (1a001804 <Chip_Clock_GetClockInputHz+0xa0>)
1a00179c:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0017a0:	f003 0307 	and.w	r3, r3, #7
1a0017a4:	2b04      	cmp	r3, #4
1a0017a6:	d029      	beq.n	1a0017fc <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a0017a8:	4817      	ldr	r0, [pc, #92]	; (1a001808 <Chip_Clock_GetClockInputHz+0xa4>)
1a0017aa:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a0017ac:	4b17      	ldr	r3, [pc, #92]	; (1a00180c <Chip_Clock_GetClockInputHz+0xa8>)
1a0017ae:	6818      	ldr	r0, [r3, #0]
		break;
1a0017b0:	bd08      	pop	{r3, pc}

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a0017b2:	4b17      	ldr	r3, [pc, #92]	; (1a001810 <Chip_Clock_GetClockInputHz+0xac>)
1a0017b4:	6818      	ldr	r0, [r3, #0]
		break;
1a0017b6:	bd08      	pop	{r3, pc}

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a0017b8:	4b16      	ldr	r3, [pc, #88]	; (1a001814 <Chip_Clock_GetClockInputHz+0xb0>)
1a0017ba:	6818      	ldr	r0, [r3, #0]
		break;
1a0017bc:	bd08      	pop	{r3, pc}

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a0017be:	4b15      	ldr	r3, [pc, #84]	; (1a001814 <Chip_Clock_GetClockInputHz+0xb0>)
1a0017c0:	6858      	ldr	r0, [r3, #4]
		break;
1a0017c2:	bd08      	pop	{r3, pc}

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a0017c4:	f000 f86a 	bl	1a00189c <Chip_Clock_GetMainPLLHz>
		break;
1a0017c8:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a0017ca:	2100      	movs	r1, #0
1a0017cc:	f000 f89a 	bl	1a001904 <Chip_Clock_GetDivRate>
		break;
1a0017d0:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a0017d2:	2101      	movs	r1, #1
1a0017d4:	f000 f896 	bl	1a001904 <Chip_Clock_GetDivRate>
		break;
1a0017d8:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a0017da:	2102      	movs	r1, #2
1a0017dc:	f000 f892 	bl	1a001904 <Chip_Clock_GetDivRate>
		break;
1a0017e0:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a0017e2:	2103      	movs	r1, #3
1a0017e4:	f000 f88e 	bl	1a001904 <Chip_Clock_GetDivRate>
		break;
1a0017e8:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a0017ea:	2104      	movs	r1, #4
1a0017ec:	f000 f88a 	bl	1a001904 <Chip_Clock_GetDivRate>
		break;
1a0017f0:	bd08      	pop	{r3, pc}
{
	uint32_t rate = 0;

	switch (input) {
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
1a0017f2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
1a0017f6:	bd08      	pop	{r3, pc}
		break;

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a0017f8:	4803      	ldr	r0, [pc, #12]	; (1a001808 <Chip_Clock_GetClockInputHz+0xa4>)
1a0017fa:	bd08      	pop	{r3, pc}

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
			rate = 25000000; /* MII uses 25 MHz */
		} else {
			rate = 50000000; /* RMII uses 50 MHz */
1a0017fc:	4806      	ldr	r0, [pc, #24]	; (1a001818 <Chip_Clock_GetClockInputHz+0xb4>)
	default:
		break;
	}

	return rate;
}
1a0017fe:	bd08      	pop	{r3, pc}
1a001800:	00b71b00 	.word	0x00b71b00
1a001804:	40043000 	.word	0x40043000
1a001808:	017d7840 	.word	0x017d7840
1a00180c:	1a0030b8 	.word	0x1a0030b8
1a001810:	1a0030b4 	.word	0x1a0030b4
1a001814:	10001484 	.word	0x10001484
1a001818:	02faf080 	.word	0x02faf080

1a00181c <Chip_Clock_CalcMainPLLValue>:
	while(delay--) {}
}

/* Calculate the Main PLL div values */
int Chip_Clock_CalcMainPLLValue(uint32_t freq, PLL_PARAM_T *ppll)
{
1a00181c:	b538      	push	{r3, r4, r5, lr}
1a00181e:	4605      	mov	r5, r0
1a001820:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a001822:	7908      	ldrb	r0, [r1, #4]
1a001824:	f7ff ff9e 	bl	1a001764 <Chip_Clock_GetClockInputHz>
1a001828:	6160      	str	r0, [r4, #20]

	/* Do sanity check on frequency */
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a00182a:	4b19      	ldr	r3, [pc, #100]	; (1a001890 <Chip_Clock_CalcMainPLLValue+0x74>)
1a00182c:	442b      	add	r3, r5
1a00182e:	4a19      	ldr	r2, [pc, #100]	; (1a001894 <Chip_Clock_CalcMainPLLValue+0x78>)
1a001830:	4293      	cmp	r3, r2
1a001832:	d821      	bhi.n	1a001878 <Chip_Clock_CalcMainPLLValue+0x5c>
1a001834:	b318      	cbz	r0, 1a00187e <Chip_Clock_CalcMainPLLValue+0x62>
		return -1;
	}

	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a001836:	2380      	movs	r3, #128	; 0x80
1a001838:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a00183a:	2300      	movs	r3, #0
1a00183c:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a00183e:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a001840:	fbb5 f3f0 	udiv	r3, r5, r0
1a001844:	6123      	str	r3, [r4, #16]

	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a001846:	4a14      	ldr	r2, [pc, #80]	; (1a001898 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a001848:	4295      	cmp	r5, r2
1a00184a:	d903      	bls.n	1a001854 <Chip_Clock_CalcMainPLLValue+0x38>
1a00184c:	fb03 f000 	mul.w	r0, r3, r0
1a001850:	42a8      	cmp	r0, r5
1a001852:	d007      	beq.n	1a001864 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a001854:	4628      	mov	r0, r5
1a001856:	4621      	mov	r1, r4
1a001858:	f7ff fe9c 	bl	1a001594 <pll_get_frac>
		if (!ppll->nsel) {
1a00185c:	68a3      	ldr	r3, [r4, #8]
1a00185e:	b18b      	cbz	r3, 1a001884 <Chip_Clock_CalcMainPLLValue+0x68>
			return -1;
		}
		ppll->nsel --;
1a001860:	3b01      	subs	r3, #1
1a001862:	60a3      	str	r3, [r4, #8]
	}

	if (ppll->msel == 0) {
1a001864:	6923      	ldr	r3, [r4, #16]
1a001866:	b183      	cbz	r3, 1a00188a <Chip_Clock_CalcMainPLLValue+0x6e>
		return - 1;
	}

	if (ppll->psel) {
1a001868:	68e2      	ldr	r2, [r4, #12]
1a00186a:	b10a      	cbz	r2, 1a001870 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a00186c:	3a01      	subs	r2, #1
1a00186e:	60e2      	str	r2, [r4, #12]
	}

	ppll->msel --;
1a001870:	3b01      	subs	r3, #1
1a001872:	6123      	str	r3, [r4, #16]

	return 0;
1a001874:	2000      	movs	r0, #0
1a001876:	bd38      	pop	{r3, r4, r5, pc}
{
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);

	/* Do sanity check on frequency */
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
		return -1;
1a001878:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00187c:	bd38      	pop	{r3, r4, r5, pc}
1a00187e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a001882:	bd38      	pop	{r3, r4, r5, pc}
	ppll->msel = freq / ppll->fin;

	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
		pll_get_frac(freq, ppll);
		if (!ppll->nsel) {
			return -1;
1a001884:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a001888:	bd38      	pop	{r3, r4, r5, pc}
		}
		ppll->nsel --;
	}

	if (ppll->msel == 0) {
		return - 1;
1a00188a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	}

	ppll->msel --;

	return 0;
}
1a00188e:	bd38      	pop	{r3, r4, r5, pc}
1a001890:	ff6b3a10 	.word	0xff6b3a10
1a001894:	0b940510 	.word	0x0b940510
1a001898:	094c5eff 	.word	0x094c5eff

1a00189c <Chip_Clock_GetMainPLLHz>:
	return freq;
}

/* Returns the frequency of the main PLL */
uint32_t Chip_Clock_GetMainPLLHz(void)
{
1a00189c:	b570      	push	{r4, r5, r6, lr}
1a00189e:	b082      	sub	sp, #8
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a0018a0:	4d16      	ldr	r5, [pc, #88]	; (1a0018fc <Chip_Clock_GetMainPLLHz+0x60>)
1a0018a2:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a0018a4:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a0018a8:	f7ff ff5c 	bl	1a001764 <Chip_Clock_GetClockInputHz>
1a0018ac:	4606      	mov	r6, r0
	uint32_t msel, nsel, psel, direct, fbsel;
	uint32_t m, n, p;
	const uint8_t ptab[] = {1, 2, 4, 8};
1a0018ae:	4b14      	ldr	r3, [pc, #80]	; (1a001900 <Chip_Clock_GetMainPLLHz+0x64>)
1a0018b0:	6818      	ldr	r0, [r3, #0]
1a0018b2:	9001      	str	r0, [sp, #4]

	/* No lock? */
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a0018b4:	6c28      	ldr	r0, [r5, #64]	; 0x40
1a0018b6:	f010 0001 	ands.w	r0, r0, #1
1a0018ba:	d01d      	beq.n	1a0018f8 <Chip_Clock_GetMainPLLHz+0x5c>
		return 0;
	}

	msel = (PLLReg >> 16) & 0xFF;
1a0018bc:	f3c4 4007 	ubfx	r0, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a0018c0:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a0018c4:	f3c4 2101 	ubfx	r1, r4, #8, #2
	direct = (PLLReg >> 7) & 0x1;
	fbsel = (PLLReg >> 6) & 0x1;
1a0018c8:	f3c4 1580 	ubfx	r5, r4, #6, #1

	m = msel + 1;
1a0018cc:	1c43      	adds	r3, r0, #1
	n = nsel + 1;
1a0018ce:	3201      	adds	r2, #1
	p = ptab[psel];
1a0018d0:	a802      	add	r0, sp, #8
1a0018d2:	4401      	add	r1, r0
1a0018d4:	f811 0c04 	ldrb.w	r0, [r1, #-4]

	if (direct || fbsel) {
1a0018d8:	f014 0f80 	tst.w	r4, #128	; 0x80
1a0018dc:	d100      	bne.n	1a0018e0 <Chip_Clock_GetMainPLLHz+0x44>
1a0018de:	b125      	cbz	r5, 1a0018ea <Chip_Clock_GetMainPLLHz+0x4e>
		return m * (freq / n);
1a0018e0:	fbb6 f0f2 	udiv	r0, r6, r2
1a0018e4:	fb03 f000 	mul.w	r0, r3, r0
1a0018e8:	e006      	b.n	1a0018f8 <Chip_Clock_GetMainPLLHz+0x5c>
	}

	return (m / (2 * p)) * (freq / n);
1a0018ea:	0040      	lsls	r0, r0, #1
1a0018ec:	fbb3 f3f0 	udiv	r3, r3, r0
1a0018f0:	fbb6 f0f2 	udiv	r0, r6, r2
1a0018f4:	fb00 f003 	mul.w	r0, r0, r3
}
1a0018f8:	b002      	add	sp, #8
1a0018fa:	bd70      	pop	{r4, r5, r6, pc}
1a0018fc:	40050000 	.word	0x40050000
1a001900:	1a003158 	.word	0x1a003158

1a001904 <Chip_Clock_GetDivRate>:
	return TestHz;
}

/* Returns clock rate out of a divider */
static uint32_t Chip_Clock_GetDivRate(CHIP_CGU_CLKIN_T clock, CHIP_CGU_IDIV_T divider)
{
1a001904:	b538      	push	{r3, r4, r5, lr}
1a001906:	460c      	mov	r4, r1
	CHIP_CGU_CLKIN_T input;
	uint32_t div;

	input = Chip_Clock_GetDividerSource(divider);
1a001908:	4608      	mov	r0, r1
1a00190a:	f7ff ff0f 	bl	1a00172c <Chip_Clock_GetDividerSource>
1a00190e:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a001910:	4620      	mov	r0, r4
1a001912:	f7ff ff19 	bl	1a001748 <Chip_Clock_GetDividerDivisor>
1a001916:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a001918:	4628      	mov	r0, r5
1a00191a:	f7ff ff23 	bl	1a001764 <Chip_Clock_GetClockInputHz>
1a00191e:	3401      	adds	r4, #1
}
1a001920:	fbb0 f0f4 	udiv	r0, r0, r4
1a001924:	bd38      	pop	{r3, r4, r5, pc}
1a001926:	bf00      	nop

1a001928 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a001928:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a00192a:	0085      	lsls	r5, r0, #2
1a00192c:	4c0d      	ldr	r4, [pc, #52]	; (1a001964 <Chip_Clock_SetBaseClock+0x3c>)
1a00192e:	5965      	ldr	r5, [r4, r5]

	if (BaseClock < CLK_BASE_NONE) {
1a001930:	281b      	cmp	r0, #27
1a001932:	d80f      	bhi.n	1a001954 <Chip_Clock_SetBaseClock+0x2c>
		if (Input != CLKINPUT_PD) {
1a001934:	2911      	cmp	r1, #17
1a001936:	d012      	beq.n	1a00195e <Chip_Clock_SetBaseClock+0x36>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a001938:	4c0b      	ldr	r4, [pc, #44]	; (1a001968 <Chip_Clock_SetBaseClock+0x40>)
1a00193a:	402c      	ands	r4, r5

			if (autoblocken) {
1a00193c:	b10a      	cbz	r2, 1a001942 <Chip_Clock_SetBaseClock+0x1a>
				reg |= (1 << 11);
1a00193e:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
			}
			if (powerdn) {
1a001942:	b10b      	cbz	r3, 1a001948 <Chip_Clock_SetBaseClock+0x20>
				reg |= (1 << 0);
1a001944:	f044 0401 	orr.w	r4, r4, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a001948:	ea44 6401 	orr.w	r4, r4, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a00194c:	0080      	lsls	r0, r0, #2
1a00194e:	4b05      	ldr	r3, [pc, #20]	; (1a001964 <Chip_Clock_SetBaseClock+0x3c>)
1a001950:	501c      	str	r4, [r3, r0]
1a001952:	e004      	b.n	1a00195e <Chip_Clock_SetBaseClock+0x36>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a001954:	f045 0501 	orr.w	r5, r5, #1
1a001958:	0080      	lsls	r0, r0, #2
1a00195a:	4b02      	ldr	r3, [pc, #8]	; (1a001964 <Chip_Clock_SetBaseClock+0x3c>)
1a00195c:	501d      	str	r5, [r3, r0]
	}
}
1a00195e:	bc30      	pop	{r4, r5}
1a001960:	4770      	bx	lr
1a001962:	bf00      	nop
1a001964:	4005005c 	.word	0x4005005c
1a001968:	e0fff7fe 	.word	0xe0fff7fe

1a00196c <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a00196c:	281b      	cmp	r0, #27
1a00196e:	d808      	bhi.n	1a001982 <Chip_Clock_GetBaseClock+0x16>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a001970:	0080      	lsls	r0, r0, #2
1a001972:	4b06      	ldr	r3, [pc, #24]	; (1a00198c <Chip_Clock_GetBaseClock+0x20>)
1a001974:	5818      	ldr	r0, [r3, r0]

	/* base clock is powered down? */
	if (reg & 1) {
1a001976:	f010 0f01 	tst.w	r0, #1
1a00197a:	d104      	bne.n	1a001986 <Chip_Clock_GetBaseClock+0x1a>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a00197c:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a001980:	4770      	bx	lr
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
		return CLKINPUT_PD;
1a001982:	2011      	movs	r0, #17
1a001984:	4770      	bx	lr

	reg = LPC_CGU->BASE_CLK[BaseClock];

	/* base clock is powered down? */
	if (reg & 1) {
		return CLKINPUT_PD;
1a001986:	2011      	movs	r0, #17
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a001988:	4770      	bx	lr
1a00198a:	bf00      	nop
1a00198c:	4005005c 	.word	0x4005005c

1a001990 <Chip_Clock_GetBaseClocktHz>:
	return rate;
}

/* Returns the frequency of the specified base clock source */
uint32_t Chip_Clock_GetBaseClocktHz(CHIP_CGU_BASE_CLK_T clock)
{
1a001990:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a001992:	f7ff ffeb 	bl	1a00196c <Chip_Clock_GetBaseClock>
1a001996:	f7ff fee5 	bl	1a001764 <Chip_Clock_GetClockInputHz>
}
1a00199a:	bd08      	pop	{r3, pc}

1a00199c <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a00199c:	b909      	cbnz	r1, 1a0019a2 <Chip_Clock_EnableOpts+0x6>
}

/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;
1a00199e:	2101      	movs	r1, #1
1a0019a0:	e000      	b.n	1a0019a4 <Chip_Clock_EnableOpts+0x8>

	if (autoen) {
		reg |= (1 << 1);
1a0019a2:	2103      	movs	r1, #3
	}
	if (wakeupen) {
1a0019a4:	b10a      	cbz	r2, 1a0019aa <Chip_Clock_EnableOpts+0xe>
		reg |= (1 << 2);
1a0019a6:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a0019aa:	2b02      	cmp	r3, #2
1a0019ac:	d101      	bne.n	1a0019b2 <Chip_Clock_EnableOpts+0x16>
		reg |= (1 << 5);
1a0019ae:	f041 0120 	orr.w	r1, r1, #32
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a0019b2:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0019b6:	d305      	bcc.n	1a0019c4 <Chip_Clock_EnableOpts+0x28>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a0019b8:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a0019bc:	4b04      	ldr	r3, [pc, #16]	; (1a0019d0 <Chip_Clock_EnableOpts+0x34>)
1a0019be:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a0019c2:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a0019c4:	3020      	adds	r0, #32
1a0019c6:	4b03      	ldr	r3, [pc, #12]	; (1a0019d4 <Chip_Clock_EnableOpts+0x38>)
1a0019c8:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a0019cc:	4770      	bx	lr
1a0019ce:	bf00      	nop
1a0019d0:	40052000 	.word	0x40052000
1a0019d4:	40051000 	.word	0x40051000

1a0019d8 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a0019d8:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0019dc:	d309      	bcc.n	1a0019f2 <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a0019de:	4a09      	ldr	r2, [pc, #36]	; (1a001a04 <Chip_Clock_Enable+0x2c>)
1a0019e0:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a0019e4:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a0019e8:	f043 0301 	orr.w	r3, r3, #1
1a0019ec:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a0019f0:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a0019f2:	4a05      	ldr	r2, [pc, #20]	; (1a001a08 <Chip_Clock_Enable+0x30>)
1a0019f4:	3020      	adds	r0, #32
1a0019f6:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a0019fa:	f043 0301 	orr.w	r3, r3, #1
1a0019fe:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001a02:	4770      	bx	lr
1a001a04:	40052000 	.word	0x40052000
1a001a08:	40051000 	.word	0x40051000

1a001a0c <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a001a0c:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a001a0e:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001a12:	d305      	bcc.n	1a001a20 <Chip_Clock_GetRate+0x14>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a001a14:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a001a18:	4a0d      	ldr	r2, [pc, #52]	; (1a001a50 <Chip_Clock_GetRate+0x44>)
1a001a1a:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a001a1e:	e004      	b.n	1a001a2a <Chip_Clock_GetRate+0x1e>
	}
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a001a20:	f100 0320 	add.w	r3, r0, #32
1a001a24:	4a0b      	ldr	r2, [pc, #44]	; (1a001a54 <Chip_Clock_GetRate+0x48>)
1a001a26:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a001a2a:	f014 0f01 	tst.w	r4, #1
1a001a2e:	d00c      	beq.n	1a001a4a <Chip_Clock_GetRate+0x3e>
		/* Get base clock for this peripheral clock */
		baseclk = Chip_Clock_FindBaseClock(clk);
1a001a30:	f7ff fe32 	bl	1a001698 <Chip_Clock_FindBaseClock>

		/* Get base clock rate */
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a001a34:	f7ff ffac 	bl	1a001990 <Chip_Clock_GetBaseClocktHz>

		/* Get divider for this clock */
		if (((reg >> 5) & 0x7) == 0) {
1a001a38:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a001a3c:	d101      	bne.n	1a001a42 <Chip_Clock_GetRate+0x36>
			div = 1;
1a001a3e:	2301      	movs	r3, #1
1a001a40:	e000      	b.n	1a001a44 <Chip_Clock_GetRate+0x38>
		}
		else {
			div = 2;/* No other dividers supported */
1a001a42:	2302      	movs	r3, #2

		}
		rate = rate / div;
1a001a44:	fbb0 f0f3 	udiv	r0, r0, r3
1a001a48:	bd10      	pop	{r4, pc}
	}
	else {
		rate = 0;
1a001a4a:	2000      	movs	r0, #0
	}

	return rate;
}
1a001a4c:	bd10      	pop	{r4, pc}
1a001a4e:	bf00      	nop
1a001a50:	40052000 	.word	0x40052000
1a001a54:	40051000 	.word	0x40051000

1a001a58 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a001a58:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a001a5a:	2069      	movs	r0, #105	; 0x69
1a001a5c:	f7ff ffd6 	bl	1a001a0c <Chip_Clock_GetRate>
1a001a60:	4b01      	ldr	r3, [pc, #4]	; (1a001a68 <SystemCoreClockUpdate+0x10>)
1a001a62:	6018      	str	r0, [r3, #0]
1a001a64:	bd08      	pop	{r3, pc}
1a001a66:	bf00      	nop
1a001a68:	100039f4 	.word	0x100039f4

1a001a6c <Chip_TIMER_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_TIMER_GetClockIndex(LPC_TIMER_T *pTMR)
{
	CHIP_CCU_CLK_T clkTMR;

	if (pTMR == LPC_TIMER3) {
1a001a6c:	4b09      	ldr	r3, [pc, #36]	; (1a001a94 <Chip_TIMER_GetClockIndex+0x28>)
1a001a6e:	4298      	cmp	r0, r3
1a001a70:	d009      	beq.n	1a001a86 <Chip_TIMER_GetClockIndex+0x1a>
		clkTMR = CLK_MX_TIMER3;
	}
    else if (pTMR == LPC_TIMER2) {
1a001a72:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
1a001a76:	4298      	cmp	r0, r3
1a001a78:	d007      	beq.n	1a001a8a <Chip_TIMER_GetClockIndex+0x1e>
		clkTMR = CLK_MX_TIMER2;
	}
    else if (pTMR == LPC_TIMER1) {
1a001a7a:	f5a3 3378 	sub.w	r3, r3, #253952	; 0x3e000
1a001a7e:	4298      	cmp	r0, r3
1a001a80:	d105      	bne.n	1a001a8e <Chip_TIMER_GetClockIndex+0x22>
		clkTMR = CLK_MX_TIMER1;
1a001a82:	2085      	movs	r0, #133	; 0x85
1a001a84:	4770      	bx	lr
STATIC CHIP_CCU_CLK_T Chip_TIMER_GetClockIndex(LPC_TIMER_T *pTMR)
{
	CHIP_CCU_CLK_T clkTMR;

	if (pTMR == LPC_TIMER3) {
		clkTMR = CLK_MX_TIMER3;
1a001a86:	20a4      	movs	r0, #164	; 0xa4
1a001a88:	4770      	bx	lr
	}
    else if (pTMR == LPC_TIMER2) {
		clkTMR = CLK_MX_TIMER2;
1a001a8a:	20a3      	movs	r0, #163	; 0xa3
1a001a8c:	4770      	bx	lr
	}
    else if (pTMR == LPC_TIMER1) {
		clkTMR = CLK_MX_TIMER1;
	}
	else {
		clkTMR = CLK_MX_TIMER0;
1a001a8e:	2084      	movs	r0, #132	; 0x84
	}

	return clkTMR;
}
1a001a90:	4770      	bx	lr
1a001a92:	bf00      	nop
1a001a94:	400c4000 	.word	0x400c4000

1a001a98 <Chip_TIMER_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize a timer */
void Chip_TIMER_Init(LPC_TIMER_T *pTMR)
{
1a001a98:	b508      	push	{r3, lr}
	Chip_Clock_Enable(Chip_TIMER_GetClockIndex(pTMR));
1a001a9a:	f7ff ffe7 	bl	1a001a6c <Chip_TIMER_GetClockIndex>
1a001a9e:	f7ff ff9b 	bl	1a0019d8 <Chip_Clock_Enable>
1a001aa2:	bd08      	pop	{r3, pc}

1a001aa4 <Chip_TIMER_Reset>:
void Chip_TIMER_Reset(LPC_TIMER_T *pTMR)
{
	uint32_t reg;

	/* Disable timer, set terminal count to non-0 */
	reg = pTMR->TCR;
1a001aa4:	6842      	ldr	r2, [r0, #4]
	pTMR->TCR = 0;
1a001aa6:	2300      	movs	r3, #0
1a001aa8:	6043      	str	r3, [r0, #4]
	pTMR->TC = 1;
1a001aaa:	2301      	movs	r3, #1
1a001aac:	6083      	str	r3, [r0, #8]

	/* Reset timer counter */
	pTMR->TCR = TIMER_RESET;
1a001aae:	2302      	movs	r3, #2
1a001ab0:	6043      	str	r3, [r0, #4]

	/* Wait for terminal count to clear */
	while (pTMR->TC != 0) {}
1a001ab2:	6883      	ldr	r3, [r0, #8]
1a001ab4:	2b00      	cmp	r3, #0
1a001ab6:	d1fc      	bne.n	1a001ab2 <Chip_TIMER_Reset+0xe>

	/* Restore timer state */
	pTMR->TCR = reg;
1a001ab8:	6042      	str	r2, [r0, #4]
1a001aba:	4770      	bx	lr

1a001abc <Chip_DAC_UpdateValue>:
/* Update value to DAC buffer*/
void Chip_DAC_UpdateValue(LPC_DAC_T *pDAC, uint32_t dac_value)
{
	uint32_t tmp;

	tmp = pDAC->CR & DAC_BIAS_EN;
1a001abc:	6803      	ldr	r3, [r0, #0]
1a001abe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
	tmp |= DAC_VALUE(dac_value);
1a001ac2:	0189      	lsls	r1, r1, #6
1a001ac4:	b289      	uxth	r1, r1
1a001ac6:	430b      	orrs	r3, r1
	/* Update value */
	pDAC->CR = tmp;
1a001ac8:	6003      	str	r3, [r0, #0]
1a001aca:	4770      	bx	lr

1a001acc <Chip_DAC_SetBias>:
}

/* Set Maximum update rate for DAC */
void Chip_DAC_SetBias(LPC_DAC_T *pDAC, uint32_t bias)
{
	pDAC->CR &= ~DAC_BIAS_EN;
1a001acc:	6803      	ldr	r3, [r0, #0]
1a001ace:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
1a001ad2:	6003      	str	r3, [r0, #0]

	if (bias  == DAC_MAX_UPDATE_RATE_400kHz) {
1a001ad4:	2901      	cmp	r1, #1
1a001ad6:	d103      	bne.n	1a001ae0 <Chip_DAC_SetBias+0x14>
		pDAC->CR |= DAC_BIAS_EN;
1a001ad8:	6803      	ldr	r3, [r0, #0]
1a001ada:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
1a001ade:	6003      	str	r3, [r0, #0]
1a001ae0:	4770      	bx	lr
1a001ae2:	bf00      	nop

1a001ae4 <Chip_DAC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the DAC peripheral */
void Chip_DAC_Init(LPC_DAC_T *pDAC)
{
1a001ae4:	b510      	push	{r4, lr}
1a001ae6:	4604      	mov	r4, r0
	Chip_Clock_EnableOpts(CLK_APB3_DAC, true, true, 1);
1a001ae8:	2002      	movs	r0, #2
1a001aea:	2101      	movs	r1, #1
1a001aec:	460a      	mov	r2, r1
1a001aee:	460b      	mov	r3, r1
1a001af0:	f7ff ff54 	bl	1a00199c <Chip_Clock_EnableOpts>

	/* Set maximum update rate 1MHz */
	Chip_DAC_SetBias(pDAC, DAC_MAX_UPDATE_RATE_1MHz);
1a001af4:	4620      	mov	r0, r4
1a001af6:	2100      	movs	r1, #0
1a001af8:	f7ff ffe8 	bl	1a001acc <Chip_DAC_SetBias>
1a001afc:	bd10      	pop	{r4, pc}
1a001afe:	bf00      	nop

1a001b00 <Chip_GPIO_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
1a001b00:	4770      	bx	lr
1a001b02:	bf00      	nop

1a001b04 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a001b04:	b570      	push	{r4, r5, r6, lr}
1a001b06:	b08a      	sub	sp, #40	; 0x28
1a001b08:	4605      	mov	r5, r0
1a001b0a:	460e      	mov	r6, r1
1a001b0c:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a001b0e:	f242 7310 	movw	r3, #10000	; 0x2710
1a001b12:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a001b14:	2806      	cmp	r0, #6
1a001b16:	d101      	bne.n	1a001b1c <Chip_SetupCoreClock+0x18>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
1a001b18:	f7ff fde2 	bl	1a0016e0 <Chip_Clock_EnableCrystal>
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a001b1c:	2004      	movs	r0, #4
1a001b1e:	4629      	mov	r1, r5
1a001b20:	2201      	movs	r2, #1
1a001b22:	2300      	movs	r3, #0
1a001b24:	f7ff ff00 	bl	1a001928 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a001b28:	4a47      	ldr	r2, [pc, #284]	; (1a001c48 <Chip_SetupCoreClock+0x144>)
1a001b2a:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a001b2c:	f043 0301 	orr.w	r3, r3, #1
1a001b30:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a001b32:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a001b36:	4630      	mov	r0, r6
1a001b38:	a901      	add	r1, sp, #4
1a001b3a:	f7ff fe6f 	bl	1a00181c <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a001b3e:	4b43      	ldr	r3, [pc, #268]	; (1a001c4c <Chip_SetupCoreClock+0x148>)
1a001b40:	429e      	cmp	r6, r3
1a001b42:	d913      	bls.n	1a001b6c <Chip_SetupCoreClock+0x68>
		if (ppll.ctrl & (1 << 6)) {
1a001b44:	9b01      	ldr	r3, [sp, #4]
1a001b46:	f013 0f40 	tst.w	r3, #64	; 0x40
1a001b4a:	d000      	beq.n	1a001b4e <Chip_SetupCoreClock+0x4a>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a001b4c:	e7fe      	b.n	1a001b4c <Chip_SetupCoreClock+0x48>
		} else if (ppll.ctrl & (1 << 7)){
1a001b4e:	f013 0f80 	tst.w	r3, #128	; 0x80
1a001b52:	d005      	beq.n	1a001b60 <Chip_SetupCoreClock+0x5c>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a001b54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a001b58:	9301      	str	r3, [sp, #4]
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
	uint32_t direct = 0, pdivide = 0;
1a001b5a:	2500      	movs	r5, #0

	if (core_freq > 110000000UL) {
		if (ppll.ctrl & (1 << 6)) {
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
			direct = 1;
1a001b5c:	2601      	movs	r6, #1
1a001b5e:	e007      	b.n	1a001b70 <Chip_SetupCoreClock+0x6c>
			ppll.ctrl &= ~(1 << 7);
		} else {
			pdivide = 1;
			ppll.psel++;
1a001b60:	9b04      	ldr	r3, [sp, #16]
1a001b62:	3301      	adds	r3, #1
1a001b64:	9304      	str	r3, [sp, #16]
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
		} else {
			pdivide = 1;
1a001b66:	2501      	movs	r5, #1
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
	uint32_t direct = 0, pdivide = 0;
1a001b68:	2600      	movs	r6, #0
1a001b6a:	e001      	b.n	1a001b70 <Chip_SetupCoreClock+0x6c>
1a001b6c:	2500      	movs	r5, #0
1a001b6e:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a001b70:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001b74:	9b01      	ldr	r3, [sp, #4]
1a001b76:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a001b7a:	9a05      	ldr	r2, [sp, #20]
1a001b7c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001b80:	9a03      	ldr	r2, [sp, #12]
1a001b82:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001b86:	9a04      	ldr	r2, [sp, #16]
1a001b88:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001b8c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001b90:	4a2d      	ldr	r2, [pc, #180]	; (1a001c48 <Chip_SetupCoreClock+0x144>)
1a001b92:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a001b94:	4b2c      	ldr	r3, [pc, #176]	; (1a001c48 <Chip_SetupCoreClock+0x144>)
1a001b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a001b98:	f013 0f01 	tst.w	r3, #1
1a001b9c:	d0fa      	beq.n	1a001b94 <Chip_SetupCoreClock+0x90>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a001b9e:	2004      	movs	r0, #4
1a001ba0:	2109      	movs	r1, #9
1a001ba2:	2201      	movs	r2, #1
1a001ba4:	2300      	movs	r3, #0
1a001ba6:	f7ff febf 	bl	1a001928 <Chip_Clock_SetBaseClock>

	if (direct) {
1a001baa:	b1ee      	cbz	r6, 1a001be8 <Chip_SetupCoreClock+0xe4>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a001bac:	f242 7310 	movw	r3, #10000	; 0x2710
1a001bb0:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a001bb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001bb4:	1e5a      	subs	r2, r3, #1
1a001bb6:	9209      	str	r2, [sp, #36]	; 0x24
1a001bb8:	2b00      	cmp	r3, #0
1a001bba:	d1fa      	bne.n	1a001bb2 <Chip_SetupCoreClock+0xae>
		ppll.ctrl |= 1 << 7;
1a001bbc:	9b01      	ldr	r3, [sp, #4]
1a001bbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001bc2:	9301      	str	r3, [sp, #4]
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a001bc4:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001bc8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a001bcc:	9a05      	ldr	r2, [sp, #20]
1a001bce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001bd2:	9a03      	ldr	r2, [sp, #12]
1a001bd4:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001bd8:	9a04      	ldr	r2, [sp, #16]
1a001bda:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001bde:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001be2:	4a19      	ldr	r2, [pc, #100]	; (1a001c48 <Chip_SetupCoreClock+0x144>)
1a001be4:	6453      	str	r3, [r2, #68]	; 0x44
1a001be6:	e01c      	b.n	1a001c22 <Chip_SetupCoreClock+0x11e>
		Chip_Clock_SetupMainPLL(&ppll); /* Set DIRECT to operate at full frequency */
	} else if (pdivide) {
1a001be8:	b1dd      	cbz	r5, 1a001c22 <Chip_SetupCoreClock+0x11e>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a001bea:	f242 7310 	movw	r3, #10000	; 0x2710
1a001bee:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a001bf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001bf2:	1e5a      	subs	r2, r3, #1
1a001bf4:	9209      	str	r2, [sp, #36]	; 0x24
1a001bf6:	2b00      	cmp	r3, #0
1a001bf8:	d1fa      	bne.n	1a001bf0 <Chip_SetupCoreClock+0xec>
		ppll.psel--;
1a001bfa:	9b04      	ldr	r3, [sp, #16]
1a001bfc:	1e59      	subs	r1, r3, #1
1a001bfe:	9104      	str	r1, [sp, #16]
1a001c00:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001c04:	9b01      	ldr	r3, [sp, #4]
1a001c06:	ea43 6202 	orr.w	r2, r3, r2, lsl #24
1a001c0a:	9b05      	ldr	r3, [sp, #20]
1a001c0c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
1a001c10:	9b03      	ldr	r3, [sp, #12]
1a001c12:	ea42 3303 	orr.w	r3, r2, r3, lsl #12
1a001c16:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
1a001c1a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001c1e:	4a0a      	ldr	r2, [pc, #40]	; (1a001c48 <Chip_SetupCoreClock+0x144>)
1a001c20:	6453      	str	r3, [r2, #68]	; 0x44
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a001c22:	b964      	cbnz	r4, 1a001c3e <Chip_SetupCoreClock+0x13a>
1a001c24:	e00e      	b.n	1a001c44 <Chip_SetupCoreClock+0x140>
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a001c26:	4a0a      	ldr	r2, [pc, #40]	; (1a001c50 <Chip_SetupCoreClock+0x14c>)
1a001c28:	eb02 0384 	add.w	r3, r2, r4, lsl #2
1a001c2c:	f812 0024 	ldrb.w	r0, [r2, r4, lsl #2]
1a001c30:	7859      	ldrb	r1, [r3, #1]
1a001c32:	789a      	ldrb	r2, [r3, #2]
1a001c34:	78db      	ldrb	r3, [r3, #3]
1a001c36:	f7ff fe77 	bl	1a001928 <Chip_Clock_SetBaseClock>

	if (setbase) {
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a001c3a:	3401      	adds	r4, #1
1a001c3c:	e000      	b.n	1a001c40 <Chip_SetupCoreClock+0x13c>
1a001c3e:	2400      	movs	r4, #0
1a001c40:	2c11      	cmp	r4, #17
1a001c42:	d9f0      	bls.n	1a001c26 <Chip_SetupCoreClock+0x122>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a001c44:	b00a      	add	sp, #40	; 0x28
1a001c46:	bd70      	pop	{r4, r5, r6, pc}
1a001c48:	40050000 	.word	0x40050000
1a001c4c:	068e7780 	.word	0x068e7780
1a001c50:	1a0031d0 	.word	0x1a0031d0

1a001c54 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a001c54:	4b03      	ldr	r3, [pc, #12]	; (1a001c64 <Chip_SSP_GetClockIndex+0x10>)
1a001c56:	4298      	cmp	r0, r3
1a001c58:	d101      	bne.n	1a001c5e <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
1a001c5a:	20a5      	movs	r0, #165	; 0xa5
1a001c5c:	4770      	bx	lr
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a001c5e:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a001c60:	4770      	bx	lr
1a001c62:	bf00      	nop
1a001c64:	400c5000 	.word	0x400c5000

1a001c68 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a001c68:	4b04      	ldr	r3, [pc, #16]	; (1a001c7c <Chip_SSP_GetPeriphClockIndex+0x14>)
1a001c6a:	4298      	cmp	r0, r3
1a001c6c:	d102      	bne.n	1a001c74 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
1a001c6e:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a001c72:	4770      	bx	lr
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a001c74:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a001c78:	4770      	bx	lr
1a001c7a:	bf00      	nop
1a001c7c:	400c5000 	.word	0x400c5000

1a001c80 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a001c80:	6803      	ldr	r3, [r0, #0]
1a001c82:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a001c86:	0209      	lsls	r1, r1, #8
1a001c88:	b289      	uxth	r1, r1
1a001c8a:	430b      	orrs	r3, r1
1a001c8c:	6003      	str	r3, [r0, #0]
	pSSP->CPSR = prescale;
1a001c8e:	6102      	str	r2, [r0, #16]
1a001c90:	4770      	bx	lr
1a001c92:	bf00      	nop

1a001c94 <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a001c94:	b570      	push	{r4, r5, r6, lr}
1a001c96:	4606      	mov	r6, r0
1a001c98:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a001c9a:	f7ff ffe5 	bl	1a001c68 <Chip_SSP_GetPeriphClockIndex>
1a001c9e:	f7ff feb5 	bl	1a001a0c <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a001ca2:	2202      	movs	r2, #2
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
1a001ca4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
{
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));

	cr0_div = 0;
1a001ca8:	2100      	movs	r1, #0
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;

	while (cmp_clk > bitRate) {
1a001caa:	e00c      	b.n	1a001cc6 <Chip_SSP_SetBitRate+0x32>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a001cac:	1c4c      	adds	r4, r1, #1
1a001cae:	fb02 f304 	mul.w	r3, r2, r4
1a001cb2:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a001cb6:	42ab      	cmp	r3, r5
1a001cb8:	d905      	bls.n	1a001cc6 <Chip_SSP_SetBitRate+0x32>
			cr0_div++;
			if (cr0_div > 0xFF) {
1a001cba:	2cff      	cmp	r4, #255	; 0xff
1a001cbc:	d902      	bls.n	1a001cc4 <Chip_SSP_SetBitRate+0x30>
				cr0_div = 0;
				prescale += 2;
1a001cbe:	3202      	adds	r2, #2
	while (cmp_clk > bitRate) {
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
			if (cr0_div > 0xFF) {
				cr0_div = 0;
1a001cc0:	2100      	movs	r1, #0
1a001cc2:	e000      	b.n	1a001cc6 <Chip_SSP_SetBitRate+0x32>
	prescale = 2;

	while (cmp_clk > bitRate) {
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a001cc4:	4621      	mov	r1, r4

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;

	while (cmp_clk > bitRate) {
1a001cc6:	42ab      	cmp	r3, r5
1a001cc8:	d8f0      	bhi.n	1a001cac <Chip_SSP_SetBitRate+0x18>
				prescale += 2;
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a001cca:	4630      	mov	r0, r6
1a001ccc:	f7ff ffd8 	bl	1a001c80 <Chip_SSP_SetClockRate>
1a001cd0:	bd70      	pop	{r4, r5, r6, pc}
1a001cd2:	bf00      	nop

1a001cd4 <Chip_SSP_Init>:
}

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a001cd4:	b510      	push	{r4, lr}
1a001cd6:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a001cd8:	f7ff ffbc 	bl	1a001c54 <Chip_SSP_GetClockIndex>
1a001cdc:	f7ff fe7c 	bl	1a0019d8 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a001ce0:	4620      	mov	r0, r4
1a001ce2:	f7ff ffc1 	bl	1a001c68 <Chip_SSP_GetPeriphClockIndex>
1a001ce6:	f7ff fe77 	bl	1a0019d8 <Chip_Clock_Enable>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a001cea:	6863      	ldr	r3, [r4, #4]
1a001cec:	f023 0304 	bic.w	r3, r3, #4
1a001cf0:	6063      	str	r3, [r4, #4]
 * @return	 Nothing
 * @note	Note: The clockFormat is only used in SPI mode
 */
STATIC INLINE void Chip_SSP_SetFormat(LPC_SSP_T *pSSP, uint32_t bits, uint32_t frameFormat, uint32_t clockMode)
{
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a001cf2:	6823      	ldr	r3, [r4, #0]
1a001cf4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a001cf8:	f043 0307 	orr.w	r3, r3, #7
1a001cfc:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a001cfe:	4620      	mov	r0, r4
1a001d00:	4901      	ldr	r1, [pc, #4]	; (1a001d08 <Chip_SSP_Init+0x34>)
1a001d02:	f7ff ffc7 	bl	1a001c94 <Chip_SSP_SetBitRate>
1a001d06:	bd10      	pop	{r4, pc}
1a001d08:	000186a0 	.word	0x000186a0

1a001d0c <ResetISR>:
// not debug) by setting the define 'DONT_RESET_ON_RESTART'.
//
#ifndef DONT_RESET_ON_RESTART

    // Disable interrupts
    __asm volatile ("cpsid i");
1a001d0c:	b672      	cpsid	i
    // Note that we do not use the CMSIS register access mechanism,
    // as there is no guarantee that the project has been configured
    // to use CMSIS.

    // Write to LPC_RGU->RESET_CTRL0
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a001d0e:	4a19      	ldr	r2, [pc, #100]	; (1a001d74 <ResetISR+0x68>)
1a001d10:	4b19      	ldr	r3, [pc, #100]	; (1a001d78 <ResetISR+0x6c>)
1a001d12:	601a      	str	r2, [r3, #0]
    // GPIO_RST|AES_RST|ETHERNET_RST|SDIO_RST|DMA_RST|
    // USB1_RST|USB0_RST|LCD_RST|M0_SUB_RST

    // Write to LPC_RGU->RESET_CTRL1
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a001d14:	4a19      	ldr	r2, [pc, #100]	; (1a001d7c <ResetISR+0x70>)
1a001d16:	3304      	adds	r3, #4
1a001d18:	601a      	str	r2, [r3, #0]
    // RITIMER_RST|TIMER3_RST|TIMER2_RST|TIMER1_RST|TIMER0_RST

    // Clear all pending interrupts in the NVIC
    volatile unsigned int *NVIC_ICPR = (unsigned int *) 0xE000E280;
    unsigned int irqpendloop;
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a001d1a:	2300      	movs	r3, #0
1a001d1c:	e005      	b.n	1a001d2a <ResetISR+0x1e>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a001d1e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a001d22:	4a17      	ldr	r2, [pc, #92]	; (1a001d80 <ResetISR+0x74>)
1a001d24:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    // RITIMER_RST|TIMER3_RST|TIMER2_RST|TIMER1_RST|TIMER0_RST

    // Clear all pending interrupts in the NVIC
    volatile unsigned int *NVIC_ICPR = (unsigned int *) 0xE000E280;
    unsigned int irqpendloop;
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a001d28:	3301      	adds	r3, #1
1a001d2a:	2b07      	cmp	r3, #7
1a001d2c:	d9f7      	bls.n	1a001d1e <ResetISR+0x12>
// Reset entry point for your code.
// Sets up a simple runtime environment and initializes the C/C++
// library.
//
//*****************************************************************************
void ResetISR(void) {
1a001d2e:	b510      	push	{r4, lr}
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
    }

    // Reenable interrupts
    __asm volatile ("cpsie i");
1a001d30:	b662      	cpsie	i

#endif  // ifndef DONT_RESET_ON_RESTART
// *************************************************************

#if defined (__USE_LPCOPEN)
    SystemInit();
1a001d32:	f7ff f963 	bl	1a000ffc <SystemInit>
    //
    unsigned int LoadAddr, ExeAddr, SectionLen;
    unsigned int *SectionTableAddr;

    // Load base address of Global Section Table
    SectionTableAddr = &__data_section_table;
1a001d36:	4b13      	ldr	r3, [pc, #76]	; (1a001d84 <ResetISR+0x78>)

    // Copy the data sections from flash to SRAM.
    while (SectionTableAddr < &__data_section_table_end) {
1a001d38:	e007      	b.n	1a001d4a <ResetISR+0x3e>
        LoadAddr = *SectionTableAddr++;
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a001d3a:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a001d3e:	6818      	ldr	r0, [r3, #0]
1a001d40:	6859      	ldr	r1, [r3, #4]
1a001d42:	689a      	ldr	r2, [r3, #8]
1a001d44:	f7fe fa2c 	bl	1a0001a0 <data_init>

    // Copy the data sections from flash to SRAM.
    while (SectionTableAddr < &__data_section_table_end) {
        LoadAddr = *SectionTableAddr++;
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a001d48:	4623      	mov	r3, r4

    // Load base address of Global Section Table
    SectionTableAddr = &__data_section_table;

    // Copy the data sections from flash to SRAM.
    while (SectionTableAddr < &__data_section_table_end) {
1a001d4a:	4a0f      	ldr	r2, [pc, #60]	; (1a001d88 <ResetISR+0x7c>)
1a001d4c:	4293      	cmp	r3, r2
1a001d4e:	d3f4      	bcc.n	1a001d3a <ResetISR+0x2e>
1a001d50:	e006      	b.n	1a001d60 <ResetISR+0x54>
        data_init(LoadAddr, ExeAddr, SectionLen);
    }
    // At this point, SectionTableAddr = &__bss_section_table;
    // Zero fill the bss segment
    while (SectionTableAddr < &__bss_section_table_end) {
        ExeAddr = *SectionTableAddr++;
1a001d52:	461c      	mov	r4, r3
        SectionLen = *SectionTableAddr++;
        bss_init(ExeAddr, SectionLen);
1a001d54:	f854 0b08 	ldr.w	r0, [r4], #8
1a001d58:	6859      	ldr	r1, [r3, #4]
1a001d5a:	f7fe fa2f 	bl	1a0001bc <bss_init>
    }
    // At this point, SectionTableAddr = &__bss_section_table;
    // Zero fill the bss segment
    while (SectionTableAddr < &__bss_section_table_end) {
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a001d5e:	4623      	mov	r3, r4
        SectionLen = *SectionTableAddr++;
        data_init(LoadAddr, ExeAddr, SectionLen);
    }
    // At this point, SectionTableAddr = &__bss_section_table;
    // Zero fill the bss segment
    while (SectionTableAddr < &__bss_section_table_end) {
1a001d60:	4a0a      	ldr	r2, [pc, #40]	; (1a001d8c <ResetISR+0x80>)
1a001d62:	4293      	cmp	r3, r2
1a001d64:	d3f5      	bcc.n	1a001d52 <ResetISR+0x46>

#if defined (__USE_CMSIS)
    SystemInit();
#endif

    __libc_init_array();
1a001d66:	f001 f961 	bl	1a00302c <__libc_init_array>

#if defined (__REDLIB__)
    // Call the Redlib library, which in turn calls main()
    __main();
#else
    Board_Init(); // From Board module (modules/lpc4337_m4/board)
1a001d6a:	f7ff f931 	bl	1a000fd0 <Board_Init>
    main();
1a001d6e:	f7fe fce3 	bl	1a000738 <main>
    //
    // main() shouldn't return, but if it does, we'll just enter an infinite loop
    //
    while (1) {
        ;
    }
1a001d72:	e7fe      	b.n	1a001d72 <ResetISR+0x66>
1a001d74:	10df1000 	.word	0x10df1000
1a001d78:	40053100 	.word	0x40053100
1a001d7c:	01dff7ff 	.word	0x01dff7ff
1a001d80:	e000e280 	.word	0xe000e280
1a001d84:	1a000114 	.word	0x1a000114
1a001d88:	1a000150 	.word	0x1a000150
1a001d8c:	1a000178 	.word	0x1a000178

1a001d90 <_init>:
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
        *pulDest++ = 0;
}

void _init(void) {}
1a001d90:	4770      	bx	lr
1a001d92:	bf00      	nop

1a001d94 <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a001d94:	4b04      	ldr	r3, [pc, #16]	; (1a001da8 <cyclesCounterInit+0x14>)
1a001d96:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   *DWT_CTRL  |= 1;
1a001d98:	4b04      	ldr	r3, [pc, #16]	; (1a001dac <cyclesCounterInit+0x18>)
1a001d9a:	681a      	ldr	r2, [r3, #0]
1a001d9c:	6813      	ldr	r3, [r2, #0]
1a001d9e:	f043 0301 	orr.w	r3, r3, #1
1a001da2:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a001da4:	2001      	movs	r0, #1
1a001da6:	4770      	bx	lr
1a001da8:	10000040 	.word	0x10000040
1a001dac:	1000003c 	.word	0x1000003c

1a001db0 <uartTxReady>:
   return Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr ) & UART_LSR_RDR;
}
// Return TRUE if have space in TX FIFO
bool_t uartTxReady( uartMap_t uart )
{
   return Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr ) & UART_LSR_THRE;
1a001db0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a001db4:	0080      	lsls	r0, r0, #2
1a001db6:	4b03      	ldr	r3, [pc, #12]	; (1a001dc4 <uartTxReady+0x14>)
1a001db8:	581b      	ldr	r3, [r3, r0]
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a001dba:	6958      	ldr	r0, [r3, #20]
}
1a001dbc:	f000 0020 	and.w	r0, r0, #32
1a001dc0:	4770      	bx	lr
1a001dc2:	bf00      	nop
1a001dc4:	1a003218 	.word	0x1a003218

1a001dc8 <uartTxWrite>:
   return Chip_UART_ReadByte( lpcUarts[uart].uartAddr );
}
// Write in TX FIFO
void uartTxWrite( uartMap_t uart, const uint8_t value )
{
   Chip_UART_SendByte( lpcUarts[uart].uartAddr, value );
1a001dc8:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a001dcc:	0080      	lsls	r0, r0, #2
1a001dce:	4b02      	ldr	r3, [pc, #8]	; (1a001dd8 <uartTxWrite+0x10>)
1a001dd0:	581b      	ldr	r3, [r3, r0]
 * @note	This function attempts to place a byte into the UART transmit
 *			FIFO or transmit hold register regard regardless of UART state
 */
STATIC INLINE void Chip_UART_SendByte(LPC_USART_T *pUART, uint8_t data)
{
	pUART->THR = (uint32_t) data;
1a001dd2:	6019      	str	r1, [r3, #0]
1a001dd4:	4770      	bx	lr
1a001dd6:	bf00      	nop
1a001dd8:	1a003218 	.word	0x1a003218

1a001ddc <uartInit>:

//-------------------------------------------------------------

// UART Initialization
void uartInit( uartMap_t uart, uint32_t baudRate )
{
1a001ddc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a001de0:	4607      	mov	r7, r0
1a001de2:	4689      	mov	r9, r1
   // Initialize UART
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a001de4:	f8df 806c 	ldr.w	r8, [pc, #108]	; 1a001e54 <uartInit+0x78>
1a001de8:	0044      	lsls	r4, r0, #1
1a001dea:	1823      	adds	r3, r4, r0
1a001dec:	009b      	lsls	r3, r3, #2
1a001dee:	eb08 0503 	add.w	r5, r8, r3
1a001df2:	f858 6003 	ldr.w	r6, [r8, r3]
1a001df6:	4630      	mov	r0, r6
1a001df8:	f7ff f9e0 	bl	1a0011bc <Chip_UART_Init>
   // Set Baud rate
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a001dfc:	4630      	mov	r0, r6
1a001dfe:	4649      	mov	r1, r9
1a001e00:	f7ff fa06 	bl	1a001210 <Chip_UART_SetBaud>
 *			with a RX trip level of 8 characters, use something like
 *			(UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2)
 */
STATIC INLINE void Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)
{
	pUART->FCR = fcr;
1a001e04:	2307      	movs	r3, #7
1a001e06:	60b3      	str	r3, [r6, #8]
 *			receive hold register regard regardless of UART state. The
 *			FIFO status should be read first prior to using this function
 */
STATIC INLINE uint8_t Chip_UART_ReadByte(LPC_USART_T *pUART)
{
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a001e08:	6833      	ldr	r3, [r6, #0]
 * @param	pUART	: Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXEnable(LPC_USART_T *pUART)
{
    pUART->TER2 = UART_TER2_TXEN;
1a001e0a:	2301      	movs	r3, #1
1a001e0c:	65f3      	str	r3, [r6, #92]	; 0x5c
   
   // Enable UART Transmission
   Chip_UART_TXEnable( lpcUarts[uart].uartAddr );
   
   // Configure SCU UARTn_TXD pin
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a001e0e:	7929      	ldrb	r1, [r5, #4]
1a001e10:	796b      	ldrb	r3, [r5, #5]
1a001e12:	79aa      	ldrb	r2, [r5, #6]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a001e14:	f042 0218 	orr.w	r2, r2, #24
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a001e18:	480c      	ldr	r0, [pc, #48]	; (1a001e4c <uartInit+0x70>)
1a001e1a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001e1e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
                    lpcUarts[uart].txPin.lpcScuPin,
                    MD_PDN,
                    lpcUarts[uart].txPin.lpcScuFunc );
                    
   // Configure SCU UARTn_RXD pin
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a001e22:	79ee      	ldrb	r6, [r5, #7]
1a001e24:	7a2a      	ldrb	r2, [r5, #8]
1a001e26:	7a69      	ldrb	r1, [r5, #9]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a001e28:	f041 01d0 	orr.w	r1, r1, #208	; 0xd0
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a001e2c:	eb02 1346 	add.w	r3, r2, r6, lsl #5
1a001e30:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
                    lpcUarts[uart].rxPin.lpcScuPin,
                    MD_PLN | MD_EZI | MD_ZI,
                    lpcUarts[uart].rxPin.lpcScuFunc );

   // Specific configurations for RS485
   if( uart == UART_485 ) {
1a001e34:	2f01      	cmp	r7, #1
1a001e36:	d107      	bne.n	1a001e48 <uartInit+0x6c>
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a001e38:	4a05      	ldr	r2, [pc, #20]	; (1a001e50 <uartInit+0x74>)
1a001e3a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a001e3c:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a001e40:	64d3      	str	r3, [r2, #76]	; 0x4c
1a001e42:	221a      	movs	r2, #26
1a001e44:	f8c0 2308 	str.w	r2, [r0, #776]	; 0x308
1a001e48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a001e4c:	40086000 	.word	0x40086000
1a001e50:	40081000 	.word	0x40081000
1a001e54:	1a003218 	.word	0x1a003218

1a001e58 <uartWriteByte>:
   return retVal;
}

// Blocking Write 1 byte to TX FIFO
void uartWriteByte( uartMap_t uart, const uint8_t value )
{
1a001e58:	b538      	push	{r3, r4, r5, lr}
1a001e5a:	4604      	mov	r4, r0
1a001e5c:	460d      	mov	r5, r1
   // Wait for space in FIFO (blocking)
   while( uartTxReady( uart ) == FALSE );
1a001e5e:	4620      	mov	r0, r4
1a001e60:	f7ff ffa6 	bl	1a001db0 <uartTxReady>
1a001e64:	2800      	cmp	r0, #0
1a001e66:	d0fa      	beq.n	1a001e5e <uartWriteByte+0x6>
   // Send byte
   uartTxWrite( uart, value );
1a001e68:	4620      	mov	r0, r4
1a001e6a:	4629      	mov	r1, r5
1a001e6c:	f7ff ffac 	bl	1a001dc8 <uartTxWrite>
1a001e70:	bd38      	pop	{r3, r4, r5, pc}
1a001e72:	bf00      	nop

1a001e74 <uartWriteString>:
}

// Blocking Send a string
void uartWriteString( uartMap_t uart, const char* str )
{
1a001e74:	b538      	push	{r3, r4, r5, lr}
1a001e76:	4605      	mov	r5, r0
1a001e78:	460c      	mov	r4, r1
   while( *str != 0 ) {
1a001e7a:	e003      	b.n	1a001e84 <uartWriteString+0x10>
      uartWriteByte( uart, (uint8_t)*str );
1a001e7c:	4628      	mov	r0, r5
1a001e7e:	f7ff ffeb 	bl	1a001e58 <uartWriteByte>
      str++;
1a001e82:	3401      	adds	r4, #1
}

// Blocking Send a string
void uartWriteString( uartMap_t uart, const char* str )
{
   while( *str != 0 ) {
1a001e84:	7821      	ldrb	r1, [r4, #0]
1a001e86:	2900      	cmp	r1, #0
1a001e88:	d1f8      	bne.n	1a001e7c <uartWriteString+0x8>
      uartWriteByte( uart, (uint8_t)*str );
      str++;
   }
}
1a001e8a:	bd38      	pop	{r3, r4, r5, pc}

1a001e8c <tickRead>:

// Read Tick Counter
tick_t tickRead( void )
{
   return tickCounter;
}
1a001e8c:	4b01      	ldr	r3, [pc, #4]	; (1a001e94 <tickRead+0x8>)
1a001e8e:	e9d3 0100 	ldrd	r0, r1, [r3]
1a001e92:	4770      	bx	lr
1a001e94:	10001490 	.word	0x10001490

1a001e98 <tickPowerSet>:
}

// Enable or disable the peripheral energy and clock
void tickPowerSet( bool_t power )
{
   if( power ) {
1a001e98:	b118      	cbz	r0, 1a001ea2 <tickPowerSet+0xa>
      // Enable SysTick IRQ and SysTick Timer
      SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
1a001e9a:	2207      	movs	r2, #7
1a001e9c:	4b03      	ldr	r3, [pc, #12]	; (1a001eac <tickPowerSet+0x14>)
1a001e9e:	601a      	str	r2, [r3, #0]
1a001ea0:	4770      	bx	lr
                      SysTick_CTRL_TICKINT_Msk   |
                      SysTick_CTRL_ENABLE_Msk;
   } else {
      // Disable SysTick IRQ and SysTick Timer
      SysTick->CTRL = 0x0000000;
1a001ea2:	2200      	movs	r2, #0
1a001ea4:	4b01      	ldr	r3, [pc, #4]	; (1a001eac <tickPowerSet+0x14>)
1a001ea6:	601a      	str	r2, [r3, #0]
1a001ea8:	4770      	bx	lr
1a001eaa:	bf00      	nop
1a001eac:	e000e010 	.word	0xe000e010

1a001eb0 <tickInit>:

void tickerCallback( void );

// Tick Initialization and rate configuration from 1 to 50 ms
bool_t tickInit( tick_t tickRateMSvalue )
{
1a001eb0:	b510      	push	{r4, lr}
   #ifndef TICK_OVER_RTOS
      bool_t ret_val = 1;
      tick_t tickRateHz = 0;
      if( tickRateMSvalue == 0 ) {
1a001eb2:	ea50 0301 	orrs.w	r3, r0, r1
1a001eb6:	d104      	bne.n	1a001ec2 <tickInit+0x12>
         tickPowerSet( OFF );
1a001eb8:	2000      	movs	r0, #0
1a001eba:	f7ff ffed 	bl	1a001e98 <tickPowerSet>
         ret_val = 0;
1a001ebe:	2000      	movs	r0, #0
1a001ec0:	bd10      	pop	{r4, pc}
      } else {
         if( (tickRateMSvalue >= 1) && (tickRateMSvalue <= 50) ) {
1a001ec2:	f110 32ff 	adds.w	r2, r0, #4294967295	; 0xffffffff
1a001ec6:	f141 33ff 	adc.w	r3, r1, #4294967295	; 0xffffffff
1a001eca:	2b00      	cmp	r3, #0
1a001ecc:	bf08      	it	eq
1a001ece:	2a32      	cmpeq	r2, #50	; 0x32
1a001ed0:	d222      	bcs.n	1a001f18 <tickInit+0x68>
            tickRateMS = tickRateMSvalue;
1a001ed2:	4b12      	ldr	r3, [pc, #72]	; (1a001f1c <tickInit+0x6c>)
1a001ed4:	e9c3 0100 	strd	r0, r1, [r3]
            tickRateHz =  200 =>  200 ticks per second =>  5 ms tick
            tickRateHz =  100 =>  100 ticks per second => 10 ms tick
            tickRateHz =   20 =>   20 ticks per second => 50 ms tick
            */
            // Init SysTick interrupt, tickRateHz ticks per second
            SysTick_Config( SystemCoreClock * tickRateMSvalue / 1000 );
1a001ed8:	4b11      	ldr	r3, [pc, #68]	; (1a001f20 <tickInit+0x70>)
1a001eda:	681c      	ldr	r4, [r3, #0]
1a001edc:	fba4 2300 	umull	r2, r3, r4, r0
1a001ee0:	fb04 3301 	mla	r3, r4, r1, r3
1a001ee4:	4610      	mov	r0, r2
1a001ee6:	4619      	mov	r1, r3
1a001ee8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a001eec:	2300      	movs	r3, #0
1a001eee:	f000 fdcf 	bl	1a002a90 <__aeabi_uldivmod>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
1a001ef2:	3801      	subs	r0, #1
1a001ef4:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a001ef8:	d209      	bcs.n	1a001f0e <tickInit+0x5e>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
1a001efa:	4b0a      	ldr	r3, [pc, #40]	; (1a001f24 <tickInit+0x74>)
1a001efc:	6058      	str	r0, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
1a001efe:	21e0      	movs	r1, #224	; 0xe0
1a001f00:	4a09      	ldr	r2, [pc, #36]	; (1a001f28 <tickInit+0x78>)
1a001f02:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
1a001f06:	2200      	movs	r2, #0
1a001f08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a001f0a:	2207      	movs	r2, #7
1a001f0c:	601a      	str	r2, [r3, #0]
            if ( SysTick_Config( CMU_ClockFreqGet(cmuClock_CORE) / tickRateHz) ){
               //DEBUG_BREAK;
               ret_val = 0;
            }
            */
            tickPowerSet( ON );
1a001f0e:	2001      	movs	r0, #1
1a001f10:	f7ff ffc2 	bl	1a001e98 <tickPowerSet>

// Tick Initialization and rate configuration from 1 to 50 ms
bool_t tickInit( tick_t tickRateMSvalue )
{
   #ifndef TICK_OVER_RTOS
      bool_t ret_val = 1;
1a001f14:	2001      	movs	r0, #1
1a001f16:	bd10      	pop	{r4, pc}
            }
            */
            tickPowerSet( ON );
         } else {
            // Error, tickRateMS variable not in range (1 <= tickRateMS <= 50)
            ret_val = 0;
1a001f18:	2000      	movs	r0, #0
      #else
         #warning "Unknown RTOS. Ticker disabled"
            return 0;
      #endif
   #endif
}
1a001f1a:	bd10      	pop	{r4, pc}
1a001f1c:	100039f8 	.word	0x100039f8
1a001f20:	100039f4 	.word	0x100039f4
1a001f24:	e000e010 	.word	0xe000e010
1a001f28:	e000ed00 	.word	0xe000ed00

1a001f2c <SysTick_Handler>:

//__attribute__ ((section(".after_vectors")))

// SysTick Timer ISR Handler
void tickerCallback( void )   // Before SysTick_Handler
{
1a001f2c:	b508      	push	{r3, lr}
   // Increment Tick counters
   tickCounter++;
1a001f2e:	4907      	ldr	r1, [pc, #28]	; (1a001f4c <SysTick_Handler+0x20>)
1a001f30:	e9d1 2300 	ldrd	r2, r3, [r1]
1a001f34:	3201      	adds	r2, #1
1a001f36:	f143 0300 	adc.w	r3, r3, #0
1a001f3a:	e9c1 2300 	strd	r2, r3, [r1]
   // Execute Tick Hook function if pointer is not NULL
   if( (tickHookFunction != NULL) ) {
1a001f3e:	4b04      	ldr	r3, [pc, #16]	; (1a001f50 <SysTick_Handler+0x24>)
1a001f40:	681b      	ldr	r3, [r3, #0]
1a001f42:	b113      	cbz	r3, 1a001f4a <SysTick_Handler+0x1e>
      (* tickHookFunction )( callBackFuncParams );
1a001f44:	4a03      	ldr	r2, [pc, #12]	; (1a001f54 <SysTick_Handler+0x28>)
1a001f46:	6810      	ldr	r0, [r2, #0]
1a001f48:	4798      	blx	r3
1a001f4a:	bd08      	pop	{r3, pc}
1a001f4c:	10001490 	.word	0x10001490
1a001f50:	1000148c 	.word	0x1000148c
1a001f54:	10001498 	.word	0x10001498

1a001f58 <errorOcurred>:
/* Causes:
 * User forgot to initialize the functions for the compare match interrupt on Timer_init call
 */
static void errorOcurred( void* ptr )
{
   while(1);
1a001f58:	e7fe      	b.n	1a001f58 <errorOcurred>
1a001f5a:	bf00      	nop

1a001f5c <doNothing>:
}

static void doNothing( void* ptr )
{
1a001f5c:	4770      	bx	lr
1a001f5e:	bf00      	nop

1a001f60 <Timer_Init>:
 * @return   nothing
 * @note   For the 'ticks' parameter, see function Timer_microsecondsToTicks
 */
void Timer_Init( uint8_t timerNumber, uint32_t ticks,
                 callBackFuncPtr_t voidFunctionPointer )
{
1a001f60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   /* Source:
   http://docs.lpcware.com/lpcopen/v1.03/lpc18xx__43xx_2examples_2periph_2periph__blinky_2blinky_8c_source.html */

   /*If timer period = CompareMatch0 Period = 0 => ERROR*/
   if (ticks==0) {
1a001f64:	b911      	cbnz	r1, 1a001f6c <Timer_Init+0xc>
      errorOcurred(0);
1a001f66:	2000      	movs	r0, #0
1a001f68:	f7ff fff6 	bl	1a001f58 <errorOcurred>
1a001f6c:	4605      	mov	r5, r0
1a001f6e:	4617      	mov	r7, r2
1a001f70:	460e      	mov	r6, r1
   }

   /* Enable timer clock and reset it */
   Chip_TIMER_Init(timer_sd[timerNumber].name);
1a001f72:	4604      	mov	r4, r0
1a001f74:	4a38      	ldr	r2, [pc, #224]	; (1a002058 <Timer_Init+0xf8>)
1a001f76:	0043      	lsls	r3, r0, #1
1a001f78:	4403      	add	r3, r0
1a001f7a:	009b      	lsls	r3, r3, #2
1a001f7c:	eb02 0803 	add.w	r8, r2, r3
1a001f80:	58d0      	ldr	r0, [r2, r3]
1a001f82:	f7ff fd89 	bl	1a001a98 <Chip_TIMER_Init>
   Chip_RGU_TriggerReset(timer_sd[timerNumber].RGU);
1a001f86:	f898 3004 	ldrb.w	r3, [r8, #4]
 * @param	ResetNumber	: Peripheral reset number to trigger
 * @return	Nothing
 */
STATIC INLINE void Chip_RGU_TriggerReset(CHIP_RGU_RST_T ResetNumber)
{
	LPC_RGU->RESET_CTRL[ResetNumber >> 5] = 1 << (ResetNumber & 31);
1a001f8a:	095a      	lsrs	r2, r3, #5
1a001f8c:	f003 031f 	and.w	r3, r3, #31
1a001f90:	2101      	movs	r1, #1
1a001f92:	4099      	lsls	r1, r3
1a001f94:	f102 0340 	add.w	r3, r2, #64	; 0x40
1a001f98:	4a30      	ldr	r2, [pc, #192]	; (1a00205c <Timer_Init+0xfc>)
1a001f9a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   while (Chip_RGU_InReset(timer_sd[timerNumber].RGU)) {}
1a001f9e:	eb04 0344 	add.w	r3, r4, r4, lsl #1
1a001fa2:	009b      	lsls	r3, r3, #2
1a001fa4:	4a2c      	ldr	r2, [pc, #176]	; (1a002058 <Timer_Init+0xf8>)
1a001fa6:	4413      	add	r3, r2
1a001fa8:	791b      	ldrb	r3, [r3, #4]
 * @param	ResetNumber	: Peripheral reset number to trigger
 * @return	true if the periperal is still being reset
 */
STATIC INLINE bool Chip_RGU_InReset(CHIP_RGU_RST_T ResetNumber)
{
	return !(LPC_RGU->RESET_ACTIVE_STATUS[ResetNumber >> 5] & (1 << (ResetNumber & 31)));
1a001faa:	095a      	lsrs	r2, r3, #5
1a001fac:	3254      	adds	r2, #84	; 0x54
1a001fae:	492b      	ldr	r1, [pc, #172]	; (1a00205c <Timer_Init+0xfc>)
1a001fb0:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
1a001fb4:	f003 031f 	and.w	r3, r3, #31
1a001fb8:	2201      	movs	r2, #1
1a001fba:	fa02 f303 	lsl.w	r3, r2, r3
1a001fbe:	4219      	tst	r1, r3
1a001fc0:	d0ed      	beq.n	1a001f9e <Timer_Init+0x3e>
   Chip_TIMER_Reset(timer_sd[timerNumber].name);
1a001fc2:	4a25      	ldr	r2, [pc, #148]	; (1a002058 <Timer_Init+0xf8>)
1a001fc4:	006b      	lsls	r3, r5, #1
1a001fc6:	442b      	add	r3, r5
1a001fc8:	009b      	lsls	r3, r3, #2
1a001fca:	eb02 0803 	add.w	r8, r2, r3
1a001fce:	58d4      	ldr	r4, [r2, r3]
1a001fd0:	4620      	mov	r0, r4
1a001fd2:	f7ff fd67 	bl	1a001aa4 <Chip_TIMER_Reset>

   /* Update the defalut function pointer name of the Compare match 0*/
   timer_dd[timerNumber].timerCompareMatchFunctionPointer[TIMERCOMPAREMATCH0] = voidFunctionPointer;
1a001fd6:	012b      	lsls	r3, r5, #4
1a001fd8:	4a21      	ldr	r2, [pc, #132]	; (1a002060 <Timer_Init+0x100>)
1a001fda:	50d7      	str	r7, [r2, r3]
 * @param	matchnum	: Match timer, 0 to 3
 * @return	Nothing
 */
STATIC INLINE void Chip_TIMER_MatchEnableInt(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->MCR |= TIMER_INT_ON_MATCH(matchnum);
1a001fdc:	6963      	ldr	r3, [r4, #20]
1a001fde:	f043 0301 	orr.w	r3, r3, #1
1a001fe2:	6163      	str	r3, [r4, #20]
 * @return	Nothing
 * @note	Sets one of the timer match values.
 */
STATIC INLINE void Chip_TIMER_SetMatch(LPC_TIMER_T *pTMR, int8_t matchnum, uint32_t matchval)
{
	pTMR->MR[matchnum] = matchval;
1a001fe4:	61a6      	str	r6, [r4, #24]
 * @param	matchnum	: Match timer, 0 to 3
 * @return	Nothing
 */
STATIC INLINE void Chip_TIMER_ResetOnMatchEnable(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->MCR |= TIMER_RESET_ON_MATCH(matchnum);
1a001fe6:	6963      	ldr	r3, [r4, #20]
1a001fe8:	f043 0302 	orr.w	r3, r3, #2
1a001fec:	6163      	str	r3, [r4, #20]
 * @return	Nothing
 * @note	Enables the timer to start counting.
 */
STATIC INLINE void Chip_TIMER_Enable(LPC_TIMER_T *pTMR)
{
	pTMR->TCR |= TIMER_ENABLE;
1a001fee:	6863      	ldr	r3, [r4, #4]
1a001ff0:	f043 0301 	orr.w	r3, r3, #1
1a001ff4:	6063      	str	r3, [r4, #4]

   /*Enable timer*/
   Chip_TIMER_Enable(timer_sd[timerNumber].name);

   /* Enable timer interrupt */
   NVIC_SetPriority(timer_sd[timerNumber].IRQn, MAX_SYSCALL_INTERRUPT_PRIORITY+1);
1a001ff6:	f8d8 2008 	ldr.w	r2, [r8, #8]
1a001ffa:	b2d3      	uxtb	r3, r2
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
1a001ffc:	f013 0f80 	tst.w	r3, #128	; 0x80
1a002000:	d006      	beq.n	1a002010 <Timer_Init+0xb0>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
1a002002:	f002 020f 	and.w	r2, r2, #15
1a002006:	4b17      	ldr	r3, [pc, #92]	; (1a002064 <Timer_Init+0x104>)
1a002008:	4413      	add	r3, r2
1a00200a:	22c0      	movs	r2, #192	; 0xc0
1a00200c:	761a      	strb	r2, [r3, #24]
1a00200e:	e005      	b.n	1a00201c <Timer_Init+0xbc>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
1a002010:	4a15      	ldr	r2, [pc, #84]	; (1a002068 <Timer_Init+0x108>)
1a002012:	fa42 f383 	sxtab	r3, r2, r3
1a002016:	22c0      	movs	r2, #192	; 0xc0
1a002018:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
   NVIC_EnableIRQ(timer_sd[timerNumber].IRQn);
1a00201c:	4c0e      	ldr	r4, [pc, #56]	; (1a002058 <Timer_Init+0xf8>)
1a00201e:	006e      	lsls	r6, r5, #1
1a002020:	1973      	adds	r3, r6, r5
1a002022:	009b      	lsls	r3, r3, #2
1a002024:	4423      	add	r3, r4
1a002026:	689b      	ldr	r3, [r3, #8]
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
1a002028:	b259      	sxtb	r1, r3
1a00202a:	0949      	lsrs	r1, r1, #5
1a00202c:	f003 031f 	and.w	r3, r3, #31
1a002030:	2201      	movs	r2, #1
1a002032:	fa02 f303 	lsl.w	r3, r2, r3
1a002036:	480c      	ldr	r0, [pc, #48]	; (1a002068 <Timer_Init+0x108>)
1a002038:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
   NVIC_ClearPendingIRQ(timer_sd[timerNumber].IRQn);
1a00203c:	4435      	add	r5, r6
1a00203e:	00ad      	lsls	r5, r5, #2
1a002040:	4425      	add	r5, r4
1a002042:	68a9      	ldr	r1, [r5, #8]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
1a002044:	b24b      	sxtb	r3, r1
1a002046:	095b      	lsrs	r3, r3, #5
1a002048:	f001 011f 	and.w	r1, r1, #31
1a00204c:	408a      	lsls	r2, r1
1a00204e:	3360      	adds	r3, #96	; 0x60
1a002050:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
1a002054:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a002058:	1a003260 	.word	0x1a003260
1a00205c:	40053000 	.word	0x40053000
1a002060:	10000044 	.word	0x10000044
1a002064:	e000ecfc 	.word	0xe000ecfc
1a002068:	e000e100 	.word	0xe000e100

1a00206c <Timer_microsecondsToTicks>:
 * @note   Can be used for the second parameter in the Timer_init
 */
uint32_t Timer_microsecondsToTicks( uint32_t uS )
{
   return (uS*(LPC4337_MAX_FREC/1000000));
}
1a00206c:	23cc      	movs	r3, #204	; 0xcc
1a00206e:	fb03 f000 	mul.w	r0, r3, r0
1a002072:	4770      	bx	lr

1a002074 <TIMER0_IRQHandler>:
/*
 * @Brief:   Executes the functions passed by parameter in the Timer_init,
 *   at the chosen frequencies
 */
void TIMER0_IRQHandler(void)
{
1a002074:	b510      	push	{r4, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a002076:	2400      	movs	r4, #0
1a002078:	e013      	b.n	1a0020a2 <TIMER0_IRQHandler+0x2e>
 * @note	Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a00207a:	4b0b      	ldr	r3, [pc, #44]	; (1a0020a8 <TIMER0_IRQHandler+0x34>)
1a00207c:	681a      	ldr	r2, [r3, #0]
1a00207e:	f004 010f 	and.w	r1, r4, #15
1a002082:	2301      	movs	r3, #1
1a002084:	408b      	lsls	r3, r1
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
      if( Chip_TIMER_MatchPending(LPC_TIMER0, compareMatchNumber) ) {
1a002086:	421a      	tst	r2, r3
1a002088:	d009      	beq.n	1a00209e <TIMER0_IRQHandler+0x2a>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a00208a:	4b08      	ldr	r3, [pc, #32]	; (1a0020ac <TIMER0_IRQHandler+0x38>)
1a00208c:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
1a002090:	2000      	movs	r0, #0
1a002092:	4798      	blx	r3
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a002094:	b262      	sxtb	r2, r4
1a002096:	2301      	movs	r3, #1
1a002098:	4093      	lsls	r3, r2
1a00209a:	4a03      	ldr	r2, [pc, #12]	; (1a0020a8 <TIMER0_IRQHandler+0x34>)
1a00209c:	6013      	str	r3, [r2, #0]

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a00209e:	3401      	adds	r4, #1
1a0020a0:	b2e4      	uxtb	r4, r4
void TIMER0_IRQHandler(void)
{

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0020a2:	2c03      	cmp	r4, #3
1a0020a4:	d9e9      	bls.n	1a00207a <TIMER0_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
         Chip_TIMER_ClearMatch(LPC_TIMER0, compareMatchNumber);
      }
   }
}
1a0020a6:	bd10      	pop	{r4, pc}
1a0020a8:	40084000 	.word	0x40084000
1a0020ac:	10000044 	.word	0x10000044

1a0020b0 <TIMER1_IRQHandler>:

void TIMER1_IRQHandler( void )
{
1a0020b0:	b510      	push	{r4, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0020b2:	2400      	movs	r4, #0
1a0020b4:	e014      	b.n	1a0020e0 <TIMER1_IRQHandler+0x30>
 * @note	Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a0020b6:	4b0c      	ldr	r3, [pc, #48]	; (1a0020e8 <TIMER1_IRQHandler+0x38>)
1a0020b8:	681a      	ldr	r2, [r3, #0]
1a0020ba:	f004 010f 	and.w	r1, r4, #15
1a0020be:	2301      	movs	r3, #1
1a0020c0:	408b      	lsls	r3, r1
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
      if( Chip_TIMER_MatchPending(LPC_TIMER1, compareMatchNumber) ) {
1a0020c2:	421a      	tst	r2, r3
1a0020c4:	d00a      	beq.n	1a0020dc <TIMER1_IRQHandler+0x2c>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER1].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a0020c6:	1d23      	adds	r3, r4, #4
1a0020c8:	4a08      	ldr	r2, [pc, #32]	; (1a0020ec <TIMER1_IRQHandler+0x3c>)
1a0020ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a0020ce:	2000      	movs	r0, #0
1a0020d0:	4798      	blx	r3
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a0020d2:	b262      	sxtb	r2, r4
1a0020d4:	2301      	movs	r3, #1
1a0020d6:	4093      	lsls	r3, r2
1a0020d8:	4a03      	ldr	r2, [pc, #12]	; (1a0020e8 <TIMER1_IRQHandler+0x38>)
1a0020da:	6013      	str	r3, [r2, #0]

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a0020dc:	3401      	adds	r4, #1
1a0020de:	b2e4      	uxtb	r4, r4
void TIMER1_IRQHandler( void )
{

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0020e0:	2c03      	cmp	r4, #3
1a0020e2:	d9e8      	bls.n	1a0020b6 <TIMER1_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER1].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
         Chip_TIMER_ClearMatch(LPC_TIMER1, compareMatchNumber);
      }
   }
}
1a0020e4:	bd10      	pop	{r4, pc}
1a0020e6:	bf00      	nop
1a0020e8:	40085000 	.word	0x40085000
1a0020ec:	10000044 	.word	0x10000044

1a0020f0 <TIMER2_IRQHandler>:

void TIMER2_IRQHandler( void )
{
1a0020f0:	b510      	push	{r4, lr}
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0020f2:	2400      	movs	r4, #0
1a0020f4:	e015      	b.n	1a002122 <TIMER2_IRQHandler+0x32>
 * @note	Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a0020f6:	4b0c      	ldr	r3, [pc, #48]	; (1a002128 <TIMER2_IRQHandler+0x38>)
1a0020f8:	681a      	ldr	r2, [r3, #0]
1a0020fa:	f004 010f 	and.w	r1, r4, #15
1a0020fe:	2301      	movs	r3, #1
1a002100:	408b      	lsls	r3, r1
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
      if( Chip_TIMER_MatchPending(LPC_TIMER2, compareMatchNumber) ) {
1a002102:	421a      	tst	r2, r3
1a002104:	d00b      	beq.n	1a00211e <TIMER2_IRQHandler+0x2e>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER2].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a002106:	f104 0308 	add.w	r3, r4, #8
1a00210a:	4a08      	ldr	r2, [pc, #32]	; (1a00212c <TIMER2_IRQHandler+0x3c>)
1a00210c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a002110:	2000      	movs	r0, #0
1a002112:	4798      	blx	r3
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a002114:	b262      	sxtb	r2, r4
1a002116:	2301      	movs	r3, #1
1a002118:	4093      	lsls	r3, r2
1a00211a:	4a03      	ldr	r2, [pc, #12]	; (1a002128 <TIMER2_IRQHandler+0x38>)
1a00211c:	6013      	str	r3, [r2, #0]
{
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a00211e:	3401      	adds	r4, #1
1a002120:	b2e4      	uxtb	r4, r4

void TIMER2_IRQHandler( void )
{
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a002122:	2c03      	cmp	r4, #3
1a002124:	d9e7      	bls.n	1a0020f6 <TIMER2_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER2].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
         Chip_TIMER_ClearMatch(LPC_TIMER2, compareMatchNumber);
      }
   }
}
1a002126:	bd10      	pop	{r4, pc}
1a002128:	400c3000 	.word	0x400c3000
1a00212c:	10000044 	.word	0x10000044

1a002130 <TIMER3_IRQHandler>:

/*fixme __attribute__ ((section(".after_vectors")))*/
void TIMER3_IRQHandler( void )
{
1a002130:	b510      	push	{r4, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a002132:	2400      	movs	r4, #0
1a002134:	e015      	b.n	1a002162 <TIMER3_IRQHandler+0x32>
 * @note	Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a002136:	4b0c      	ldr	r3, [pc, #48]	; (1a002168 <TIMER3_IRQHandler+0x38>)
1a002138:	681a      	ldr	r2, [r3, #0]
1a00213a:	f004 010f 	and.w	r1, r4, #15
1a00213e:	2301      	movs	r3, #1
1a002140:	408b      	lsls	r3, r1
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
      if (Chip_TIMER_MatchPending(LPC_TIMER3, compareMatchNumber)) {
1a002142:	421a      	tst	r2, r3
1a002144:	d00b      	beq.n	1a00215e <TIMER3_IRQHandler+0x2e>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a002146:	f104 030c 	add.w	r3, r4, #12
1a00214a:	4a08      	ldr	r2, [pc, #32]	; (1a00216c <TIMER3_IRQHandler+0x3c>)
1a00214c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a002150:	2000      	movs	r0, #0
1a002152:	4798      	blx	r3
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a002154:	b262      	sxtb	r2, r4
1a002156:	2301      	movs	r3, #1
1a002158:	4093      	lsls	r3, r2
1a00215a:	4a03      	ldr	r2, [pc, #12]	; (1a002168 <TIMER3_IRQHandler+0x38>)
1a00215c:	6013      	str	r3, [r2, #0]

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a00215e:	3401      	adds	r4, #1
1a002160:	b2e4      	uxtb	r4, r4
void TIMER3_IRQHandler( void )
{

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a002162:	2c03      	cmp	r4, #3
1a002164:	d9e7      	bls.n	1a002136 <TIMER3_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
         Chip_TIMER_ClearMatch(LPC_TIMER3, compareMatchNumber);
      }
   }
}
1a002166:	bd10      	pop	{r4, pc}
1a002168:	400c4000 	.word	0x400c4000
1a00216c:	10000044 	.word	0x10000044

1a002170 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a002170:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a002172:	4d09      	ldr	r5, [pc, #36]	; (1a002198 <gpioObtainPinInit+0x28>)
1a002174:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a002178:	182c      	adds	r4, r5, r0
1a00217a:	5c28      	ldrb	r0, [r5, r0]
1a00217c:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a00217e:	7861      	ldrb	r1, [r4, #1]
1a002180:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a002182:	78a2      	ldrb	r2, [r4, #2]
1a002184:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a002186:	78e2      	ldrb	r2, [r4, #3]
1a002188:	9b02      	ldr	r3, [sp, #8]
1a00218a:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a00218c:	7922      	ldrb	r2, [r4, #4]
1a00218e:	9b03      	ldr	r3, [sp, #12]
1a002190:	701a      	strb	r2, [r3, #0]
}
1a002192:	bc30      	pop	{r4, r5}
1a002194:	4770      	bx	lr
1a002196:	bf00      	nop
1a002198:	1a003290 	.word	0x1a003290

1a00219c <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
1a00219c:	b570      	push	{r4, r5, r6, lr}
1a00219e:	b084      	sub	sp, #16
1a0021a0:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a0021a2:	2300      	movs	r3, #0
1a0021a4:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0021a8:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0021ac:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0021b0:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0021b4:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0021b8:	ab03      	add	r3, sp, #12
1a0021ba:	9300      	str	r3, [sp, #0]
1a0021bc:	f10d 030b 	add.w	r3, sp, #11
1a0021c0:	9301      	str	r3, [sp, #4]
1a0021c2:	f10d 010f 	add.w	r1, sp, #15
1a0021c6:	f10d 020e 	add.w	r2, sp, #14
1a0021ca:	f10d 030d 	add.w	r3, sp, #13
1a0021ce:	f7ff ffcf 	bl	1a002170 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a0021d2:	2c05      	cmp	r4, #5
1a0021d4:	f200 80a8 	bhi.w	1a002328 <gpioInit+0x18c>
1a0021d8:	e8df f004 	tbb	[pc, r4]
1a0021dc:	46278408 	.word	0x46278408
1a0021e0:	0365      	.short	0x0365

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a0021e2:	4853      	ldr	r0, [pc, #332]	; (1a002330 <gpioInit+0x194>)
1a0021e4:	f7ff fc8c 	bl	1a001b00 <Chip_GPIO_Init>
/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{

   bool_t ret_val     = 1;
1a0021e8:	2001      	movs	r0, #1
   switch(config) {

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
      break;
1a0021ea:	e09e      	b.n	1a00232a <gpioInit+0x18e>

   case GPIO_INPUT:
      Chip_SCU_PinMux(
1a0021ec:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0021f0:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0021f4:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a0021f8:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0021fc:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a002200:	494c      	ldr	r1, [pc, #304]	; (1a002334 <gpioInit+0x198>)
1a002202:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_INACT | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a002206:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00220a:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a00220e:	2001      	movs	r0, #1
1a002210:	fa00 f402 	lsl.w	r4, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a002214:	f501 21dc 	add.w	r1, r1, #450560	; 0x6e000
1a002218:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a00221c:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
1a002220:	ea22 0204 	bic.w	r2, r2, r4
1a002224:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a002228:	e07f      	b.n	1a00232a <gpioInit+0x18e>
      break;

   case GPIO_INPUT_PULLUP:
      Chip_SCU_PinMux(
1a00222a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00222e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a002232:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a002236:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a00223a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00223e:	493d      	ldr	r1, [pc, #244]	; (1a002334 <gpioInit+0x198>)
1a002240:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_PULLUP | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a002244:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a002248:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a00224c:	2001      	movs	r0, #1
1a00224e:	fa00 f402 	lsl.w	r4, r0, r2
1a002252:	f501 21dc 	add.w	r1, r1, #450560	; 0x6e000
1a002256:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a00225a:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
1a00225e:	ea22 0204 	bic.w	r2, r2, r4
1a002262:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a002266:	e060      	b.n	1a00232a <gpioInit+0x18e>
      break;

   case GPIO_INPUT_PULLDOWN:
      Chip_SCU_PinMux(
1a002268:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00226c:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a002270:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a002274:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a002278:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00227c:	492d      	ldr	r1, [pc, #180]	; (1a002334 <gpioInit+0x198>)
1a00227e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_PULLDOWN | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a002282:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a002286:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a00228a:	2001      	movs	r0, #1
1a00228c:	fa00 f402 	lsl.w	r4, r0, r2
1a002290:	f501 21dc 	add.w	r1, r1, #450560	; 0x6e000
1a002294:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a002298:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
1a00229c:	ea22 0204 	bic.w	r2, r2, r4
1a0022a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a0022a4:	e041      	b.n	1a00232a <gpioInit+0x18e>
      break;
   case GPIO_INPUT_PULLUP_PULLDOWN:
      Chip_SCU_PinMux(
1a0022a6:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0022aa:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0022ae:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a0022b2:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0022b6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0022ba:	491e      	ldr	r1, [pc, #120]	; (1a002334 <gpioInit+0x198>)
1a0022bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_REPEATER | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0022c0:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0022c4:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0022c8:	2001      	movs	r0, #1
1a0022ca:	fa00 f402 	lsl.w	r4, r0, r2
1a0022ce:	f501 21dc 	add.w	r1, r1, #450560	; 0x6e000
1a0022d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0022d6:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
1a0022da:	ea22 0204 	bic.w	r2, r2, r4
1a0022de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a0022e2:	e022      	b.n	1a00232a <gpioInit+0x18e>
      break;

   case GPIO_OUTPUT:
      Chip_SCU_PinMux(
1a0022e4:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0022e8:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0022ec:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a0022f0:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0022f4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0022f8:	490e      	ldr	r1, [pc, #56]	; (1a002334 <gpioInit+0x198>)
1a0022fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_INACT | SCU_MODE_ZIF_DIS | SCU_MODE_INBUFF_EN,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a0022fe:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a002302:	f89d 300b 	ldrb.w	r3, [sp, #11]
1a002306:	b25a      	sxtb	r2, r3
1a002308:	2001      	movs	r0, #1
1a00230a:	fa00 f602 	lsl.w	r6, r0, r2
 * Chip_GPIO_SetPortDIR() function instead.
 */
STATIC INLINE void Chip_GPIO_SetDir(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue, uint8_t out)
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
1a00230e:	4a08      	ldr	r2, [pc, #32]	; (1a002330 <gpioInit+0x194>)
1a002310:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a002314:	f852 1025 	ldr.w	r1, [r2, r5, lsl #2]
1a002318:	4331      	orrs	r1, r6
1a00231a:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
 * @return	Nothing
 * @note	This function replaces Chip_GPIO_WritePortBit()
 */
STATIC INLINE void Chip_GPIO_SetPinState(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin, bool setting)
{
	pGPIO->B[port][pin] = setting;
1a00231e:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a002322:	2100      	movs	r1, #0
1a002324:	54d1      	strb	r1, [r2, r3]
1a002326:	e000      	b.n	1a00232a <gpioInit+0x18e>
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
      break;

   default:
      ret_val = 0;
1a002328:	2000      	movs	r0, #0
      break;
   }

   return ret_val;

}
1a00232a:	b004      	add	sp, #16
1a00232c:	bd70      	pop	{r4, r5, r6, pc}
1a00232e:	bf00      	nop
1a002330:	400f4000 	.word	0x400f4000
1a002334:	40086000 	.word	0x40086000

1a002338 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
1a002338:	b510      	push	{r4, lr}
1a00233a:	b084      	sub	sp, #16
1a00233c:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a00233e:	2300      	movs	r3, #0
1a002340:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a002344:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a002348:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a00234c:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a002350:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a002354:	ab03      	add	r3, sp, #12
1a002356:	9300      	str	r3, [sp, #0]
1a002358:	f10d 030b 	add.w	r3, sp, #11
1a00235c:	9301      	str	r3, [sp, #4]
1a00235e:	f10d 010f 	add.w	r1, sp, #15
1a002362:	f10d 020e 	add.w	r2, sp, #14
1a002366:	f10d 030d 	add.w	r3, sp, #13
1a00236a:	f7ff ff01 	bl	1a002170 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a00236e:	f89d 200c 	ldrb.w	r2, [sp, #12]
1a002372:	f89d 300b 	ldrb.w	r3, [sp, #11]
1a002376:	3400      	adds	r4, #0
1a002378:	bf18      	it	ne
1a00237a:	2401      	movne	r4, #1
1a00237c:	eb03 1342 	add.w	r3, r3, r2, lsl #5
1a002380:	4a02      	ldr	r2, [pc, #8]	; (1a00238c <gpioWrite+0x54>)
1a002382:	54d4      	strb	r4, [r2, r3]

   return ret_val;
}
1a002384:	2001      	movs	r0, #1
1a002386:	b004      	add	sp, #16
1a002388:	bd10      	pop	{r4, pc}
1a00238a:	bf00      	nop
1a00238c:	400f4000 	.word	0x400f4000

1a002390 <gpioRead>:
   return gpioWrite( pin, !gpioRead(pin) );
}


bool_t gpioRead( gpioMap_t pin )
{
1a002390:	b500      	push	{lr}
1a002392:	b085      	sub	sp, #20

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a002394:	2300      	movs	r3, #0
1a002396:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a00239a:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a00239e:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0023a2:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0023a6:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0023aa:	ab03      	add	r3, sp, #12
1a0023ac:	9300      	str	r3, [sp, #0]
1a0023ae:	f10d 030b 	add.w	r3, sp, #11
1a0023b2:	9301      	str	r3, [sp, #4]
1a0023b4:	f10d 010f 	add.w	r1, sp, #15
1a0023b8:	f10d 020e 	add.w	r2, sp, #14
1a0023bc:	f10d 030d 	add.w	r3, sp, #13
1a0023c0:	f7ff fed6 	bl	1a002170 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a0023c4:	f99d 200c 	ldrsb.w	r2, [sp, #12]
1a0023c8:	f89d 300b 	ldrb.w	r3, [sp, #11]
 * @return	true of the GPIO is high, false if low
 * @note	It is recommended to use the Chip_GPIO_GetPinState() function instead.
 */
STATIC INLINE bool Chip_GPIO_ReadPortBit(LPC_GPIO_T *pGPIO, uint32_t port, uint8_t pin)
{
	return (bool) pGPIO->B[port][pin];
1a0023cc:	eb03 1342 	add.w	r3, r3, r2, lsl #5
1a0023d0:	4a04      	ldr	r2, [pc, #16]	; (1a0023e4 <gpioRead+0x54>)
1a0023d2:	5cd3      	ldrb	r3, [r2, r3]
1a0023d4:	f013 0fff 	tst.w	r3, #255	; 0xff

   return ret_val;
}
1a0023d8:	bf14      	ite	ne
1a0023da:	2001      	movne	r0, #1
1a0023dc:	2000      	moveq	r0, #0
1a0023de:	b005      	add	sp, #20
1a0023e0:	f85d fb04 	ldr.w	pc, [sp], #4
1a0023e4:	400f4000 	.word	0x400f4000

1a0023e8 <gpioToggle>:
   return ret_val;
}


bool_t gpioToggle( gpioMap_t pin )
{
1a0023e8:	b510      	push	{r4, lr}
1a0023ea:	4604      	mov	r4, r0

   return gpioWrite( pin, !gpioRead(pin) );
1a0023ec:	f7ff ffd0 	bl	1a002390 <gpioRead>
1a0023f0:	fab0 f180 	clz	r1, r0
1a0023f4:	0949      	lsrs	r1, r1, #5
1a0023f6:	4620      	mov	r0, r4
1a0023f8:	f7ff ff9e 	bl	1a002338 <gpioWrite>
}
1a0023fc:	bd10      	pop	{r4, pc}
1a0023fe:	bf00      	nop

1a002400 <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a002400:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a002402:	4b04      	ldr	r3, [pc, #16]	; (1a002414 <USB0_IRQHandler+0x14>)
1a002404:	681b      	ldr	r3, [r3, #0]
1a002406:	681b      	ldr	r3, [r3, #0]
1a002408:	68db      	ldr	r3, [r3, #12]
1a00240a:	4a03      	ldr	r2, [pc, #12]	; (1a002418 <USB0_IRQHandler+0x18>)
1a00240c:	6810      	ldr	r0, [r2, #0]
1a00240e:	4798      	blx	r3
1a002410:	bd08      	pop	{r3, pc}
1a002412:	bf00      	nop
1a002414:	10003a00 	.word	0x10003a00
1a002418:	1000149c 	.word	0x1000149c

1a00241c <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a00241c:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a00241e:	f7ff fb1b 	bl	1a001a58 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a002422:	4b40      	ldr	r3, [pc, #256]	; (1a002524 <boardInit+0x108>)
1a002424:	6818      	ldr	r0, [r3, #0]
1a002426:	f7ff fcb5 	bl	1a001d94 <cyclesCounterInit>

   // Inicializar el conteo de Ticks con resolucion de 1ms
   tickInit( 1 );
1a00242a:	2001      	movs	r0, #1
1a00242c:	2100      	movs	r1, #0
1a00242e:	f7ff fd3f 	bl	1a001eb0 <tickInit>

   // Inicializar GPIOs
   gpioInit( 0, GPIO_ENABLE );
1a002432:	2000      	movs	r0, #0
1a002434:	2105      	movs	r1, #5
1a002436:	f7ff feb1 	bl	1a00219c <gpioInit>

   // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
   gpioInit( TEC1, GPIO_INPUT );
1a00243a:	2024      	movs	r0, #36	; 0x24
1a00243c:	2100      	movs	r1, #0
1a00243e:	f7ff fead 	bl	1a00219c <gpioInit>
   gpioInit( TEC2, GPIO_INPUT );
1a002442:	2025      	movs	r0, #37	; 0x25
1a002444:	2100      	movs	r1, #0
1a002446:	f7ff fea9 	bl	1a00219c <gpioInit>
   gpioInit( TEC3, GPIO_INPUT );
1a00244a:	2026      	movs	r0, #38	; 0x26
1a00244c:	2100      	movs	r1, #0
1a00244e:	f7ff fea5 	bl	1a00219c <gpioInit>
   gpioInit( TEC4, GPIO_INPUT );
1a002452:	2027      	movs	r0, #39	; 0x27
1a002454:	2100      	movs	r1, #0
1a002456:	f7ff fea1 	bl	1a00219c <gpioInit>

   // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
   gpioInit( LEDR, GPIO_OUTPUT );
1a00245a:	2028      	movs	r0, #40	; 0x28
1a00245c:	2101      	movs	r1, #1
1a00245e:	f7ff fe9d 	bl	1a00219c <gpioInit>
   gpioInit( LEDG, GPIO_OUTPUT );
1a002462:	2029      	movs	r0, #41	; 0x29
1a002464:	2101      	movs	r1, #1
1a002466:	f7ff fe99 	bl	1a00219c <gpioInit>
   gpioInit( LEDB, GPIO_OUTPUT );
1a00246a:	202a      	movs	r0, #42	; 0x2a
1a00246c:	2101      	movs	r1, #1
1a00246e:	f7ff fe95 	bl	1a00219c <gpioInit>
   gpioInit( LED1, GPIO_OUTPUT );
1a002472:	202b      	movs	r0, #43	; 0x2b
1a002474:	2101      	movs	r1, #1
1a002476:	f7ff fe91 	bl	1a00219c <gpioInit>
   gpioInit( LED2, GPIO_OUTPUT );
1a00247a:	202c      	movs	r0, #44	; 0x2c
1a00247c:	2101      	movs	r1, #1
1a00247e:	f7ff fe8d 	bl	1a00219c <gpioInit>
   gpioInit( LED3, GPIO_OUTPUT );
1a002482:	202d      	movs	r0, #45	; 0x2d
1a002484:	2101      	movs	r1, #1
1a002486:	f7ff fe89 	bl	1a00219c <gpioInit>

   // Configuracion de pines de salida para leds del pocho
   // procesador de audio
   gpioInit( GPIO4, GPIO_OUTPUT );
1a00248a:	201e      	movs	r0, #30
1a00248c:	2101      	movs	r1, #1
1a00248e:	f7ff fe85 	bl	1a00219c <gpioInit>
   gpioInit( GPIO5, GPIO_OUTPUT );
1a002492:	200d      	movs	r0, #13
1a002494:	2101      	movs	r1, #1
1a002496:	f7ff fe81 	bl	1a00219c <gpioInit>
   gpioInit( GPIO6, GPIO_OUTPUT );
1a00249a:	201d      	movs	r0, #29
1a00249c:	2101      	movs	r1, #1
1a00249e:	f7ff fe7d 	bl	1a00219c <gpioInit>


   // Configuracion de pines de entrada de la CIAA-NXP
   gpioInit( DI0, GPIO_INPUT );
1a0024a2:	202e      	movs	r0, #46	; 0x2e
1a0024a4:	2100      	movs	r1, #0
1a0024a6:	f7ff fe79 	bl	1a00219c <gpioInit>
   gpioInit( DI1, GPIO_INPUT );
1a0024aa:	202f      	movs	r0, #47	; 0x2f
1a0024ac:	2100      	movs	r1, #0
1a0024ae:	f7ff fe75 	bl	1a00219c <gpioInit>
   gpioInit( DI2, GPIO_INPUT );
1a0024b2:	2030      	movs	r0, #48	; 0x30
1a0024b4:	2100      	movs	r1, #0
1a0024b6:	f7ff fe71 	bl	1a00219c <gpioInit>
   gpioInit( DI3, GPIO_INPUT );
1a0024ba:	2031      	movs	r0, #49	; 0x31
1a0024bc:	2100      	movs	r1, #0
1a0024be:	f7ff fe6d 	bl	1a00219c <gpioInit>
   gpioInit( DI4, GPIO_INPUT );
1a0024c2:	2032      	movs	r0, #50	; 0x32
1a0024c4:	2100      	movs	r1, #0
1a0024c6:	f7ff fe69 	bl	1a00219c <gpioInit>
   gpioInit( DI5, GPIO_INPUT );
1a0024ca:	2033      	movs	r0, #51	; 0x33
1a0024cc:	2100      	movs	r1, #0
1a0024ce:	f7ff fe65 	bl	1a00219c <gpioInit>
   gpioInit( DI6, GPIO_INPUT );
1a0024d2:	2034      	movs	r0, #52	; 0x34
1a0024d4:	2100      	movs	r1, #0
1a0024d6:	f7ff fe61 	bl	1a00219c <gpioInit>
   gpioInit( DI7, GPIO_INPUT );
1a0024da:	2035      	movs	r0, #53	; 0x35
1a0024dc:	2100      	movs	r1, #0
1a0024de:	f7ff fe5d 	bl	1a00219c <gpioInit>

   // Configuracion de pines de salida de la CIAA-NXP
   gpioInit( DO0, GPIO_OUTPUT );
1a0024e2:	2036      	movs	r0, #54	; 0x36
1a0024e4:	2101      	movs	r1, #1
1a0024e6:	f7ff fe59 	bl	1a00219c <gpioInit>
   gpioInit( DO1, GPIO_OUTPUT );
1a0024ea:	2037      	movs	r0, #55	; 0x37
1a0024ec:	2101      	movs	r1, #1
1a0024ee:	f7ff fe55 	bl	1a00219c <gpioInit>
   gpioInit( DO2, GPIO_OUTPUT );
1a0024f2:	2038      	movs	r0, #56	; 0x38
1a0024f4:	2101      	movs	r1, #1
1a0024f6:	f7ff fe51 	bl	1a00219c <gpioInit>
   gpioInit( DO3, GPIO_OUTPUT );
1a0024fa:	2039      	movs	r0, #57	; 0x39
1a0024fc:	2101      	movs	r1, #1
1a0024fe:	f7ff fe4d 	bl	1a00219c <gpioInit>
   gpioInit( DO4, GPIO_OUTPUT );
1a002502:	203a      	movs	r0, #58	; 0x3a
1a002504:	2101      	movs	r1, #1
1a002506:	f7ff fe49 	bl	1a00219c <gpioInit>
   gpioInit( DO5, GPIO_OUTPUT );
1a00250a:	203b      	movs	r0, #59	; 0x3b
1a00250c:	2101      	movs	r1, #1
1a00250e:	f7ff fe45 	bl	1a00219c <gpioInit>
   gpioInit( DO6, GPIO_OUTPUT );
1a002512:	203c      	movs	r0, #60	; 0x3c
1a002514:	2101      	movs	r1, #1
1a002516:	f7ff fe41 	bl	1a00219c <gpioInit>
   gpioInit( DO7, GPIO_OUTPUT );
1a00251a:	203d      	movs	r0, #61	; 0x3d
1a00251c:	2101      	movs	r1, #1
1a00251e:	f7ff fe3d 	bl	1a00219c <gpioInit>
1a002522:	bd08      	pop	{r3, pc}
1a002524:	100039f4 	.word	0x100039f4

1a002528 <delayInit>:


/* ---- Non Blocking Delay ---- */

void delayInit( delay_t * delay, tick_t duration )
{
1a002528:	b510      	push	{r4, lr}
1a00252a:	4604      	mov	r4, r0
   delay->duration = duration/tickRateMS;
1a00252c:	4610      	mov	r0, r2
1a00252e:	4619      	mov	r1, r3
1a002530:	4b04      	ldr	r3, [pc, #16]	; (1a002544 <delayInit+0x1c>)
1a002532:	e9d3 2300 	ldrd	r2, r3, [r3]
1a002536:	f000 faab 	bl	1a002a90 <__aeabi_uldivmod>
1a00253a:	e9c4 0102 	strd	r0, r1, [r4, #8]
   delay->running = 0;
1a00253e:	2300      	movs	r3, #0
1a002540:	7423      	strb	r3, [r4, #16]
1a002542:	bd10      	pop	{r4, pc}
1a002544:	100039f8 	.word	0x100039f8

1a002548 <delayRead>:
}

bool_t delayRead( delay_t * delay )
{
1a002548:	b510      	push	{r4, lr}
1a00254a:	4604      	mov	r4, r0

   bool_t timeArrived = 0;

   if( !delay->running ) {
1a00254c:	7c03      	ldrb	r3, [r0, #16]
1a00254e:	b93b      	cbnz	r3, 1a002560 <delayRead+0x18>
      delay->startTime = tickRead();
1a002550:	f7ff fc9c 	bl	1a001e8c <tickRead>
1a002554:	e9c4 0100 	strd	r0, r1, [r4]
      delay->running = 1;
1a002558:	2301      	movs	r3, #1
1a00255a:	7423      	strb	r3, [r4, #16]
}

bool_t delayRead( delay_t * delay )
{

   bool_t timeArrived = 0;
1a00255c:	2000      	movs	r0, #0
1a00255e:	bd10      	pop	{r4, pc}

   if( !delay->running ) {
      delay->startTime = tickRead();
      delay->running = 1;
   } else {
      if ( (tick_t)(tickRead() - delay->startTime) >= delay->duration ) {
1a002560:	f7ff fc94 	bl	1a001e8c <tickRead>
1a002564:	e9d4 2300 	ldrd	r2, r3, [r4]
1a002568:	1a80      	subs	r0, r0, r2
1a00256a:	eb61 0103 	sbc.w	r1, r1, r3
1a00256e:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
1a002572:	4299      	cmp	r1, r3
1a002574:	bf08      	it	eq
1a002576:	4290      	cmpeq	r0, r2
1a002578:	d303      	bcc.n	1a002582 <delayRead+0x3a>
         timeArrived = 1;
         delay->running = 0;
1a00257a:	2300      	movs	r3, #0
1a00257c:	7423      	strb	r3, [r4, #16]
   if( !delay->running ) {
      delay->startTime = tickRead();
      delay->running = 1;
   } else {
      if ( (tick_t)(tickRead() - delay->startTime) >= delay->duration ) {
         timeArrived = 1;
1a00257e:	2001      	movs	r0, #1
1a002580:	bd10      	pop	{r4, pc}
}

bool_t delayRead( delay_t * delay )
{

   bool_t timeArrived = 0;
1a002582:	2000      	movs	r0, #0
         delay->running = 0;
      }
   }

   return timeArrived;
}
1a002584:	bd10      	pop	{r4, pc}
1a002586:	bf00      	nop

1a002588 <printInitUart>:
{
   *printer = uart;
}

void printInitUart( print_t* printer, uartMap_t uart, uint32_t baudRate )
{
1a002588:	b508      	push	{r3, lr}
   *printer = uart;
1a00258a:	7001      	strb	r1, [r0, #0]
   uartInit( uart, baudRate );
1a00258c:	4608      	mov	r0, r1
1a00258e:	4611      	mov	r1, r2
1a002590:	f7ff fc24 	bl	1a001ddc <uartInit>
1a002594:	bd08      	pop	{r3, pc}
1a002596:	bf00      	nop

1a002598 <printString>:


// Print String

void printString( print_t printer, const char* string )
{
1a002598:	b508      	push	{r3, lr}
   uartWriteString( printer, string );
1a00259a:	f7ff fc6b 	bl	1a001e74 <uartWriteString>
1a00259e:	bd08      	pop	{r3, pc}

1a0025a0 <printEnter>:
}

void printEnter( print_t printer )
{
1a0025a0:	b508      	push	{r3, lr}
   uartWriteString( printer, PRINT_ENTER_STRING );
1a0025a2:	4902      	ldr	r1, [pc, #8]	; (1a0025ac <printEnter+0xc>)
1a0025a4:	f7ff fc66 	bl	1a001e74 <uartWriteString>
1a0025a8:	bd08      	pop	{r3, pc}
1a0025aa:	bf00      	nop
1a0025ac:	1a0033c8 	.word	0x1a0033c8

1a0025b0 <clearInterrupt>:
}

static void clearInterrupt(uint8_t irqChannel)
{
   /* Clear interrupt flag for irqChannel */
   Chip_PININT_ClearIntStatus(LPC_GPIO_PIN_INT,PININTCH(irqChannel));
1a0025b0:	2301      	movs	r3, #1
1a0025b2:	4083      	lsls	r3, r0
1a0025b4:	4a01      	ldr	r2, [pc, #4]	; (1a0025bc <clearInterrupt+0xc>)
1a0025b6:	6253      	str	r3, [r2, #36]	; 0x24
1a0025b8:	4770      	bx	lr
1a0025ba:	bf00      	nop
1a0025bc:	40087000 	.word	0x40087000

1a0025c0 <serveInterrupt>:
}

static void serveInterrupt(uint8_t irqChannel)
{
1a0025c0:	b570      	push	{r4, r5, r6, lr}
   ultrasonicSensorMap_t aSensor = ultrasonicSensorsIrqMap[irqChannel];
1a0025c2:	4b13      	ldr	r3, [pc, #76]	; (1a002610 <serveInterrupt+0x50>)
1a0025c4:	5c1b      	ldrb	r3, [r3, r0]
 * @param	pPININT	: The base address of Pin interrupt block
 * @return	PININT states (bit n = high) with a latched rise state detected
 */
STATIC INLINE uint32_t Chip_PININT_GetRiseStates(LPC_PIN_INT_T *pPININT)
{
	return pPININT->RISE;
1a0025c6:	4a13      	ldr	r2, [pc, #76]	; (1a002614 <serveInterrupt+0x54>)
1a0025c8:	69d2      	ldr	r2, [r2, #28]
   /* If interrupt was because a rising edge */
   if ( Chip_PININT_GetRiseStates(LPC_GPIO_PIN_INT) & PININTCH(irqChannel) ) {
1a0025ca:	2401      	movs	r4, #1
1a0025cc:	4084      	lsls	r4, r0
1a0025ce:	4214      	tst	r4, r2
1a0025d0:	d00a      	beq.n	1a0025e8 <serveInterrupt+0x28>
 * @return	Current timer terminal count value
 * @note	Returns the current timer terminal count.
 */
STATIC INLINE uint32_t Chip_TIMER_ReadCount(LPC_TIMER_T *pTMR)
{
	return pTMR->TC;
1a0025d2:	4a11      	ldr	r2, [pc, #68]	; (1a002618 <serveInterrupt+0x58>)
1a0025d4:	6892      	ldr	r2, [r2, #8]
      //TODO add method to sapi_timer.h in order to get a timer count -> avoid using LPC_TIMER0 directly

      /* Save actual timer count in echoRiseTime */
      ultrasonicSensors[aSensor].echoRiseTime = Chip_TIMER_ReadCount(LPC_TIMER0);
1a0025d6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
1a0025da:	00db      	lsls	r3, r3, #3
1a0025dc:	490f      	ldr	r1, [pc, #60]	; (1a00261c <serveInterrupt+0x5c>)
1a0025de:	440b      	add	r3, r1
1a0025e0:	605a      	str	r2, [r3, #4]
 * @param	pins	: Pins with latched states to clear
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_ClearRiseStates(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->RISE = pins;
1a0025e2:	4b0c      	ldr	r3, [pc, #48]	; (1a002614 <serveInterrupt+0x54>)
1a0025e4:	61dc      	str	r4, [r3, #28]
1a0025e6:	e00f      	b.n	1a002608 <serveInterrupt+0x48>
1a0025e8:	4a0b      	ldr	r2, [pc, #44]	; (1a002618 <serveInterrupt+0x58>)
1a0025ea:	6891      	ldr	r1, [r2, #8]
   else {
      //TODO add method to sapi_timer.h in order to get a timer count -> avoid using LPC_TIMER0 directly
      //TODO echoFallTime may not be necesary

      /* Save actual timer count in echoFallTime */
      ultrasonicSensors[aSensor].echoFallTime = Chip_TIMER_ReadCount(LPC_TIMER0);
1a0025ec:	4d0b      	ldr	r5, [pc, #44]	; (1a00261c <serveInterrupt+0x5c>)
1a0025ee:	005e      	lsls	r6, r3, #1
1a0025f0:	18f2      	adds	r2, r6, r3
1a0025f2:	00d2      	lsls	r2, r2, #3
1a0025f4:	442a      	add	r2, r5
1a0025f6:	6091      	str	r1, [r2, #8]
      /* Compute echo pulse width in timer ticks and save in lastEchoWidth */
      ultrasonicSensors[aSensor].lastEchoWidth = ultrasonicSensors[aSensor].echoFallTime - ultrasonicSensors[aSensor].echoRiseTime;
1a0025f8:	6852      	ldr	r2, [r2, #4]
1a0025fa:	1a89      	subs	r1, r1, r2
1a0025fc:	4433      	add	r3, r6
1a0025fe:	00db      	lsls	r3, r3, #3
1a002600:	442b      	add	r3, r5
1a002602:	60d9      	str	r1, [r3, #12]
 * @param	pins	: Pins with latched states to clear
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_ClearFallStates(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->FALL = pins;
1a002604:	4b03      	ldr	r3, [pc, #12]	; (1a002614 <serveInterrupt+0x54>)
1a002606:	621c      	str	r4, [r3, #32]
      /* Clear falling edge irq */
      Chip_PININT_ClearFallStates(LPC_GPIO_PIN_INT,PININTCH(irqChannel));
   }

   /* Clear IRQ status */
   clearInterrupt(irqChannel);
1a002608:	f7ff ffd2 	bl	1a0025b0 <clearInterrupt>
1a00260c:	bd70      	pop	{r4, r5, r6, pc}
1a00260e:	bf00      	nop
1a002610:	1a0033cc 	.word	0x1a0033cc
1a002614:	40087000 	.word	0x40087000
1a002618:	40084000 	.word	0x40084000
1a00261c:	10000084 	.word	0x10000084

1a002620 <GPIO1_IRQHandler>:
//{
//   serveInterrupt(0);
//}

void GPIO1_IRQHandler(void)
{
1a002620:	b508      	push	{r3, lr}
   serveInterrupt(1);
1a002622:	2001      	movs	r0, #1
1a002624:	f7ff ffcc 	bl	1a0025c0 <serveInterrupt>
1a002628:	bd08      	pop	{r3, pc}
1a00262a:	bf00      	nop

1a00262c <GPIO2_IRQHandler>:
}

void GPIO2_IRQHandler(void)
{
1a00262c:	b508      	push	{r3, lr}
   serveInterrupt(2);
1a00262e:	2002      	movs	r0, #2
1a002630:	f7ff ffc6 	bl	1a0025c0 <serveInterrupt>
1a002634:	bd08      	pop	{r3, pc}
1a002636:	bf00      	nop

1a002638 <round>:
1a002638:	ec51 0b10 	vmov	r0, r1, d0
1a00263c:	f3c1 520a 	ubfx	r2, r1, #20, #11
1a002640:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
1a002644:	2b13      	cmp	r3, #19
1a002646:	b570      	push	{r4, r5, r6, lr}
1a002648:	460c      	mov	r4, r1
1a00264a:	dc12      	bgt.n	1a002672 <round+0x3a>
1a00264c:	2b00      	cmp	r3, #0
1a00264e:	db31      	blt.n	1a0026b4 <round+0x7c>
1a002650:	4a22      	ldr	r2, [pc, #136]	; (1a0026dc <round+0xa4>)
1a002652:	411a      	asrs	r2, r3
1a002654:	420a      	tst	r2, r1
1a002656:	460d      	mov	r5, r1
1a002658:	d029      	beq.n	1a0026ae <round+0x76>
1a00265a:	f44f 2400 	mov.w	r4, #524288	; 0x80000
1a00265e:	411c      	asrs	r4, r3
1a002660:	442c      	add	r4, r5
1a002662:	ea24 0402 	bic.w	r4, r4, r2
1a002666:	2100      	movs	r1, #0
1a002668:	4623      	mov	r3, r4
1a00266a:	460a      	mov	r2, r1
1a00266c:	ec43 2b10 	vmov	d0, r2, r3
1a002670:	bd70      	pop	{r4, r5, r6, pc}
1a002672:	2b33      	cmp	r3, #51	; 0x33
1a002674:	dd05      	ble.n	1a002682 <round+0x4a>
1a002676:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
1a00267a:	d021      	beq.n	1a0026c0 <round+0x88>
1a00267c:	ec41 0b10 	vmov	d0, r0, r1
1a002680:	bd70      	pop	{r4, r5, r6, pc}
1a002682:	f2a2 4313 	subw	r3, r2, #1043	; 0x413
1a002686:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
1a00268a:	40dd      	lsrs	r5, r3
1a00268c:	4205      	tst	r5, r0
1a00268e:	d0f5      	beq.n	1a00267c <round+0x44>
1a002690:	f5c2 6286 	rsb	r2, r2, #1072	; 0x430
1a002694:	3202      	adds	r2, #2
1a002696:	2301      	movs	r3, #1
1a002698:	4093      	lsls	r3, r2
1a00269a:	181b      	adds	r3, r3, r0
1a00269c:	ea23 0105 	bic.w	r1, r3, r5
1a0026a0:	bf28      	it	cs
1a0026a2:	3401      	addcs	r4, #1
1a0026a4:	4623      	mov	r3, r4
1a0026a6:	460a      	mov	r2, r1
1a0026a8:	ec43 2b10 	vmov	d0, r2, r3
1a0026ac:	bd70      	pop	{r4, r5, r6, pc}
1a0026ae:	2800      	cmp	r0, #0
1a0026b0:	d1d3      	bne.n	1a00265a <round+0x22>
1a0026b2:	e7e3      	b.n	1a00267c <round+0x44>
1a0026b4:	3301      	adds	r3, #1
1a0026b6:	f001 4400 	and.w	r4, r1, #2147483648	; 0x80000000
1a0026ba:	d009      	beq.n	1a0026d0 <round+0x98>
1a0026bc:	2100      	movs	r1, #0
1a0026be:	e7d3      	b.n	1a002668 <round+0x30>
1a0026c0:	ee10 2a10 	vmov	r2, s0
1a0026c4:	460b      	mov	r3, r1
1a0026c6:	f000 f811 	bl	1a0026ec <__adddf3>
1a0026ca:	ec41 0b10 	vmov	d0, r0, r1
1a0026ce:	bd70      	pop	{r4, r5, r6, pc}
1a0026d0:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
1a0026d4:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
1a0026d8:	2100      	movs	r1, #0
1a0026da:	e7c5      	b.n	1a002668 <round+0x30>
1a0026dc:	000fffff 	.word	0x000fffff

1a0026e0 <__aeabi_drsub>:
1a0026e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
1a0026e4:	e002      	b.n	1a0026ec <__adddf3>
1a0026e6:	bf00      	nop

1a0026e8 <__aeabi_dsub>:
1a0026e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

1a0026ec <__adddf3>:
1a0026ec:	b530      	push	{r4, r5, lr}
1a0026ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
1a0026f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
1a0026f6:	ea94 0f05 	teq	r4, r5
1a0026fa:	bf08      	it	eq
1a0026fc:	ea90 0f02 	teqeq	r0, r2
1a002700:	bf1f      	itttt	ne
1a002702:	ea54 0c00 	orrsne.w	ip, r4, r0
1a002706:	ea55 0c02 	orrsne.w	ip, r5, r2
1a00270a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
1a00270e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
1a002712:	f000 80e2 	beq.w	1a0028da <__adddf3+0x1ee>
1a002716:	ea4f 5454 	mov.w	r4, r4, lsr #21
1a00271a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
1a00271e:	bfb8      	it	lt
1a002720:	426d      	neglt	r5, r5
1a002722:	dd0c      	ble.n	1a00273e <__adddf3+0x52>
1a002724:	442c      	add	r4, r5
1a002726:	ea80 0202 	eor.w	r2, r0, r2
1a00272a:	ea81 0303 	eor.w	r3, r1, r3
1a00272e:	ea82 0000 	eor.w	r0, r2, r0
1a002732:	ea83 0101 	eor.w	r1, r3, r1
1a002736:	ea80 0202 	eor.w	r2, r0, r2
1a00273a:	ea81 0303 	eor.w	r3, r1, r3
1a00273e:	2d36      	cmp	r5, #54	; 0x36
1a002740:	bf88      	it	hi
1a002742:	bd30      	pophi	{r4, r5, pc}
1a002744:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
1a002748:	ea4f 3101 	mov.w	r1, r1, lsl #12
1a00274c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
1a002750:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
1a002754:	d002      	beq.n	1a00275c <__adddf3+0x70>
1a002756:	4240      	negs	r0, r0
1a002758:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a00275c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
1a002760:	ea4f 3303 	mov.w	r3, r3, lsl #12
1a002764:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
1a002768:	d002      	beq.n	1a002770 <__adddf3+0x84>
1a00276a:	4252      	negs	r2, r2
1a00276c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
1a002770:	ea94 0f05 	teq	r4, r5
1a002774:	f000 80a7 	beq.w	1a0028c6 <__adddf3+0x1da>
1a002778:	f1a4 0401 	sub.w	r4, r4, #1
1a00277c:	f1d5 0e20 	rsbs	lr, r5, #32
1a002780:	db0d      	blt.n	1a00279e <__adddf3+0xb2>
1a002782:	fa02 fc0e 	lsl.w	ip, r2, lr
1a002786:	fa22 f205 	lsr.w	r2, r2, r5
1a00278a:	1880      	adds	r0, r0, r2
1a00278c:	f141 0100 	adc.w	r1, r1, #0
1a002790:	fa03 f20e 	lsl.w	r2, r3, lr
1a002794:	1880      	adds	r0, r0, r2
1a002796:	fa43 f305 	asr.w	r3, r3, r5
1a00279a:	4159      	adcs	r1, r3
1a00279c:	e00e      	b.n	1a0027bc <__adddf3+0xd0>
1a00279e:	f1a5 0520 	sub.w	r5, r5, #32
1a0027a2:	f10e 0e20 	add.w	lr, lr, #32
1a0027a6:	2a01      	cmp	r2, #1
1a0027a8:	fa03 fc0e 	lsl.w	ip, r3, lr
1a0027ac:	bf28      	it	cs
1a0027ae:	f04c 0c02 	orrcs.w	ip, ip, #2
1a0027b2:	fa43 f305 	asr.w	r3, r3, r5
1a0027b6:	18c0      	adds	r0, r0, r3
1a0027b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
1a0027bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a0027c0:	d507      	bpl.n	1a0027d2 <__adddf3+0xe6>
1a0027c2:	f04f 0e00 	mov.w	lr, #0
1a0027c6:	f1dc 0c00 	rsbs	ip, ip, #0
1a0027ca:	eb7e 0000 	sbcs.w	r0, lr, r0
1a0027ce:	eb6e 0101 	sbc.w	r1, lr, r1
1a0027d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
1a0027d6:	d31b      	bcc.n	1a002810 <__adddf3+0x124>
1a0027d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
1a0027dc:	d30c      	bcc.n	1a0027f8 <__adddf3+0x10c>
1a0027de:	0849      	lsrs	r1, r1, #1
1a0027e0:	ea5f 0030 	movs.w	r0, r0, rrx
1a0027e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
1a0027e8:	f104 0401 	add.w	r4, r4, #1
1a0027ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
1a0027f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
1a0027f4:	f080 809a 	bcs.w	1a00292c <__adddf3+0x240>
1a0027f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
1a0027fc:	bf08      	it	eq
1a0027fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
1a002802:	f150 0000 	adcs.w	r0, r0, #0
1a002806:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1a00280a:	ea41 0105 	orr.w	r1, r1, r5
1a00280e:	bd30      	pop	{r4, r5, pc}
1a002810:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
1a002814:	4140      	adcs	r0, r0
1a002816:	eb41 0101 	adc.w	r1, r1, r1
1a00281a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a00281e:	f1a4 0401 	sub.w	r4, r4, #1
1a002822:	d1e9      	bne.n	1a0027f8 <__adddf3+0x10c>
1a002824:	f091 0f00 	teq	r1, #0
1a002828:	bf04      	itt	eq
1a00282a:	4601      	moveq	r1, r0
1a00282c:	2000      	moveq	r0, #0
1a00282e:	fab1 f381 	clz	r3, r1
1a002832:	bf08      	it	eq
1a002834:	3320      	addeq	r3, #32
1a002836:	f1a3 030b 	sub.w	r3, r3, #11
1a00283a:	f1b3 0220 	subs.w	r2, r3, #32
1a00283e:	da0c      	bge.n	1a00285a <__adddf3+0x16e>
1a002840:	320c      	adds	r2, #12
1a002842:	dd08      	ble.n	1a002856 <__adddf3+0x16a>
1a002844:	f102 0c14 	add.w	ip, r2, #20
1a002848:	f1c2 020c 	rsb	r2, r2, #12
1a00284c:	fa01 f00c 	lsl.w	r0, r1, ip
1a002850:	fa21 f102 	lsr.w	r1, r1, r2
1a002854:	e00c      	b.n	1a002870 <__adddf3+0x184>
1a002856:	f102 0214 	add.w	r2, r2, #20
1a00285a:	bfd8      	it	le
1a00285c:	f1c2 0c20 	rsble	ip, r2, #32
1a002860:	fa01 f102 	lsl.w	r1, r1, r2
1a002864:	fa20 fc0c 	lsr.w	ip, r0, ip
1a002868:	bfdc      	itt	le
1a00286a:	ea41 010c 	orrle.w	r1, r1, ip
1a00286e:	4090      	lslle	r0, r2
1a002870:	1ae4      	subs	r4, r4, r3
1a002872:	bfa2      	ittt	ge
1a002874:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
1a002878:	4329      	orrge	r1, r5
1a00287a:	bd30      	popge	{r4, r5, pc}
1a00287c:	ea6f 0404 	mvn.w	r4, r4
1a002880:	3c1f      	subs	r4, #31
1a002882:	da1c      	bge.n	1a0028be <__adddf3+0x1d2>
1a002884:	340c      	adds	r4, #12
1a002886:	dc0e      	bgt.n	1a0028a6 <__adddf3+0x1ba>
1a002888:	f104 0414 	add.w	r4, r4, #20
1a00288c:	f1c4 0220 	rsb	r2, r4, #32
1a002890:	fa20 f004 	lsr.w	r0, r0, r4
1a002894:	fa01 f302 	lsl.w	r3, r1, r2
1a002898:	ea40 0003 	orr.w	r0, r0, r3
1a00289c:	fa21 f304 	lsr.w	r3, r1, r4
1a0028a0:	ea45 0103 	orr.w	r1, r5, r3
1a0028a4:	bd30      	pop	{r4, r5, pc}
1a0028a6:	f1c4 040c 	rsb	r4, r4, #12
1a0028aa:	f1c4 0220 	rsb	r2, r4, #32
1a0028ae:	fa20 f002 	lsr.w	r0, r0, r2
1a0028b2:	fa01 f304 	lsl.w	r3, r1, r4
1a0028b6:	ea40 0003 	orr.w	r0, r0, r3
1a0028ba:	4629      	mov	r1, r5
1a0028bc:	bd30      	pop	{r4, r5, pc}
1a0028be:	fa21 f004 	lsr.w	r0, r1, r4
1a0028c2:	4629      	mov	r1, r5
1a0028c4:	bd30      	pop	{r4, r5, pc}
1a0028c6:	f094 0f00 	teq	r4, #0
1a0028ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
1a0028ce:	bf06      	itte	eq
1a0028d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
1a0028d4:	3401      	addeq	r4, #1
1a0028d6:	3d01      	subne	r5, #1
1a0028d8:	e74e      	b.n	1a002778 <__adddf3+0x8c>
1a0028da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
1a0028de:	bf18      	it	ne
1a0028e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
1a0028e4:	d029      	beq.n	1a00293a <__adddf3+0x24e>
1a0028e6:	ea94 0f05 	teq	r4, r5
1a0028ea:	bf08      	it	eq
1a0028ec:	ea90 0f02 	teqeq	r0, r2
1a0028f0:	d005      	beq.n	1a0028fe <__adddf3+0x212>
1a0028f2:	ea54 0c00 	orrs.w	ip, r4, r0
1a0028f6:	bf04      	itt	eq
1a0028f8:	4619      	moveq	r1, r3
1a0028fa:	4610      	moveq	r0, r2
1a0028fc:	bd30      	pop	{r4, r5, pc}
1a0028fe:	ea91 0f03 	teq	r1, r3
1a002902:	bf1e      	ittt	ne
1a002904:	2100      	movne	r1, #0
1a002906:	2000      	movne	r0, #0
1a002908:	bd30      	popne	{r4, r5, pc}
1a00290a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
1a00290e:	d105      	bne.n	1a00291c <__adddf3+0x230>
1a002910:	0040      	lsls	r0, r0, #1
1a002912:	4149      	adcs	r1, r1
1a002914:	bf28      	it	cs
1a002916:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
1a00291a:	bd30      	pop	{r4, r5, pc}
1a00291c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
1a002920:	bf3c      	itt	cc
1a002922:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
1a002926:	bd30      	popcc	{r4, r5, pc}
1a002928:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a00292c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
1a002930:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a002934:	f04f 0000 	mov.w	r0, #0
1a002938:	bd30      	pop	{r4, r5, pc}
1a00293a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
1a00293e:	bf1a      	itte	ne
1a002940:	4619      	movne	r1, r3
1a002942:	4610      	movne	r0, r2
1a002944:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
1a002948:	bf1c      	itt	ne
1a00294a:	460b      	movne	r3, r1
1a00294c:	4602      	movne	r2, r0
1a00294e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
1a002952:	bf06      	itte	eq
1a002954:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
1a002958:	ea91 0f03 	teqeq	r1, r3
1a00295c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
1a002960:	bd30      	pop	{r4, r5, pc}
1a002962:	bf00      	nop

1a002964 <__aeabi_ui2d>:
1a002964:	f090 0f00 	teq	r0, #0
1a002968:	bf04      	itt	eq
1a00296a:	2100      	moveq	r1, #0
1a00296c:	4770      	bxeq	lr
1a00296e:	b530      	push	{r4, r5, lr}
1a002970:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a002974:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a002978:	f04f 0500 	mov.w	r5, #0
1a00297c:	f04f 0100 	mov.w	r1, #0
1a002980:	e750      	b.n	1a002824 <__adddf3+0x138>
1a002982:	bf00      	nop

1a002984 <__aeabi_i2d>:
1a002984:	f090 0f00 	teq	r0, #0
1a002988:	bf04      	itt	eq
1a00298a:	2100      	moveq	r1, #0
1a00298c:	4770      	bxeq	lr
1a00298e:	b530      	push	{r4, r5, lr}
1a002990:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a002994:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a002998:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
1a00299c:	bf48      	it	mi
1a00299e:	4240      	negmi	r0, r0
1a0029a0:	f04f 0100 	mov.w	r1, #0
1a0029a4:	e73e      	b.n	1a002824 <__adddf3+0x138>
1a0029a6:	bf00      	nop

1a0029a8 <__aeabi_f2d>:
1a0029a8:	0042      	lsls	r2, r0, #1
1a0029aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
1a0029ae:	ea4f 0131 	mov.w	r1, r1, rrx
1a0029b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
1a0029b6:	bf1f      	itttt	ne
1a0029b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
1a0029bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
1a0029c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
1a0029c4:	4770      	bxne	lr
1a0029c6:	f092 0f00 	teq	r2, #0
1a0029ca:	bf14      	ite	ne
1a0029cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
1a0029d0:	4770      	bxeq	lr
1a0029d2:	b530      	push	{r4, r5, lr}
1a0029d4:	f44f 7460 	mov.w	r4, #896	; 0x380
1a0029d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a0029dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
1a0029e0:	e720      	b.n	1a002824 <__adddf3+0x138>
1a0029e2:	bf00      	nop

1a0029e4 <__aeabi_ul2d>:
1a0029e4:	ea50 0201 	orrs.w	r2, r0, r1
1a0029e8:	bf08      	it	eq
1a0029ea:	4770      	bxeq	lr
1a0029ec:	b530      	push	{r4, r5, lr}
1a0029ee:	f04f 0500 	mov.w	r5, #0
1a0029f2:	e00a      	b.n	1a002a0a <__aeabi_l2d+0x16>

1a0029f4 <__aeabi_l2d>:
1a0029f4:	ea50 0201 	orrs.w	r2, r0, r1
1a0029f8:	bf08      	it	eq
1a0029fa:	4770      	bxeq	lr
1a0029fc:	b530      	push	{r4, r5, lr}
1a0029fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
1a002a02:	d502      	bpl.n	1a002a0a <__aeabi_l2d+0x16>
1a002a04:	4240      	negs	r0, r0
1a002a06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a002a0a:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a002a0e:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a002a12:	ea5f 5c91 	movs.w	ip, r1, lsr #22
1a002a16:	f43f aedc 	beq.w	1a0027d2 <__adddf3+0xe6>
1a002a1a:	f04f 0203 	mov.w	r2, #3
1a002a1e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
1a002a22:	bf18      	it	ne
1a002a24:	3203      	addne	r2, #3
1a002a26:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
1a002a2a:	bf18      	it	ne
1a002a2c:	3203      	addne	r2, #3
1a002a2e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
1a002a32:	f1c2 0320 	rsb	r3, r2, #32
1a002a36:	fa00 fc03 	lsl.w	ip, r0, r3
1a002a3a:	fa20 f002 	lsr.w	r0, r0, r2
1a002a3e:	fa01 fe03 	lsl.w	lr, r1, r3
1a002a42:	ea40 000e 	orr.w	r0, r0, lr
1a002a46:	fa21 f102 	lsr.w	r1, r1, r2
1a002a4a:	4414      	add	r4, r2
1a002a4c:	e6c1      	b.n	1a0027d2 <__adddf3+0xe6>
1a002a4e:	bf00      	nop

1a002a50 <__aeabi_d2uiz>:
1a002a50:	004a      	lsls	r2, r1, #1
1a002a52:	d211      	bcs.n	1a002a78 <__aeabi_d2uiz+0x28>
1a002a54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
1a002a58:	d211      	bcs.n	1a002a7e <__aeabi_d2uiz+0x2e>
1a002a5a:	d50d      	bpl.n	1a002a78 <__aeabi_d2uiz+0x28>
1a002a5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
1a002a60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
1a002a64:	d40e      	bmi.n	1a002a84 <__aeabi_d2uiz+0x34>
1a002a66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
1a002a6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
1a002a6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
1a002a72:	fa23 f002 	lsr.w	r0, r3, r2
1a002a76:	4770      	bx	lr
1a002a78:	f04f 0000 	mov.w	r0, #0
1a002a7c:	4770      	bx	lr
1a002a7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
1a002a82:	d102      	bne.n	1a002a8a <__aeabi_d2uiz+0x3a>
1a002a84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002a88:	4770      	bx	lr
1a002a8a:	f04f 0000 	mov.w	r0, #0
1a002a8e:	4770      	bx	lr

1a002a90 <__aeabi_uldivmod>:
1a002a90:	b953      	cbnz	r3, 1a002aa8 <__aeabi_uldivmod+0x18>
1a002a92:	b94a      	cbnz	r2, 1a002aa8 <__aeabi_uldivmod+0x18>
1a002a94:	2900      	cmp	r1, #0
1a002a96:	bf08      	it	eq
1a002a98:	2800      	cmpeq	r0, #0
1a002a9a:	bf1c      	itt	ne
1a002a9c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a002aa0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a002aa4:	f000 b83c 	b.w	1a002b20 <__aeabi_idiv0>
1a002aa8:	b082      	sub	sp, #8
1a002aaa:	46ec      	mov	ip, sp
1a002aac:	e92d 5000 	stmdb	sp!, {ip, lr}
1a002ab0:	f000 f81e 	bl	1a002af0 <__gnu_uldivmod_helper>
1a002ab4:	f8dd e004 	ldr.w	lr, [sp, #4]
1a002ab8:	b002      	add	sp, #8
1a002aba:	bc0c      	pop	{r2, r3}
1a002abc:	4770      	bx	lr
1a002abe:	bf00      	nop

1a002ac0 <__gnu_ldivmod_helper>:
1a002ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002ac4:	9c06      	ldr	r4, [sp, #24]
1a002ac6:	4615      	mov	r5, r2
1a002ac8:	4606      	mov	r6, r0
1a002aca:	460f      	mov	r7, r1
1a002acc:	4698      	mov	r8, r3
1a002ace:	f000 f829 	bl	1a002b24 <__divdi3>
1a002ad2:	fb05 f301 	mul.w	r3, r5, r1
1a002ad6:	fb00 3808 	mla	r8, r0, r8, r3
1a002ada:	fba5 2300 	umull	r2, r3, r5, r0
1a002ade:	1ab2      	subs	r2, r6, r2
1a002ae0:	4443      	add	r3, r8
1a002ae2:	eb67 0303 	sbc.w	r3, r7, r3
1a002ae6:	e9c4 2300 	strd	r2, r3, [r4]
1a002aea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a002aee:	bf00      	nop

1a002af0 <__gnu_uldivmod_helper>:
1a002af0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002af4:	9c06      	ldr	r4, [sp, #24]
1a002af6:	4690      	mov	r8, r2
1a002af8:	4606      	mov	r6, r0
1a002afa:	460f      	mov	r7, r1
1a002afc:	461d      	mov	r5, r3
1a002afe:	f000 f95f 	bl	1a002dc0 <__udivdi3>
1a002b02:	fb00 f505 	mul.w	r5, r0, r5
1a002b06:	fba0 2308 	umull	r2, r3, r0, r8
1a002b0a:	fb08 5501 	mla	r5, r8, r1, r5
1a002b0e:	1ab2      	subs	r2, r6, r2
1a002b10:	442b      	add	r3, r5
1a002b12:	eb67 0303 	sbc.w	r3, r7, r3
1a002b16:	e9c4 2300 	strd	r2, r3, [r4]
1a002b1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a002b1e:	bf00      	nop

1a002b20 <__aeabi_idiv0>:
1a002b20:	4770      	bx	lr
1a002b22:	bf00      	nop

1a002b24 <__divdi3>:
1a002b24:	2900      	cmp	r1, #0
1a002b26:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a002b2a:	f2c0 80a6 	blt.w	1a002c7a <__divdi3+0x156>
1a002b2e:	2600      	movs	r6, #0
1a002b30:	2b00      	cmp	r3, #0
1a002b32:	f2c0 809c 	blt.w	1a002c6e <__divdi3+0x14a>
1a002b36:	4688      	mov	r8, r1
1a002b38:	4694      	mov	ip, r2
1a002b3a:	469e      	mov	lr, r3
1a002b3c:	4615      	mov	r5, r2
1a002b3e:	4604      	mov	r4, r0
1a002b40:	460f      	mov	r7, r1
1a002b42:	2b00      	cmp	r3, #0
1a002b44:	d13d      	bne.n	1a002bc2 <__divdi3+0x9e>
1a002b46:	428a      	cmp	r2, r1
1a002b48:	d959      	bls.n	1a002bfe <__divdi3+0xda>
1a002b4a:	fab2 f382 	clz	r3, r2
1a002b4e:	b13b      	cbz	r3, 1a002b60 <__divdi3+0x3c>
1a002b50:	f1c3 0220 	rsb	r2, r3, #32
1a002b54:	409f      	lsls	r7, r3
1a002b56:	fa20 f202 	lsr.w	r2, r0, r2
1a002b5a:	409d      	lsls	r5, r3
1a002b5c:	4317      	orrs	r7, r2
1a002b5e:	409c      	lsls	r4, r3
1a002b60:	0c29      	lsrs	r1, r5, #16
1a002b62:	0c22      	lsrs	r2, r4, #16
1a002b64:	fbb7 fef1 	udiv	lr, r7, r1
1a002b68:	b2a8      	uxth	r0, r5
1a002b6a:	fb01 771e 	mls	r7, r1, lr, r7
1a002b6e:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
1a002b72:	fb00 f30e 	mul.w	r3, r0, lr
1a002b76:	42bb      	cmp	r3, r7
1a002b78:	d90a      	bls.n	1a002b90 <__divdi3+0x6c>
1a002b7a:	197f      	adds	r7, r7, r5
1a002b7c:	f10e 32ff 	add.w	r2, lr, #4294967295	; 0xffffffff
1a002b80:	f080 8105 	bcs.w	1a002d8e <__divdi3+0x26a>
1a002b84:	42bb      	cmp	r3, r7
1a002b86:	f240 8102 	bls.w	1a002d8e <__divdi3+0x26a>
1a002b8a:	f1ae 0e02 	sub.w	lr, lr, #2
1a002b8e:	442f      	add	r7, r5
1a002b90:	1aff      	subs	r7, r7, r3
1a002b92:	b2a4      	uxth	r4, r4
1a002b94:	fbb7 f3f1 	udiv	r3, r7, r1
1a002b98:	fb01 7713 	mls	r7, r1, r3, r7
1a002b9c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
1a002ba0:	fb00 f003 	mul.w	r0, r0, r3
1a002ba4:	42b8      	cmp	r0, r7
1a002ba6:	d908      	bls.n	1a002bba <__divdi3+0x96>
1a002ba8:	197f      	adds	r7, r7, r5
1a002baa:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
1a002bae:	f080 80f0 	bcs.w	1a002d92 <__divdi3+0x26e>
1a002bb2:	42b8      	cmp	r0, r7
1a002bb4:	f240 80ed 	bls.w	1a002d92 <__divdi3+0x26e>
1a002bb8:	3b02      	subs	r3, #2
1a002bba:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
1a002bbe:	2200      	movs	r2, #0
1a002bc0:	e003      	b.n	1a002bca <__divdi3+0xa6>
1a002bc2:	428b      	cmp	r3, r1
1a002bc4:	d90f      	bls.n	1a002be6 <__divdi3+0xc2>
1a002bc6:	2200      	movs	r2, #0
1a002bc8:	4613      	mov	r3, r2
1a002bca:	1c34      	adds	r4, r6, #0
1a002bcc:	bf18      	it	ne
1a002bce:	2401      	movne	r4, #1
1a002bd0:	4260      	negs	r0, r4
1a002bd2:	f04f 0500 	mov.w	r5, #0
1a002bd6:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
1a002bda:	4058      	eors	r0, r3
1a002bdc:	4051      	eors	r1, r2
1a002bde:	1900      	adds	r0, r0, r4
1a002be0:	4169      	adcs	r1, r5
1a002be2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a002be6:	fab3 f283 	clz	r2, r3
1a002bea:	2a00      	cmp	r2, #0
1a002bec:	f040 8086 	bne.w	1a002cfc <__divdi3+0x1d8>
1a002bf0:	428b      	cmp	r3, r1
1a002bf2:	d302      	bcc.n	1a002bfa <__divdi3+0xd6>
1a002bf4:	4584      	cmp	ip, r0
1a002bf6:	f200 80db 	bhi.w	1a002db0 <__divdi3+0x28c>
1a002bfa:	2301      	movs	r3, #1
1a002bfc:	e7e5      	b.n	1a002bca <__divdi3+0xa6>
1a002bfe:	b912      	cbnz	r2, 1a002c06 <__divdi3+0xe2>
1a002c00:	2301      	movs	r3, #1
1a002c02:	fbb3 f5f2 	udiv	r5, r3, r2
1a002c06:	fab5 f085 	clz	r0, r5
1a002c0a:	2800      	cmp	r0, #0
1a002c0c:	d13b      	bne.n	1a002c86 <__divdi3+0x162>
1a002c0e:	1b78      	subs	r0, r7, r5
1a002c10:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a002c14:	fa1f fc85 	uxth.w	ip, r5
1a002c18:	2201      	movs	r2, #1
1a002c1a:	fbb0 f8fe 	udiv	r8, r0, lr
1a002c1e:	0c21      	lsrs	r1, r4, #16
1a002c20:	fb0e 0718 	mls	r7, lr, r8, r0
1a002c24:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
1a002c28:	fb0c f308 	mul.w	r3, ip, r8
1a002c2c:	42bb      	cmp	r3, r7
1a002c2e:	d907      	bls.n	1a002c40 <__divdi3+0x11c>
1a002c30:	197f      	adds	r7, r7, r5
1a002c32:	f108 31ff 	add.w	r1, r8, #4294967295	; 0xffffffff
1a002c36:	d202      	bcs.n	1a002c3e <__divdi3+0x11a>
1a002c38:	42bb      	cmp	r3, r7
1a002c3a:	f200 80bd 	bhi.w	1a002db8 <__divdi3+0x294>
1a002c3e:	4688      	mov	r8, r1
1a002c40:	1aff      	subs	r7, r7, r3
1a002c42:	b2a4      	uxth	r4, r4
1a002c44:	fbb7 f3fe 	udiv	r3, r7, lr
1a002c48:	fb0e 7713 	mls	r7, lr, r3, r7
1a002c4c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
1a002c50:	fb0c fc03 	mul.w	ip, ip, r3
1a002c54:	45bc      	cmp	ip, r7
1a002c56:	d907      	bls.n	1a002c68 <__divdi3+0x144>
1a002c58:	197f      	adds	r7, r7, r5
1a002c5a:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
1a002c5e:	d202      	bcs.n	1a002c66 <__divdi3+0x142>
1a002c60:	45bc      	cmp	ip, r7
1a002c62:	f200 80a7 	bhi.w	1a002db4 <__divdi3+0x290>
1a002c66:	460b      	mov	r3, r1
1a002c68:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a002c6c:	e7ad      	b.n	1a002bca <__divdi3+0xa6>
1a002c6e:	4252      	negs	r2, r2
1a002c70:	ea6f 0606 	mvn.w	r6, r6
1a002c74:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
1a002c78:	e75d      	b.n	1a002b36 <__divdi3+0x12>
1a002c7a:	4240      	negs	r0, r0
1a002c7c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a002c80:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
1a002c84:	e754      	b.n	1a002b30 <__divdi3+0xc>
1a002c86:	f1c0 0220 	rsb	r2, r0, #32
1a002c8a:	fa24 f102 	lsr.w	r1, r4, r2
1a002c8e:	fa07 f300 	lsl.w	r3, r7, r0
1a002c92:	4085      	lsls	r5, r0
1a002c94:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a002c98:	40d7      	lsrs	r7, r2
1a002c9a:	4319      	orrs	r1, r3
1a002c9c:	fbb7 f2fe 	udiv	r2, r7, lr
1a002ca0:	0c0b      	lsrs	r3, r1, #16
1a002ca2:	fb0e 7712 	mls	r7, lr, r2, r7
1a002ca6:	fa1f fc85 	uxth.w	ip, r5
1a002caa:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
1a002cae:	fb0c f702 	mul.w	r7, ip, r2
1a002cb2:	429f      	cmp	r7, r3
1a002cb4:	fa04 f400 	lsl.w	r4, r4, r0
1a002cb8:	d907      	bls.n	1a002cca <__divdi3+0x1a6>
1a002cba:	195b      	adds	r3, r3, r5
1a002cbc:	f102 30ff 	add.w	r0, r2, #4294967295	; 0xffffffff
1a002cc0:	d274      	bcs.n	1a002dac <__divdi3+0x288>
1a002cc2:	429f      	cmp	r7, r3
1a002cc4:	d972      	bls.n	1a002dac <__divdi3+0x288>
1a002cc6:	3a02      	subs	r2, #2
1a002cc8:	442b      	add	r3, r5
1a002cca:	1bdf      	subs	r7, r3, r7
1a002ccc:	b289      	uxth	r1, r1
1a002cce:	fbb7 f8fe 	udiv	r8, r7, lr
1a002cd2:	fb0e 7318 	mls	r3, lr, r8, r7
1a002cd6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a002cda:	fb0c f708 	mul.w	r7, ip, r8
1a002cde:	429f      	cmp	r7, r3
1a002ce0:	d908      	bls.n	1a002cf4 <__divdi3+0x1d0>
1a002ce2:	195b      	adds	r3, r3, r5
1a002ce4:	f108 31ff 	add.w	r1, r8, #4294967295	; 0xffffffff
1a002ce8:	d25c      	bcs.n	1a002da4 <__divdi3+0x280>
1a002cea:	429f      	cmp	r7, r3
1a002cec:	d95a      	bls.n	1a002da4 <__divdi3+0x280>
1a002cee:	f1a8 0802 	sub.w	r8, r8, #2
1a002cf2:	442b      	add	r3, r5
1a002cf4:	1bd8      	subs	r0, r3, r7
1a002cf6:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
1a002cfa:	e78e      	b.n	1a002c1a <__divdi3+0xf6>
1a002cfc:	f1c2 0320 	rsb	r3, r2, #32
1a002d00:	fa2c f103 	lsr.w	r1, ip, r3
1a002d04:	fa0e fe02 	lsl.w	lr, lr, r2
1a002d08:	fa20 f703 	lsr.w	r7, r0, r3
1a002d0c:	ea41 0e0e 	orr.w	lr, r1, lr
1a002d10:	fa08 f002 	lsl.w	r0, r8, r2
1a002d14:	fa28 f103 	lsr.w	r1, r8, r3
1a002d18:	ea4f 451e 	mov.w	r5, lr, lsr #16
1a002d1c:	4338      	orrs	r0, r7
1a002d1e:	fbb1 f8f5 	udiv	r8, r1, r5
1a002d22:	0c03      	lsrs	r3, r0, #16
1a002d24:	fb05 1118 	mls	r1, r5, r8, r1
1a002d28:	fa1f f78e 	uxth.w	r7, lr
1a002d2c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
1a002d30:	fb07 f308 	mul.w	r3, r7, r8
1a002d34:	428b      	cmp	r3, r1
1a002d36:	fa0c fc02 	lsl.w	ip, ip, r2
1a002d3a:	d909      	bls.n	1a002d50 <__divdi3+0x22c>
1a002d3c:	eb11 010e 	adds.w	r1, r1, lr
1a002d40:	f108 39ff 	add.w	r9, r8, #4294967295	; 0xffffffff
1a002d44:	d230      	bcs.n	1a002da8 <__divdi3+0x284>
1a002d46:	428b      	cmp	r3, r1
1a002d48:	d92e      	bls.n	1a002da8 <__divdi3+0x284>
1a002d4a:	f1a8 0802 	sub.w	r8, r8, #2
1a002d4e:	4471      	add	r1, lr
1a002d50:	1ac9      	subs	r1, r1, r3
1a002d52:	b280      	uxth	r0, r0
1a002d54:	fbb1 f3f5 	udiv	r3, r1, r5
1a002d58:	fb05 1113 	mls	r1, r5, r3, r1
1a002d5c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
1a002d60:	fb07 f703 	mul.w	r7, r7, r3
1a002d64:	428f      	cmp	r7, r1
1a002d66:	d908      	bls.n	1a002d7a <__divdi3+0x256>
1a002d68:	eb11 010e 	adds.w	r1, r1, lr
1a002d6c:	f103 30ff 	add.w	r0, r3, #4294967295	; 0xffffffff
1a002d70:	d216      	bcs.n	1a002da0 <__divdi3+0x27c>
1a002d72:	428f      	cmp	r7, r1
1a002d74:	d914      	bls.n	1a002da0 <__divdi3+0x27c>
1a002d76:	3b02      	subs	r3, #2
1a002d78:	4471      	add	r1, lr
1a002d7a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a002d7e:	1bc9      	subs	r1, r1, r7
1a002d80:	fba3 890c 	umull	r8, r9, r3, ip
1a002d84:	4549      	cmp	r1, r9
1a002d86:	d309      	bcc.n	1a002d9c <__divdi3+0x278>
1a002d88:	d005      	beq.n	1a002d96 <__divdi3+0x272>
1a002d8a:	2200      	movs	r2, #0
1a002d8c:	e71d      	b.n	1a002bca <__divdi3+0xa6>
1a002d8e:	4696      	mov	lr, r2
1a002d90:	e6fe      	b.n	1a002b90 <__divdi3+0x6c>
1a002d92:	4613      	mov	r3, r2
1a002d94:	e711      	b.n	1a002bba <__divdi3+0x96>
1a002d96:	4094      	lsls	r4, r2
1a002d98:	4544      	cmp	r4, r8
1a002d9a:	d2f6      	bcs.n	1a002d8a <__divdi3+0x266>
1a002d9c:	3b01      	subs	r3, #1
1a002d9e:	e7f4      	b.n	1a002d8a <__divdi3+0x266>
1a002da0:	4603      	mov	r3, r0
1a002da2:	e7ea      	b.n	1a002d7a <__divdi3+0x256>
1a002da4:	4688      	mov	r8, r1
1a002da6:	e7a5      	b.n	1a002cf4 <__divdi3+0x1d0>
1a002da8:	46c8      	mov	r8, r9
1a002daa:	e7d1      	b.n	1a002d50 <__divdi3+0x22c>
1a002dac:	4602      	mov	r2, r0
1a002dae:	e78c      	b.n	1a002cca <__divdi3+0x1a6>
1a002db0:	4613      	mov	r3, r2
1a002db2:	e70a      	b.n	1a002bca <__divdi3+0xa6>
1a002db4:	3b02      	subs	r3, #2
1a002db6:	e757      	b.n	1a002c68 <__divdi3+0x144>
1a002db8:	f1a8 0802 	sub.w	r8, r8, #2
1a002dbc:	442f      	add	r7, r5
1a002dbe:	e73f      	b.n	1a002c40 <__divdi3+0x11c>

1a002dc0 <__udivdi3>:
1a002dc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002dc4:	2b00      	cmp	r3, #0
1a002dc6:	d144      	bne.n	1a002e52 <__udivdi3+0x92>
1a002dc8:	428a      	cmp	r2, r1
1a002dca:	4615      	mov	r5, r2
1a002dcc:	4604      	mov	r4, r0
1a002dce:	d94f      	bls.n	1a002e70 <__udivdi3+0xb0>
1a002dd0:	fab2 f782 	clz	r7, r2
1a002dd4:	460e      	mov	r6, r1
1a002dd6:	b14f      	cbz	r7, 1a002dec <__udivdi3+0x2c>
1a002dd8:	f1c7 0320 	rsb	r3, r7, #32
1a002ddc:	40b9      	lsls	r1, r7
1a002dde:	fa20 f603 	lsr.w	r6, r0, r3
1a002de2:	fa02 f507 	lsl.w	r5, r2, r7
1a002de6:	430e      	orrs	r6, r1
1a002de8:	fa00 f407 	lsl.w	r4, r0, r7
1a002dec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a002df0:	0c23      	lsrs	r3, r4, #16
1a002df2:	fbb6 f0fe 	udiv	r0, r6, lr
1a002df6:	b2af      	uxth	r7, r5
1a002df8:	fb0e 6110 	mls	r1, lr, r0, r6
1a002dfc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a002e00:	fb07 f100 	mul.w	r1, r7, r0
1a002e04:	4299      	cmp	r1, r3
1a002e06:	d909      	bls.n	1a002e1c <__udivdi3+0x5c>
1a002e08:	195b      	adds	r3, r3, r5
1a002e0a:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
1a002e0e:	f080 80ec 	bcs.w	1a002fea <__udivdi3+0x22a>
1a002e12:	4299      	cmp	r1, r3
1a002e14:	f240 80e9 	bls.w	1a002fea <__udivdi3+0x22a>
1a002e18:	3802      	subs	r0, #2
1a002e1a:	442b      	add	r3, r5
1a002e1c:	1a5a      	subs	r2, r3, r1
1a002e1e:	b2a4      	uxth	r4, r4
1a002e20:	fbb2 f3fe 	udiv	r3, r2, lr
1a002e24:	fb0e 2213 	mls	r2, lr, r3, r2
1a002e28:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
1a002e2c:	fb07 f703 	mul.w	r7, r7, r3
1a002e30:	4297      	cmp	r7, r2
1a002e32:	d908      	bls.n	1a002e46 <__udivdi3+0x86>
1a002e34:	1952      	adds	r2, r2, r5
1a002e36:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
1a002e3a:	f080 80d8 	bcs.w	1a002fee <__udivdi3+0x22e>
1a002e3e:	4297      	cmp	r7, r2
1a002e40:	f240 80d5 	bls.w	1a002fee <__udivdi3+0x22e>
1a002e44:	3b02      	subs	r3, #2
1a002e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
1a002e4a:	2600      	movs	r6, #0
1a002e4c:	4631      	mov	r1, r6
1a002e4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a002e52:	428b      	cmp	r3, r1
1a002e54:	d847      	bhi.n	1a002ee6 <__udivdi3+0x126>
1a002e56:	fab3 f683 	clz	r6, r3
1a002e5a:	2e00      	cmp	r6, #0
1a002e5c:	d148      	bne.n	1a002ef0 <__udivdi3+0x130>
1a002e5e:	428b      	cmp	r3, r1
1a002e60:	d302      	bcc.n	1a002e68 <__udivdi3+0xa8>
1a002e62:	4282      	cmp	r2, r0
1a002e64:	f200 80cd 	bhi.w	1a003002 <__udivdi3+0x242>
1a002e68:	2001      	movs	r0, #1
1a002e6a:	4631      	mov	r1, r6
1a002e6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a002e70:	b912      	cbnz	r2, 1a002e78 <__udivdi3+0xb8>
1a002e72:	2501      	movs	r5, #1
1a002e74:	fbb5 f5f2 	udiv	r5, r5, r2
1a002e78:	fab5 f885 	clz	r8, r5
1a002e7c:	f1b8 0f00 	cmp.w	r8, #0
1a002e80:	d177      	bne.n	1a002f72 <__udivdi3+0x1b2>
1a002e82:	1b4a      	subs	r2, r1, r5
1a002e84:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a002e88:	b2af      	uxth	r7, r5
1a002e8a:	2601      	movs	r6, #1
1a002e8c:	fbb2 f0fe 	udiv	r0, r2, lr
1a002e90:	0c23      	lsrs	r3, r4, #16
1a002e92:	fb0e 2110 	mls	r1, lr, r0, r2
1a002e96:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
1a002e9a:	fb07 f300 	mul.w	r3, r7, r0
1a002e9e:	428b      	cmp	r3, r1
1a002ea0:	d907      	bls.n	1a002eb2 <__udivdi3+0xf2>
1a002ea2:	1949      	adds	r1, r1, r5
1a002ea4:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
1a002ea8:	d202      	bcs.n	1a002eb0 <__udivdi3+0xf0>
1a002eaa:	428b      	cmp	r3, r1
1a002eac:	f200 80ba 	bhi.w	1a003024 <__udivdi3+0x264>
1a002eb0:	4610      	mov	r0, r2
1a002eb2:	1ac9      	subs	r1, r1, r3
1a002eb4:	b2a4      	uxth	r4, r4
1a002eb6:	fbb1 f3fe 	udiv	r3, r1, lr
1a002eba:	fb0e 1113 	mls	r1, lr, r3, r1
1a002ebe:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
1a002ec2:	fb07 f703 	mul.w	r7, r7, r3
1a002ec6:	42a7      	cmp	r7, r4
1a002ec8:	d908      	bls.n	1a002edc <__udivdi3+0x11c>
1a002eca:	1964      	adds	r4, r4, r5
1a002ecc:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
1a002ed0:	f080 808f 	bcs.w	1a002ff2 <__udivdi3+0x232>
1a002ed4:	42a7      	cmp	r7, r4
1a002ed6:	f240 808c 	bls.w	1a002ff2 <__udivdi3+0x232>
1a002eda:	3b02      	subs	r3, #2
1a002edc:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
1a002ee0:	4631      	mov	r1, r6
1a002ee2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a002ee6:	2600      	movs	r6, #0
1a002ee8:	4630      	mov	r0, r6
1a002eea:	4631      	mov	r1, r6
1a002eec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a002ef0:	f1c6 0420 	rsb	r4, r6, #32
1a002ef4:	fa22 f504 	lsr.w	r5, r2, r4
1a002ef8:	40b3      	lsls	r3, r6
1a002efa:	432b      	orrs	r3, r5
1a002efc:	fa20 fc04 	lsr.w	ip, r0, r4
1a002f00:	fa01 f706 	lsl.w	r7, r1, r6
1a002f04:	fa21 f504 	lsr.w	r5, r1, r4
1a002f08:	ea4f 4e13 	mov.w	lr, r3, lsr #16
1a002f0c:	ea4c 0707 	orr.w	r7, ip, r7
1a002f10:	fbb5 f8fe 	udiv	r8, r5, lr
1a002f14:	0c39      	lsrs	r1, r7, #16
1a002f16:	fb0e 5518 	mls	r5, lr, r8, r5
1a002f1a:	fa1f fc83 	uxth.w	ip, r3
1a002f1e:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
1a002f22:	fb0c f108 	mul.w	r1, ip, r8
1a002f26:	42a9      	cmp	r1, r5
1a002f28:	fa02 f206 	lsl.w	r2, r2, r6
1a002f2c:	d904      	bls.n	1a002f38 <__udivdi3+0x178>
1a002f2e:	18ed      	adds	r5, r5, r3
1a002f30:	f108 34ff 	add.w	r4, r8, #4294967295	; 0xffffffff
1a002f34:	d367      	bcc.n	1a003006 <__udivdi3+0x246>
1a002f36:	46a0      	mov	r8, r4
1a002f38:	1a6d      	subs	r5, r5, r1
1a002f3a:	b2bf      	uxth	r7, r7
1a002f3c:	fbb5 f4fe 	udiv	r4, r5, lr
1a002f40:	fb0e 5514 	mls	r5, lr, r4, r5
1a002f44:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
1a002f48:	fb0c fc04 	mul.w	ip, ip, r4
1a002f4c:	458c      	cmp	ip, r1
1a002f4e:	d904      	bls.n	1a002f5a <__udivdi3+0x19a>
1a002f50:	18c9      	adds	r1, r1, r3
1a002f52:	f104 35ff 	add.w	r5, r4, #4294967295	; 0xffffffff
1a002f56:	d35c      	bcc.n	1a003012 <__udivdi3+0x252>
1a002f58:	462c      	mov	r4, r5
1a002f5a:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
1a002f5e:	ebcc 0101 	rsb	r1, ip, r1
1a002f62:	fba4 2302 	umull	r2, r3, r4, r2
1a002f66:	4299      	cmp	r1, r3
1a002f68:	d348      	bcc.n	1a002ffc <__udivdi3+0x23c>
1a002f6a:	d044      	beq.n	1a002ff6 <__udivdi3+0x236>
1a002f6c:	4620      	mov	r0, r4
1a002f6e:	2600      	movs	r6, #0
1a002f70:	e76c      	b.n	1a002e4c <__udivdi3+0x8c>
1a002f72:	f1c8 0420 	rsb	r4, r8, #32
1a002f76:	fa01 f308 	lsl.w	r3, r1, r8
1a002f7a:	fa05 f508 	lsl.w	r5, r5, r8
1a002f7e:	fa20 f704 	lsr.w	r7, r0, r4
1a002f82:	40e1      	lsrs	r1, r4
1a002f84:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a002f88:	431f      	orrs	r7, r3
1a002f8a:	fbb1 f6fe 	udiv	r6, r1, lr
1a002f8e:	0c3a      	lsrs	r2, r7, #16
1a002f90:	fb0e 1116 	mls	r1, lr, r6, r1
1a002f94:	fa1f fc85 	uxth.w	ip, r5
1a002f98:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
1a002f9c:	fb0c f206 	mul.w	r2, ip, r6
1a002fa0:	429a      	cmp	r2, r3
1a002fa2:	fa00 f408 	lsl.w	r4, r0, r8
1a002fa6:	d907      	bls.n	1a002fb8 <__udivdi3+0x1f8>
1a002fa8:	195b      	adds	r3, r3, r5
1a002faa:	f106 31ff 	add.w	r1, r6, #4294967295	; 0xffffffff
1a002fae:	d237      	bcs.n	1a003020 <__udivdi3+0x260>
1a002fb0:	429a      	cmp	r2, r3
1a002fb2:	d935      	bls.n	1a003020 <__udivdi3+0x260>
1a002fb4:	3e02      	subs	r6, #2
1a002fb6:	442b      	add	r3, r5
1a002fb8:	1a9b      	subs	r3, r3, r2
1a002fba:	b2bf      	uxth	r7, r7
1a002fbc:	fbb3 f0fe 	udiv	r0, r3, lr
1a002fc0:	fb0e 3310 	mls	r3, lr, r0, r3
1a002fc4:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
1a002fc8:	fb0c f100 	mul.w	r1, ip, r0
1a002fcc:	4299      	cmp	r1, r3
1a002fce:	d907      	bls.n	1a002fe0 <__udivdi3+0x220>
1a002fd0:	195b      	adds	r3, r3, r5
1a002fd2:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
1a002fd6:	d221      	bcs.n	1a00301c <__udivdi3+0x25c>
1a002fd8:	4299      	cmp	r1, r3
1a002fda:	d91f      	bls.n	1a00301c <__udivdi3+0x25c>
1a002fdc:	3802      	subs	r0, #2
1a002fde:	442b      	add	r3, r5
1a002fe0:	1a5a      	subs	r2, r3, r1
1a002fe2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
1a002fe6:	4667      	mov	r7, ip
1a002fe8:	e750      	b.n	1a002e8c <__udivdi3+0xcc>
1a002fea:	4610      	mov	r0, r2
1a002fec:	e716      	b.n	1a002e1c <__udivdi3+0x5c>
1a002fee:	460b      	mov	r3, r1
1a002ff0:	e729      	b.n	1a002e46 <__udivdi3+0x86>
1a002ff2:	4613      	mov	r3, r2
1a002ff4:	e772      	b.n	1a002edc <__udivdi3+0x11c>
1a002ff6:	40b0      	lsls	r0, r6
1a002ff8:	4290      	cmp	r0, r2
1a002ffa:	d2b7      	bcs.n	1a002f6c <__udivdi3+0x1ac>
1a002ffc:	1e60      	subs	r0, r4, #1
1a002ffe:	2600      	movs	r6, #0
1a003000:	e724      	b.n	1a002e4c <__udivdi3+0x8c>
1a003002:	4630      	mov	r0, r6
1a003004:	e722      	b.n	1a002e4c <__udivdi3+0x8c>
1a003006:	42a9      	cmp	r1, r5
1a003008:	d995      	bls.n	1a002f36 <__udivdi3+0x176>
1a00300a:	f1a8 0802 	sub.w	r8, r8, #2
1a00300e:	441d      	add	r5, r3
1a003010:	e792      	b.n	1a002f38 <__udivdi3+0x178>
1a003012:	458c      	cmp	ip, r1
1a003014:	d9a0      	bls.n	1a002f58 <__udivdi3+0x198>
1a003016:	3c02      	subs	r4, #2
1a003018:	4419      	add	r1, r3
1a00301a:	e79e      	b.n	1a002f5a <__udivdi3+0x19a>
1a00301c:	4610      	mov	r0, r2
1a00301e:	e7df      	b.n	1a002fe0 <__udivdi3+0x220>
1a003020:	460e      	mov	r6, r1
1a003022:	e7c9      	b.n	1a002fb8 <__udivdi3+0x1f8>
1a003024:	3802      	subs	r0, #2
1a003026:	4429      	add	r1, r5
1a003028:	e743      	b.n	1a002eb2 <__udivdi3+0xf2>
1a00302a:	bf00      	nop

1a00302c <__libc_init_array>:
1a00302c:	b570      	push	{r4, r5, r6, lr}
1a00302e:	4b0e      	ldr	r3, [pc, #56]	; (1a003068 <__libc_init_array+0x3c>)
1a003030:	4c0e      	ldr	r4, [pc, #56]	; (1a00306c <__libc_init_array+0x40>)
1a003032:	1ae4      	subs	r4, r4, r3
1a003034:	10a4      	asrs	r4, r4, #2
1a003036:	2500      	movs	r5, #0
1a003038:	461e      	mov	r6, r3
1a00303a:	42a5      	cmp	r5, r4
1a00303c:	d004      	beq.n	1a003048 <__libc_init_array+0x1c>
1a00303e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a003042:	4798      	blx	r3
1a003044:	3501      	adds	r5, #1
1a003046:	e7f8      	b.n	1a00303a <__libc_init_array+0xe>
1a003048:	f7fe fea2 	bl	1a001d90 <_init>
1a00304c:	4c08      	ldr	r4, [pc, #32]	; (1a003070 <__libc_init_array+0x44>)
1a00304e:	4b09      	ldr	r3, [pc, #36]	; (1a003074 <__libc_init_array+0x48>)
1a003050:	1ae4      	subs	r4, r4, r3
1a003052:	10a4      	asrs	r4, r4, #2
1a003054:	2500      	movs	r5, #0
1a003056:	461e      	mov	r6, r3
1a003058:	42a5      	cmp	r5, r4
1a00305a:	d004      	beq.n	1a003066 <__libc_init_array+0x3a>
1a00305c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a003060:	4798      	blx	r3
1a003062:	3501      	adds	r5, #1
1a003064:	e7f8      	b.n	1a003058 <__libc_init_array+0x2c>
1a003066:	bd70      	pop	{r4, r5, r6, pc}
1a003068:	1a0033d0 	.word	0x1a0033d0
1a00306c:	1a0033d0 	.word	0x1a0033d0
1a003070:	1a0033d0 	.word	0x1a0033d0
1a003074:	1a0033d0 	.word	0x1a0033d0

1a003078 <memset>:
1a003078:	4402      	add	r2, r0
1a00307a:	4603      	mov	r3, r0
1a00307c:	4293      	cmp	r3, r2
1a00307e:	d002      	beq.n	1a003086 <memset+0xe>
1a003080:	f803 1b01 	strb.w	r1, [r3], #1
1a003084:	e7fa      	b.n	1a00307c <memset+0x4>
1a003086:	4770      	bx	lr
1a003088:	54524155 	.word	0x54524155
1a00308c:	4253555f 	.word	0x4253555f
1a003090:	6e6f6320 	.word	0x6e6f6320
1a003094:	75676966 	.word	0x75676966
1a003098:	61646172 	.word	0x61646172
1a00309c:	000d0a2e 	.word	0x000d0a2e

1a0030a0 <GpioPorts>:
1a0030a0:	03030003 0f050403 05031005 07030603     ................
1a0030b0:	ffff0802                                ....

1a0030b4 <OscRateIn>:
1a0030b4:	00b71b00                                ....

1a0030b8 <ExtRateIn>:
1a0030b8:	00000000                                ....

1a0030bc <GpioButtons>:
1a0030bc:	08000400 09010900                       ........

1a0030c4 <GpioLeds>:
1a0030c4:	01050005 0e000205 0c010b01              ............

1a0030d0 <InitClkStates>:
1a0030d0:	01010f01                                ....

1a0030d4 <pinmuxing>:
1a0030d4:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a0030e4:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a0030f4:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a003104:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a003114:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a003124:	00d50301 00d50401 00160107 00560207     ..............V.
1a003134:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a003144:	00570206                                ..W.

1a003148 <UART_BClock>:
1a003148:	01a201c2 01620182                       ......b.

1a003150 <UART_PClock>:
1a003150:	00820081 00a200a1 08040201 0f0f0f03     ................
1a003160:	ffff00ff                                ....

1a003164 <periph_to_base>:
1a003164:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a003174:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a003184:	000100e0 01000100 01200003 00060120     .......... . ...
1a003194:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a0031a4:	01820013 00120182 01a201a2 01c20011     ................
1a0031b4:	001001c2 01e201e2 0202000f 000e0202     ................
1a0031c4:	02220222 0223000d 001c0223              "."...#.#...

1a0031d0 <InitClkStates>:
1a0031d0:	00010100 00010909 0001090a 01010701     ................
1a0031e0:	00010902 00010906 0101090c 0001090d     ................
1a0031f0:	0001090e 0001090f 00010910 00010911     ................
1a003200:	00010912 00010913 00011114 00011119     ................
1a003210:	0001111a 0001111b                       ........

1a003218 <lpcUarts>:
1a003218:	40081000 06020406 00180205 40081000     ...@...........@
1a003228:	09070509 00180706 40082000 00000000     ......... .@....
1a003238:	00190000 400c1000 07060107 001a0602     .......@........
1a003248:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a003258:	02020302 001b0204                       ........

1a003260 <timer_sd>:
1a003260:	40084000 00000020 0000000c 40085000     .@.@ ........P.@
1a003270:	00000021 0000000d 400c3000 00000022     !........0.@"...
1a003280:	0000000e 400c4000 00000023 0000000f     .....@.@#.......

1a003290 <gpioPinsInit>:
1a003290:	02000104 00050701 05010d03 04080100     ................
1a0032a0:	02020002 02000304 00000403 04070002     ................
1a0032b0:	030c0300 09050402 05040103 04030208     ................
1a0032c0:	04020305 06040504 0802000c 03000b06     ................
1a0032d0:	00090607 07060503 060f0504 03030004     ................
1a0032e0:	02000404 00050404 06040502 04060200     ................
1a0032f0:	0c050408 05040a04 0003010e 14010a00     ................
1a003300:	010f0000 0d000012 00001101 0010010c     ................
1a003310:	07070300 000f0300 01000001 00000000     ................
1a003320:	000a0600 08060603 06100504 04030005     ................
1a003330:	03000106 04090400 04010d05 010b0000     ................
1a003340:	0200000f 00000001 00010104 02010800     ................
1a003350:	01090000 09010006 05040002 04010200     ................
1a003360:	02020105 02020504 0e00000a 01000b02     ................
1a003370:	000c020b 00040c01 04000200 01020001     ................
1a003380:	02000204 00030402 03070302 070b0300     ................
1a003390:	0c030004 03000507 0006070d 01020e03     ................
1a0033a0:	04010504 06020006 02000504 00040405     ................
1a0033b0:	08040402 040c0504 0d050409 05040a04     ................
1a0033c0:	0005010e ffff0801 00000a0d              ............

1a0033cc <ultrasonicSensorsIrqMap>:
1a0033cc:	ff020100                                ....
