<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>InstrEmitter.cpp</title>
    <link rel="stylesheet" href="../Style/style.css" />
  </head>
  <body>
    <div class="headerDiv">
      <h1>
        Code Coverage
      </h1>
      <p>
        Source file: /home/nikola/Desktop/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp
      </p>
    </div>
    <button class="collapsible" type="button">Open Summary Report</button>
    <div class="content" style="display: none;">
      <hr />
      <h3 class="subheader">Summary Report</h3>
      <table class="mainTable">
  <tr class="mainTr">
    <th class="mainTh">Line number</th>
    <th class="mainTh">Line</th>
    <th class="mainTh">Number of hits</th>
    <th class="mainTh">Tests that cover line</th>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1</td>
    <td class="">//==--- InstrEmitter.cpp - Emit MachineInstrs for the SelectionDAG class ---==//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">2</td>
    <td class="">//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">3</td>
    <td class="">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">4</td>
    <td class="">// See https://llvm.org/LICENSE.txt for license information.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">5</td>
    <td class="">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">6</td>
    <td class="">//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">7</td>
    <td class="">//===----------------------------------------------------------------------===//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">8</td>
    <td class="">//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">9</td>
    <td class="">// This implements the Emit routines for the SelectionDAG class, which creates</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">10</td>
    <td class="">// MachineInstrs based on the decisions of the SelectionDAG instruction</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">11</td>
    <td class="">// selection.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">12</td>
    <td class="">//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">13</td>
    <td class="">//===----------------------------------------------------------------------===//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">14</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">15</td>
    <td class="">#include "InstrEmitter.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">16</td>
    <td class="">#include "SDNodeDbgValue.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">17</td>
    <td class="">#include "llvm/BinaryFormat/Dwarf.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">18</td>
    <td class="">#include "llvm/CodeGen/MachineConstantPool.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">19</td>
    <td class="">#include "llvm/CodeGen/MachineFunction.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">20</td>
    <td class="">#include "llvm/CodeGen/MachineInstrBuilder.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">21</td>
    <td class="">#include "llvm/CodeGen/MachineRegisterInfo.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">22</td>
    <td class="">#include "llvm/CodeGen/StackMaps.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">23</td>
    <td class="">#include "llvm/CodeGen/TargetInstrInfo.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">24</td>
    <td class="">#include "llvm/CodeGen/TargetLowering.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">25</td>
    <td class="">#include "llvm/CodeGen/TargetSubtargetInfo.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">26</td>
    <td class="">#include "llvm/IR/DebugInfoMetadata.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">27</td>
    <td class="">#include "llvm/IR/PseudoProbe.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">28</td>
    <td class="">#include "llvm/Support/ErrorHandling.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">29</td>
    <td class="">#include "llvm/Target/TargetMachine.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">30</td>
    <td class="">using namespace llvm;</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">31</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">32</td>
    <td class="">#define DEBUG_TYPE "instr-emitter"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">33</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">34</td>
    <td class="">/// MinRCSize - Smallest register class we allow when constraining virtual</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">35</td>
    <td class="">/// registers.  If satisfying all register class constraints would require</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">36</td>
    <td class="">/// using a smaller register class, emit a COPY to a new virtual register</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">37</td>
    <td class="">/// instead.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">38</td>
    <td class="">const unsigned MinRCSize = 4;</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">39</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">40</td>
    <td class="">/// CountResults - The results of target nodes have register or immediate</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">41</td>
    <td class="">/// operands first, then an optional chain, and optional glue operands (which do</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">42</td>
    <td class="">/// not go into the resulting MachineInstr).</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">43</td>
    <td class="coveredLine">unsigned InstrEmitter::CountResults(SDNode *Node) {</td>
    <td>50</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">44</td>
    <td class="coveredLine">  unsigned N = Node->getNumValues();</td>
    <td>50</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">45</td>
    <td class="coveredLine">  while (N && Node->getValueType(N - 1) == MVT::Glue)</td>
    <td>50</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">46</td>
    <td class="uncoveredLine">    --N;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">47</td>
    <td class="coveredLine">  if (N && Node->getValueType(N - 1) == MVT::Other)</td>
    <td>50</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">48</td>
    <td class="coveredLine">    --N;    // Skip over chain result.</td>
    <td>46</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">49</td>
    <td class="coveredLine">  return N;</td>
    <td>50</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">50</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">51</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">52</td>
    <td class="">/// countOperands - The inputs to target nodes have any actual inputs first,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">53</td>
    <td class="">/// followed by an optional chain operand, then an optional glue operand.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">54</td>
    <td class="">/// Compute the number of actual operands that will go into the resulting</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">55</td>
    <td class="">/// MachineInstr.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">56</td>
    <td class="">///</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">57</td>
    <td class="">/// Also count physreg RegisterSDNode and RegisterMaskSDNode operands preceding</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">58</td>
    <td class="">/// the chain and glue. These operands may be implicit on the machine instr.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">59</td>
    <td class="coveredLine">static unsigned countOperands(SDNode *Node, unsigned NumExpUses,</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">60</td>
    <td class="">                              unsigned &NumImpUses) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">61</td>
    <td class="coveredLine">  unsigned N = Node->getNumOperands();</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">62</td>
    <td class="coveredLine">  while (N && Node->getOperand(N - 1).getValueType() == MVT::Glue)</td>
    <td>32</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">63</td>
    <td class="coveredLine">    --N;</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">64</td>
    <td class="coveredLine">  if (N && Node->getOperand(N - 1).getValueType() == MVT::Other)</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">65</td>
    <td class="coveredLine">    --N; // Ignore chain if it exists.</td>
    <td>28</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">66</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">67</td>
    <td class="">  // Count RegisterSDNode and RegisterMaskSDNode operands for NumImpUses.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">68</td>
    <td class="coveredLine">  NumImpUses = N - NumExpUses;</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">69</td>
    <td class="coveredLine">  for (unsigned I = N; I > NumExpUses; --I) {</td>
    <td>32</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">70</td>
    <td class="coveredLine">    if (isa<RegisterMaskSDNode>(Node->getOperand(I - 1)))</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">71</td>
    <td class="uncoveredLine">      continue;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">72</td>
    <td class="coveredLine">    if (RegisterSDNode *RN = dyn_cast<RegisterSDNode>(Node->getOperand(I - 1)))</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">73</td>
    <td class="coveredLine">      if (RN->getReg().isPhysical())</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">74</td>
    <td class="coveredLine">        continue;</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">75</td>
    <td class="uncoveredLine">    NumImpUses = N - I;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">76</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">77</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">78</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">79</td>
    <td class="coveredLine">  return N;</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">80</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">81</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">82</td>
    <td class="">/// EmitCopyFromReg - Generate machine code for an CopyFromReg node or an</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">83</td>
    <td class="">/// implicit physical register output.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">84</td>
    <td class="coveredLine">void InstrEmitter::EmitCopyFromReg(SDNode *Node, unsigned ResNo, bool IsClone,</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">85</td>
    <td class="">                                   Register SrcReg,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">86</td>
    <td class="">                                   DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">87</td>
    <td class="coveredLine">  Register VRBase;</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">88</td>
    <td class="coveredLine">  if (SrcReg.isVirtual()) {</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">89</td>
    <td class="">    // Just use the input register directly!</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">90</td>
    <td class="coveredLine">    SDValue Op(Node, ResNo);</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">91</td>
    <td class="coveredLine">    if (IsClone)</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">92</td>
    <td class="uncoveredLine">      VRBaseMap.erase(Op);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">93</td>
    <td class="coveredLine">    bool isNew = VRBaseMap.insert(std::make_pair(Op, SrcReg)).second;</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">94</td>
    <td class="">    (void)isNew; // Silence compiler warning.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">95</td>
    <td class="coveredLine">    assert(isNew && "Node emitted out of order - early");</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">96</td>
    <td class="coveredLine">    return;</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">97</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">98</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">99</td>
    <td class="">  // If the node is only used by a CopyToReg and the dest reg is a vreg, use</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">100</td>
    <td class="">  // the CopyToReg'd destination register instead of creating a new vreg.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">101</td>
    <td class="uncoveredLine">  bool MatchReg = true;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">102</td>
    <td class="uncoveredLine">  const TargetRegisterClass *UseRC = nullptr;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">103</td>
    <td class="uncoveredLine">  MVT VT = Node->getSimpleValueType(ResNo);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">104</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">105</td>
    <td class="">  // Stick to the preferred register classes for legal types.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">106</td>
    <td class="uncoveredLine">  if (TLI->isTypeLegal(VT))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">107</td>
    <td class="uncoveredLine">    UseRC = TLI->getRegClassFor(VT, Node->isDivergent());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">108</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">109</td>
    <td class="uncoveredLine">  for (SDNode *User : Node->uses()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">110</td>
    <td class="uncoveredLine">    bool Match = true;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">111</td>
    <td class="uncoveredLine">    if (User->getOpcode() == ISD::CopyToReg &&</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">112</td>
    <td class="uncoveredLine">        User->getOperand(2).getNode() == Node &&</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">113</td>
    <td class="uncoveredLine">        User->getOperand(2).getResNo() == ResNo) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">114</td>
    <td class="uncoveredLine">      Register DestReg = cast<RegisterSDNode>(User->getOperand(1))->getReg();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">115</td>
    <td class="uncoveredLine">      if (DestReg.isVirtual()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">116</td>
    <td class="uncoveredLine">        VRBase = DestReg;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">117</td>
    <td class="uncoveredLine">        Match = false;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">118</td>
    <td class="uncoveredLine">      } else if (DestReg != SrcReg)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">119</td>
    <td class="uncoveredLine">        Match = false;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">120</td>
    <td class="">    } else {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">121</td>
    <td class="uncoveredLine">      for (unsigned i = 0, e = User->getNumOperands(); i != e; ++i) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">122</td>
    <td class="uncoveredLine">        SDValue Op = User->getOperand(i);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">123</td>
    <td class="uncoveredLine">        if (Op.getNode() != Node || Op.getResNo() != ResNo)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">124</td>
    <td class="uncoveredLine">          continue;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">125</td>
    <td class="uncoveredLine">        MVT VT = Node->getSimpleValueType(Op.getResNo());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">126</td>
    <td class="uncoveredLine">        if (VT == MVT::Other || VT == MVT::Glue)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">127</td>
    <td class="uncoveredLine">          continue;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">128</td>
    <td class="uncoveredLine">        Match = false;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">129</td>
    <td class="uncoveredLine">        if (User->isMachineOpcode()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">130</td>
    <td class="uncoveredLine">          const MCInstrDesc &II = TII->get(User->getMachineOpcode());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">131</td>
    <td class="uncoveredLine">          const TargetRegisterClass *RC = nullptr;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">132</td>
    <td class="uncoveredLine">          if (i + II.getNumDefs() < II.getNumOperands()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">133</td>
    <td class="uncoveredLine">            RC = TRI->getAllocatableClass(</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">134</td>
    <td class="uncoveredLine">                TII->getRegClass(II, i + II.getNumDefs(), TRI, *MF));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">135</td>
    <td class="">          }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">136</td>
    <td class="uncoveredLine">          if (!UseRC)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">137</td>
    <td class="uncoveredLine">            UseRC = RC;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">138</td>
    <td class="uncoveredLine">          else if (RC) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">139</td>
    <td class="">            const TargetRegisterClass *ComRC =</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">140</td>
    <td class="uncoveredLine">                TRI->getCommonSubClass(UseRC, RC);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">141</td>
    <td class="">            // If multiple uses expect disjoint register classes, we emit</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">142</td>
    <td class="">            // copies in AddRegisterOperand.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">143</td>
    <td class="uncoveredLine">            if (ComRC)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">144</td>
    <td class="uncoveredLine">              UseRC = ComRC;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">145</td>
    <td class="">          }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">146</td>
    <td class="">        }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">147</td>
    <td class="">      }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">148</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">149</td>
    <td class="uncoveredLine">    MatchReg &= Match;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">150</td>
    <td class="uncoveredLine">    if (VRBase)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">151</td>
    <td class="uncoveredLine">      break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">152</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">153</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">154</td>
    <td class="uncoveredLine">  const TargetRegisterClass *SrcRC = nullptr, *DstRC = nullptr;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">155</td>
    <td class="uncoveredLine">  SrcRC = TRI->getMinimalPhysRegClass(SrcReg, VT);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">156</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">157</td>
    <td class="">  // Figure out the register class to create for the destreg.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">158</td>
    <td class="uncoveredLine">  if (VRBase) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">159</td>
    <td class="uncoveredLine">    DstRC = MRI->getRegClass(VRBase);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">160</td>
    <td class="uncoveredLine">  } else if (UseRC) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">161</td>
    <td class="uncoveredLine">    assert(TRI->isTypeLegalForClass(*UseRC, VT) &&</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">162</td>
    <td class="">           "Incompatible phys register def and uses!");</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">163</td>
    <td class="uncoveredLine">    DstRC = UseRC;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">164</td>
    <td class="">  } else</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">165</td>
    <td class="uncoveredLine">    DstRC = SrcRC;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">166</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">167</td>
    <td class="">  // If all uses are reading from the src physical register and copying the</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">168</td>
    <td class="">  // register is either impossible or very expensive, then don't create a copy.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">169</td>
    <td class="uncoveredLine">  if (MatchReg && SrcRC->getCopyCost() < 0) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">170</td>
    <td class="uncoveredLine">    VRBase = SrcReg;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">171</td>
    <td class="">  } else {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">172</td>
    <td class="">    // Create the reg, emit the copy.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">173</td>
    <td class="uncoveredLine">    VRBase = MRI->createVirtualRegister(DstRC);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">174</td>
    <td class="uncoveredLine">    BuildMI(*MBB, InsertPos, Node->getDebugLoc(), TII->get(TargetOpcode::COPY),</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">175</td>
    <td class="uncoveredLine">            VRBase).addReg(SrcReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">176</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">177</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">178</td>
    <td class="uncoveredLine">  SDValue Op(Node, ResNo);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">179</td>
    <td class="uncoveredLine">  if (IsClone)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">180</td>
    <td class="uncoveredLine">    VRBaseMap.erase(Op);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">181</td>
    <td class="uncoveredLine">  bool isNew = VRBaseMap.insert(std::make_pair(Op, VRBase)).second;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">182</td>
    <td class="">  (void)isNew; // Silence compiler warning.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">183</td>
    <td class="uncoveredLine">  assert(isNew && "Node emitted out of order - early");</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">184</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">185</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">186</td>
    <td class="coveredLine">void InstrEmitter::CreateVirtualRegisters(SDNode *Node,</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">187</td>
    <td class="">                                       MachineInstrBuilder &MIB,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">188</td>
    <td class="">                                       const MCInstrDesc &II,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">189</td>
    <td class="">                                       bool IsClone, bool IsCloned,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">190</td>
    <td class="">                                       DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">191</td>
    <td class="coveredLine">  assert(Node->getMachineOpcode() != TargetOpcode::IMPLICIT_DEF &&</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">192</td>
    <td class="">         "IMPLICIT_DEF should have been handled as a special case elsewhere!");</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">193</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">194</td>
    <td class="coveredLine">  unsigned NumResults = CountResults(Node);</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">195</td>
    <td class="coveredLine">  bool HasVRegVariadicDefs = !MF->getTarget().usesPhysRegsForValues() &&</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">196</td>
    <td class="coveredLine">                             II.isVariadic() && II.variadicOpsAreDefs();</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">197</td>
    <td class="coveredLine">  unsigned NumVRegs = HasVRegVariadicDefs ? NumResults : II.getNumDefs();</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">198</td>
    <td class="coveredLine">  if (Node->getMachineOpcode() == TargetOpcode::STATEPOINT)</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">199</td>
    <td class="uncoveredLine">    NumVRegs = NumResults;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">200</td>
    <td class="coveredLine">  for (unsigned i = 0; i < NumVRegs; ++i) {</td>
    <td>24</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">201</td>
    <td class="">    // If the specific node value is only used by a CopyToReg and the dest reg</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">202</td>
    <td class="">    // is a vreg in the same register class, use the CopyToReg'd destination</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">203</td>
    <td class="">    // register instead of creating a new vreg.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">204</td>
    <td class="coveredLine">    Register VRBase;</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">205</td>
    <td class="">    const TargetRegisterClass *RC =</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">206</td>
    <td class="coveredLine">      TRI->getAllocatableClass(TII->getRegClass(II, i, TRI, *MF));</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">207</td>
    <td class="">    // Always let the value type influence the used register class. The</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">208</td>
    <td class="">    // constraints on the instruction may be too lax to represent the value</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">209</td>
    <td class="">    // type correctly. For example, a 64-bit float (X86::FR64) can't live in</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">210</td>
    <td class="">    // the 32-bit float super-class (X86::FR32).</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">211</td>
    <td class="coveredLine">    if (i < NumResults && TLI->isTypeLegal(Node->getSimpleValueType(i))) {</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">212</td>
    <td class="coveredLine">      const TargetRegisterClass *VTRC = TLI->getRegClassFor(</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">213</td>
    <td class="">          Node->getSimpleValueType(i),</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">214</td>
    <td class="coveredLine">          (Node->isDivergent() || (RC && TRI->isDivergentRegClass(RC))));</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">215</td>
    <td class="coveredLine">      if (RC)</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">216</td>
    <td class="coveredLine">        VTRC = TRI->getCommonSubClass(RC, VTRC);</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">217</td>
    <td class="coveredLine">      if (VTRC)</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">218</td>
    <td class="coveredLine">        RC = VTRC;</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">219</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">220</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">221</td>
    <td class="coveredLine">    if (!II.operands().empty() && II.operands()[i].isOptionalDef()) {</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">222</td>
    <td class="">      // Optional def must be a physical register.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">223</td>
    <td class="uncoveredLine">      VRBase = cast<RegisterSDNode>(Node->getOperand(i-NumResults))->getReg();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">224</td>
    <td class="uncoveredLine">      assert(VRBase.isPhysical());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">225</td>
    <td class="uncoveredLine">      MIB.addReg(VRBase, RegState::Define);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">226</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">227</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">228</td>
    <td class="coveredLine">    if (!VRBase && !IsClone && !IsCloned)</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">229</td>
    <td class="coveredLine">      for (SDNode *User : Node->uses()) {</td>
    <td>28</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">230</td>
    <td class="coveredLine">        if (User->getOpcode() == ISD::CopyToReg &&</td>
    <td>18</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">231</td>
    <td class="coveredLine">            User->getOperand(2).getNode() == Node &&</td>
    <td>18</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">232</td>
    <td class="coveredLine">            User->getOperand(2).getResNo() == i) {</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">233</td>
    <td class="coveredLine">          Register Reg = cast<RegisterSDNode>(User->getOperand(1))->getReg();</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">234</td>
    <td class="coveredLine">          if (Reg.isVirtual()) {</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">235</td>
    <td class="uncoveredLine">            const TargetRegisterClass *RegRC = MRI->getRegClass(Reg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">236</td>
    <td class="uncoveredLine">            if (RegRC == RC) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">237</td>
    <td class="uncoveredLine">              VRBase = Reg;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">238</td>
    <td class="uncoveredLine">              MIB.addReg(VRBase, RegState::Define);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">239</td>
    <td class="uncoveredLine">              break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">240</td>
    <td class="">            }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">241</td>
    <td class="">          }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">242</td>
    <td class="">        }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">243</td>
    <td class="">      }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">244</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">245</td>
    <td class="">    // Create the result registers for this node and add the result regs to</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">246</td>
    <td class="">    // the machine instruction.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">247</td>
    <td class="coveredLine">    if (VRBase == 0) {</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">248</td>
    <td class="coveredLine">      assert(RC && "Isn't a register operand!");</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">249</td>
    <td class="coveredLine">      VRBase = MRI->createVirtualRegister(RC);</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">250</td>
    <td class="coveredLine">      MIB.addReg(VRBase, RegState::Define);</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">251</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">252</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">253</td>
    <td class="">    // If this def corresponds to a result of the SDNode insert the VRBase into</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">254</td>
    <td class="">    // the lookup map.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">255</td>
    <td class="coveredLine">    if (i < NumResults) {</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">256</td>
    <td class="coveredLine">      SDValue Op(Node, i);</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">257</td>
    <td class="coveredLine">      if (IsClone)</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">258</td>
    <td class="uncoveredLine">        VRBaseMap.erase(Op);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">259</td>
    <td class="coveredLine">      bool isNew = VRBaseMap.insert(std::make_pair(Op, VRBase)).second;</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">260</td>
    <td class="">      (void)isNew; // Silence compiler warning.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">261</td>
    <td class="coveredLine">      assert(isNew && "Node emitted out of order - early");</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">262</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">263</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">264</td>
    <td class="coveredLine">}</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">265</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">266</td>
    <td class="">/// getVR - Return the virtual register corresponding to the specified result</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">267</td>
    <td class="">/// of the specified node.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">268</td>
    <td class="coveredLine">Register InstrEmitter::getVR(SDValue Op,</td>
    <td>16</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">269</td>
    <td class="">                             DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">270</td>
    <td class="coveredLine">  if (Op.isMachineOpcode() &&</td>
    <td>28</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">271</td>
    <td class="coveredLine">      Op.getMachineOpcode() == TargetOpcode::IMPLICIT_DEF) {</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">272</td>
    <td class="">    // Add an IMPLICIT_DEF instruction before every use.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">273</td>
    <td class="">    // IMPLICIT_DEF can produce any type of result so its MCInstrDesc</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">274</td>
    <td class="">    // does not include operand register class info.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">275</td>
    <td class="uncoveredLine">    const TargetRegisterClass *RC = TLI->getRegClassFor(</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">276</td>
    <td class="uncoveredLine">        Op.getSimpleValueType(), Op.getNode()->isDivergent());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">277</td>
    <td class="uncoveredLine">    Register VReg = MRI->createVirtualRegister(RC);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">278</td>
    <td class="uncoveredLine">    BuildMI(*MBB, InsertPos, Op.getDebugLoc(),</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">279</td>
    <td class="uncoveredLine">            TII->get(TargetOpcode::IMPLICIT_DEF), VReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">280</td>
    <td class="uncoveredLine">    return VReg;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">281</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">282</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">283</td>
    <td class="coveredLine">  DenseMap<SDValue, Register>::iterator I = VRBaseMap.find(Op);</td>
    <td>16</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">284</td>
    <td class="coveredLine">  assert(I != VRBaseMap.end() && "Node emitted out of order - late");</td>
    <td>16</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">285</td>
    <td class="coveredLine">  return I->second;</td>
    <td>16</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">286</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">287</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">288</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">289</td>
    <td class="">/// AddRegisterOperand - Add the specified register as an operand to the</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">290</td>
    <td class="">/// specified machine instr. Insert register copies if the register is</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">291</td>
    <td class="">/// not in the required register class.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">292</td>
    <td class="">void</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">293</td>
    <td class="coveredLine">InstrEmitter::AddRegisterOperand(MachineInstrBuilder &MIB,</td>
    <td>14</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">294</td>
    <td class="">                                 SDValue Op,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">295</td>
    <td class="">                                 unsigned IIOpNum,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">296</td>
    <td class="">                                 const MCInstrDesc *II,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">297</td>
    <td class="">                                 DenseMap<SDValue, Register> &VRBaseMap,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">298</td>
    <td class="">                                 bool IsDebug, bool IsClone, bool IsCloned) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">299</td>
    <td class="coveredLine">  assert(Op.getValueType() != MVT::Other &&</td>
    <td>14</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">300</td>
    <td class="">         Op.getValueType() != MVT::Glue &&</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">301</td>
    <td class="">         "Chain and glue operands should occur at end of operand list!");</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">302</td>
    <td class="">  // Get/emit the operand.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">303</td>
    <td class="coveredLine">  Register VReg = getVR(Op, VRBaseMap);</td>
    <td>14</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">304</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">305</td>
    <td class="coveredLine">  const MCInstrDesc &MCID = MIB->getDesc();</td>
    <td>14</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">306</td>
    <td class="coveredLine">  bool isOptDef = IIOpNum < MCID.getNumOperands() &&</td>
    <td>28</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">307</td>
    <td class="coveredLine">                  MCID.operands()[IIOpNum].isOptionalDef();</td>
    <td>14</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">308</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">309</td>
    <td class="">  // If the instruction requires a register in a different class, create</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">310</td>
    <td class="">  // a new virtual register and copy the value into it, but first attempt to</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">311</td>
    <td class="">  // shrink VReg's register class within reason.  For example, if VReg == GR32</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">312</td>
    <td class="">  // and II requires a GR32_NOSP, just constrain VReg to GR32_NOSP.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">313</td>
    <td class="coveredLine">  if (II) {</td>
    <td>14</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">314</td>
    <td class="coveredLine">    const TargetRegisterClass *OpRC = nullptr;</td>
    <td>14</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">315</td>
    <td class="coveredLine">    if (IIOpNum < II->getNumOperands())</td>
    <td>14</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">316</td>
    <td class="coveredLine">      OpRC = TII->getRegClass(*II, IIOpNum, TRI, *MF);</td>
    <td>14</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">317</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">318</td>
    <td class="coveredLine">    if (OpRC) {</td>
    <td>14</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">319</td>
    <td class="coveredLine">      unsigned MinNumRegs = MinRCSize;</td>
    <td>14</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">320</td>
    <td class="">      // Don't apply any RC size limit for IMPLICIT_DEF. Each use has a unique</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">321</td>
    <td class="">      // virtual register.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">322</td>
    <td class="coveredLine">      if (Op.isMachineOpcode() &&</td>
    <td>24</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">323</td>
    <td class="coveredLine">          Op.getMachineOpcode() == TargetOpcode::IMPLICIT_DEF)</td>
    <td>10</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">324</td>
    <td class="uncoveredLine">        MinNumRegs = 0;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">325</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">326</td>
    <td class="">      const TargetRegisterClass *ConstrainedRC</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">327</td>
    <td class="coveredLine">        = MRI->constrainRegClass(VReg, OpRC, MinNumRegs);</td>
    <td>14</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">328</td>
    <td class="coveredLine">      if (!ConstrainedRC) {</td>
    <td>14</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">329</td>
    <td class="uncoveredLine">        OpRC = TRI->getAllocatableClass(OpRC);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">330</td>
    <td class="uncoveredLine">        assert(OpRC && "Constraints cannot be fulfilled for allocation");</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">331</td>
    <td class="uncoveredLine">        Register NewVReg = MRI->createVirtualRegister(OpRC);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">332</td>
    <td class="uncoveredLine">        BuildMI(*MBB, InsertPos, Op.getNode()->getDebugLoc(),</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">333</td>
    <td class="uncoveredLine">                TII->get(TargetOpcode::COPY), NewVReg).addReg(VReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">334</td>
    <td class="uncoveredLine">        VReg = NewVReg;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">335</td>
    <td class="">      } else {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">336</td>
    <td class="coveredLine">        assert(ConstrainedRC->isAllocatable() &&</td>
    <td>14</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">337</td>
    <td class="">           "Constraining an allocatable VReg produced an unallocatable class?");</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">338</td>
    <td class="">      }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">339</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">340</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">341</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">342</td>
    <td class="">  // If this value has only one use, that use is a kill. This is a</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">343</td>
    <td class="">  // conservative approximation. InstrEmitter does trivial coalescing</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">344</td>
    <td class="">  // with CopyFromReg nodes, so don't emit kill flags for them.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">345</td>
    <td class="">  // Avoid kill flags on Schedule cloned nodes, since there will be</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">346</td>
    <td class="">  // multiple uses.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">347</td>
    <td class="">  // Tied operands are never killed, so we need to check that. And that</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">348</td>
    <td class="">  // means we need to determine the index of the operand.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">349</td>
    <td class="coveredLine">  bool isKill = Op.hasOneUse() &&</td>
    <td>28</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">350</td>
    <td class="coveredLine">                Op.getNode()->getOpcode() != ISD::CopyFromReg &&</td>
    <td>14</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">351</td>
    <td class="coveredLine">                !IsDebug &&</td>
    <td>38</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">352</td>
    <td class="coveredLine">                !(IsClone || IsCloned);</td>
    <td>10</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">353</td>
    <td class="coveredLine">  if (isKill) {</td>
    <td>14</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">354</td>
    <td class="coveredLine">    unsigned Idx = MIB->getNumOperands();</td>
    <td>10</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">355</td>
    <td class="coveredLine">    while (Idx > 0 &&</td>
    <td>16</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">356</td>
    <td class="coveredLine">           MIB->getOperand(Idx-1).isReg() &&</td>
    <td>18</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">357</td>
    <td class="coveredLine">           MIB->getOperand(Idx-1).isImplicit())</td>
    <td>6</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">358</td>
    <td class="coveredLine">      --Idx;</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">359</td>
    <td class="coveredLine">    bool isTied = MCID.getOperandConstraint(Idx, MCOI::TIED_TO) != -1;</td>
    <td>10</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">360</td>
    <td class="coveredLine">    if (isTied)</td>
    <td>10</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">361</td>
    <td class="uncoveredLine">      isKill = false;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">362</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">363</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">364</td>
    <td class="coveredLine">  MIB.addReg(VReg, getDefRegState(isOptDef) | getKillRegState(isKill) |</td>
    <td>28</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">365</td>
    <td class="coveredLine">             getDebugRegState(IsDebug));</td>
    <td>14</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">366</td>
    <td class="coveredLine">}</td>
    <td>14</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">367</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">368</td>
    <td class="">/// AddOperand - Add the specified operand to the specified machine instr.  II</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">369</td>
    <td class="">/// specifies the instruction information for the node, and IIOpNum is the</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">370</td>
    <td class="">/// operand number (in the II) that we are adding.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">371</td>
    <td class="coveredLine">void InstrEmitter::AddOperand(MachineInstrBuilder &MIB,</td>
    <td>62</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">372</td>
    <td class="">                              SDValue Op,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">373</td>
    <td class="">                              unsigned IIOpNum,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">374</td>
    <td class="">                              const MCInstrDesc *II,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">375</td>
    <td class="">                              DenseMap<SDValue, Register> &VRBaseMap,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">376</td>
    <td class="">                              bool IsDebug, bool IsClone, bool IsCloned) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">377</td>
    <td class="coveredLine">  if (Op.isMachineOpcode()) {</td>
    <td>62</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">378</td>
    <td class="coveredLine">    AddRegisterOperand(MIB, Op, IIOpNum, II, VRBaseMap,</td>
    <td>10</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">379</td>
    <td class="">                       IsDebug, IsClone, IsCloned);</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">380</td>
    <td class="coveredLine">  } else if (ConstantSDNode *C = dyn_cast<ConstantSDNode>(Op)) {</td>
    <td>52</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">381</td>
    <td class="coveredLine">    MIB.addImm(C->getSExtValue());</td>
    <td>18</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">382</td>
    <td class="coveredLine">  } else if (ConstantFPSDNode *F = dyn_cast<ConstantFPSDNode>(Op)) {</td>
    <td>34</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">383</td>
    <td class="uncoveredLine">    MIB.addFPImm(F->getConstantFPValue());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">384</td>
    <td class="coveredLine">  } else if (RegisterSDNode *R = dyn_cast<RegisterSDNode>(Op)) {</td>
    <td>34</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">385</td>
    <td class="coveredLine">    Register VReg = R->getReg();</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">386</td>
    <td class="coveredLine">    MVT OpVT = Op.getSimpleValueType();</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">387</td>
    <td class="">    const TargetRegisterClass *IIRC =</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">388</td>
    <td class="coveredLine">        II ? TRI->getAllocatableClass(TII->getRegClass(*II, IIOpNum, TRI, *MF))</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">389</td>
    <td class="coveredLine">           : nullptr;</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">390</td>
    <td class="">    const TargetRegisterClass *OpRC =</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">391</td>
    <td class="coveredLine">        TLI->isTypeLegal(OpVT)</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">392</td>
    <td class="coveredLine">            ? TLI->getRegClassFor(OpVT,</td>
    <td>8</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">393</td>
    <td class="coveredLine">                                  Op.getNode()->isDivergent() ||</td>
    <td>6</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">394</td>
    <td class="coveredLine">                                      (IIRC && TRI->isDivergentRegClass(IIRC)))</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">395</td>
    <td class="coveredLine">            : nullptr;</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">396</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">397</td>
    <td class="coveredLine">    if (OpRC && IIRC && OpRC != IIRC && VReg.isVirtual()) {</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">398</td>
    <td class="uncoveredLine">      Register NewVReg = MRI->createVirtualRegister(IIRC);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">399</td>
    <td class="uncoveredLine">      BuildMI(*MBB, InsertPos, Op.getNode()->getDebugLoc(),</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">400</td>
    <td class="uncoveredLine">               TII->get(TargetOpcode::COPY), NewVReg).addReg(VReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">401</td>
    <td class="uncoveredLine">      VReg = NewVReg;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">402</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">403</td>
    <td class="">    // Turn additional physreg operands into implicit uses on non-variadic</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">404</td>
    <td class="">    // instructions. This is used by call and return instructions passing</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">405</td>
    <td class="">    // arguments in registers.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">406</td>
    <td class="coveredLine">    bool Imp = II && (IIOpNum >= II->getNumOperands() && !II->isVariadic());</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">407</td>
    <td class="coveredLine">    MIB.addReg(VReg, getImplRegState(Imp));</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">408</td>
    <td class="coveredLine">  } else if (RegisterMaskSDNode *RM = dyn_cast<RegisterMaskSDNode>(Op)) {</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">409</td>
    <td class="uncoveredLine">    MIB.addRegMask(RM->getRegMask());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">410</td>
    <td class="coveredLine">  } else if (GlobalAddressSDNode *TGA = dyn_cast<GlobalAddressSDNode>(Op)) {</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">411</td>
    <td class="uncoveredLine">    MIB.addGlobalAddress(TGA->getGlobal(), TGA->getOffset(),</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">412</td>
    <td class="">                         TGA->getTargetFlags());</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">413</td>
    <td class="coveredLine">  } else if (BasicBlockSDNode *BBNode = dyn_cast<BasicBlockSDNode>(Op)) {</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">414</td>
    <td class="coveredLine">    MIB.addMBB(BBNode->getBasicBlock());</td>
    <td>8</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">415</td>
    <td class="coveredLine">  } else if (FrameIndexSDNode *FI = dyn_cast<FrameIndexSDNode>(Op)) {</td>
    <td>22</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">416</td>
    <td class="coveredLine">    MIB.addFrameIndex(FI->getIndex());</td>
    <td>18</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">417</td>
    <td class="coveredLine">  } else if (JumpTableSDNode *JT = dyn_cast<JumpTableSDNode>(Op)) {</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">418</td>
    <td class="uncoveredLine">    MIB.addJumpTableIndex(JT->getIndex(), JT->getTargetFlags());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">419</td>
    <td class="coveredLine">  } else if (ConstantPoolSDNode *CP = dyn_cast<ConstantPoolSDNode>(Op)) {</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">420</td>
    <td class="uncoveredLine">    int Offset = CP->getOffset();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">421</td>
    <td class="uncoveredLine">    Align Alignment = CP->getAlign();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">422</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">423</td>
    <td class="">    unsigned Idx;</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">424</td>
    <td class="uncoveredLine">    MachineConstantPool *MCP = MF->getConstantPool();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">425</td>
    <td class="uncoveredLine">    if (CP->isMachineConstantPoolEntry())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">426</td>
    <td class="uncoveredLine">      Idx = MCP->getConstantPoolIndex(CP->getMachineCPVal(), Alignment);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">427</td>
    <td class="">    else</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">428</td>
    <td class="uncoveredLine">      Idx = MCP->getConstantPoolIndex(CP->getConstVal(), Alignment);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">429</td>
    <td class="uncoveredLine">    MIB.addConstantPoolIndex(Idx, Offset, CP->getTargetFlags());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">430</td>
    <td class="coveredLine">  } else if (ExternalSymbolSDNode *ES = dyn_cast<ExternalSymbolSDNode>(Op)) {</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">431</td>
    <td class="uncoveredLine">    MIB.addExternalSymbol(ES->getSymbol(), ES->getTargetFlags());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">432</td>
    <td class="coveredLine">  } else if (auto *SymNode = dyn_cast<MCSymbolSDNode>(Op)) {</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">433</td>
    <td class="uncoveredLine">    MIB.addSym(SymNode->getMCSymbol());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">434</td>
    <td class="coveredLine">  } else if (BlockAddressSDNode *BA = dyn_cast<BlockAddressSDNode>(Op)) {</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">435</td>
    <td class="uncoveredLine">    MIB.addBlockAddress(BA->getBlockAddress(),</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">436</td>
    <td class="">                        BA->getOffset(),</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">437</td>
    <td class="">                        BA->getTargetFlags());</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">438</td>
    <td class="coveredLine">  } else if (TargetIndexSDNode *TI = dyn_cast<TargetIndexSDNode>(Op)) {</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">439</td>
    <td class="uncoveredLine">    MIB.addTargetIndex(TI->getIndex(), TI->getOffset(), TI->getTargetFlags());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">440</td>
    <td class="">  } else {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">441</td>
    <td class="coveredLine">    assert(Op.getValueType() != MVT::Other &&</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">442</td>
    <td class="">           Op.getValueType() != MVT::Glue &&</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">443</td>
    <td class="">           "Chain and glue operands should occur at end of operand list!");</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">444</td>
    <td class="coveredLine">    AddRegisterOperand(MIB, Op, IIOpNum, II, VRBaseMap,</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">445</td>
    <td class="">                       IsDebug, IsClone, IsCloned);</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">446</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">447</td>
    <td class="coveredLine">}</td>
    <td>62</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">448</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">449</td>
    <td class="uncoveredLine">Register InstrEmitter::ConstrainForSubReg(Register VReg, unsigned SubIdx,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">450</td>
    <td class="">                                          MVT VT, bool isDivergent, const DebugLoc &DL) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">451</td>
    <td class="uncoveredLine">  const TargetRegisterClass *VRC = MRI->getRegClass(VReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">452</td>
    <td class="uncoveredLine">  const TargetRegisterClass *RC = TRI->getSubClassWithSubReg(VRC, SubIdx);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">453</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">454</td>
    <td class="">  // RC is a sub-class of VRC that supports SubIdx.  Try to constrain VReg</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">455</td>
    <td class="">  // within reason.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">456</td>
    <td class="uncoveredLine">  if (RC && RC != VRC)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">457</td>
    <td class="uncoveredLine">    RC = MRI->constrainRegClass(VReg, RC, MinRCSize);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">458</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">459</td>
    <td class="">  // VReg has been adjusted.  It can be used with SubIdx operands now.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">460</td>
    <td class="uncoveredLine">  if (RC)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">461</td>
    <td class="uncoveredLine">    return VReg;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">462</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">463</td>
    <td class="">  // VReg couldn't be reasonably constrained.  Emit a COPY to a new virtual</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">464</td>
    <td class="">  // register instead.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">465</td>
    <td class="uncoveredLine">  RC = TRI->getSubClassWithSubReg(TLI->getRegClassFor(VT, isDivergent), SubIdx);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">466</td>
    <td class="uncoveredLine">  assert(RC && "No legal register class for VT supports that SubIdx");</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">467</td>
    <td class="uncoveredLine">  Register NewReg = MRI->createVirtualRegister(RC);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">468</td>
    <td class="uncoveredLine">  BuildMI(*MBB, InsertPos, DL, TII->get(TargetOpcode::COPY), NewReg)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">469</td>
    <td class="uncoveredLine">    .addReg(VReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">470</td>
    <td class="uncoveredLine">  return NewReg;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">471</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">472</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">473</td>
    <td class="">/// EmitSubregNode - Generate machine code for subreg nodes.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">474</td>
    <td class="">///</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">475</td>
    <td class="uncoveredLine">void InstrEmitter::EmitSubregNode(SDNode *Node,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">476</td>
    <td class="">                                  DenseMap<SDValue, Register> &VRBaseMap,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">477</td>
    <td class="">                                  bool IsClone, bool IsCloned) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">478</td>
    <td class="uncoveredLine">  Register VRBase;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">479</td>
    <td class="uncoveredLine">  unsigned Opc = Node->getMachineOpcode();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">480</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">481</td>
    <td class="">  // If the node is only used by a CopyToReg and the dest reg is a vreg, use</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">482</td>
    <td class="">  // the CopyToReg'd destination register instead of creating a new vreg.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">483</td>
    <td class="uncoveredLine">  for (SDNode *User : Node->uses()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">484</td>
    <td class="uncoveredLine">    if (User->getOpcode() == ISD::CopyToReg &&</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">485</td>
    <td class="uncoveredLine">        User->getOperand(2).getNode() == Node) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">486</td>
    <td class="uncoveredLine">      Register DestReg = cast<RegisterSDNode>(User->getOperand(1))->getReg();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">487</td>
    <td class="uncoveredLine">      if (DestReg.isVirtual()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">488</td>
    <td class="uncoveredLine">        VRBase = DestReg;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">489</td>
    <td class="uncoveredLine">        break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">490</td>
    <td class="">      }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">491</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">492</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">493</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">494</td>
    <td class="uncoveredLine">  if (Opc == TargetOpcode::EXTRACT_SUBREG) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">495</td>
    <td class="">    // EXTRACT_SUBREG is lowered as %dst = COPY %src:sub.  There are no</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">496</td>
    <td class="">    // constraints on the %dst register, COPY can target all legal register</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">497</td>
    <td class="">    // classes.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">498</td>
    <td class="uncoveredLine">    unsigned SubIdx = cast<ConstantSDNode>(Node->getOperand(1))->getZExtValue();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">499</td>
    <td class="">    const TargetRegisterClass *TRC =</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">500</td>
    <td class="uncoveredLine">      TLI->getRegClassFor(Node->getSimpleValueType(0), Node->isDivergent());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">501</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">502</td>
    <td class="uncoveredLine">    Register Reg;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">503</td>
    <td class="">    MachineInstr *DefMI;</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">504</td>
    <td class="uncoveredLine">    RegisterSDNode *R = dyn_cast<RegisterSDNode>(Node->getOperand(0));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">505</td>
    <td class="uncoveredLine">    if (R && R->getReg().isPhysical()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">506</td>
    <td class="uncoveredLine">      Reg = R->getReg();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">507</td>
    <td class="uncoveredLine">      DefMI = nullptr;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">508</td>
    <td class="">    } else {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">509</td>
    <td class="uncoveredLine">      Reg = R ? R->getReg() : getVR(Node->getOperand(0), VRBaseMap);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">510</td>
    <td class="uncoveredLine">      DefMI = MRI->getVRegDef(Reg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">511</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">512</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">513</td>
    <td class="uncoveredLine">    Register SrcReg, DstReg;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">514</td>
    <td class="">    unsigned DefSubIdx;</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">515</td>
    <td class="uncoveredLine">    if (DefMI &&</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">516</td>
    <td class="uncoveredLine">        TII->isCoalescableExtInstr(*DefMI, SrcReg, DstReg, DefSubIdx) &&</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">517</td>
    <td class="uncoveredLine">        SubIdx == DefSubIdx &&</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">518</td>
    <td class="uncoveredLine">        TRC == MRI->getRegClass(SrcReg)) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">519</td>
    <td class="">      // Optimize these:</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">520</td>
    <td class="">      // r1025 = s/zext r1024, 4</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">521</td>
    <td class="">      // r1026 = extract_subreg r1025, 4</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">522</td>
    <td class="">      // to a copy</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">523</td>
    <td class="">      // r1026 = copy r1024</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">524</td>
    <td class="uncoveredLine">      VRBase = MRI->createVirtualRegister(TRC);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">525</td>
    <td class="uncoveredLine">      BuildMI(*MBB, InsertPos, Node->getDebugLoc(),</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">526</td>
    <td class="uncoveredLine">              TII->get(TargetOpcode::COPY), VRBase).addReg(SrcReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">527</td>
    <td class="uncoveredLine">      MRI->clearKillFlags(SrcReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">528</td>
    <td class="">    } else {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">529</td>
    <td class="">      // Reg may not support a SubIdx sub-register, and we may need to</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">530</td>
    <td class="">      // constrain its register class or issue a COPY to a compatible register</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">531</td>
    <td class="">      // class.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">532</td>
    <td class="uncoveredLine">      if (Reg.isVirtual())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">533</td>
    <td class="uncoveredLine">        Reg = ConstrainForSubReg(Reg, SubIdx,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">534</td>
    <td class="uncoveredLine">                                 Node->getOperand(0).getSimpleValueType(),</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">535</td>
    <td class="uncoveredLine">                                 Node->isDivergent(), Node->getDebugLoc());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">536</td>
    <td class="">      // Create the destreg if it is missing.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">537</td>
    <td class="uncoveredLine">      if (!VRBase)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">538</td>
    <td class="uncoveredLine">        VRBase = MRI->createVirtualRegister(TRC);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">539</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">540</td>
    <td class="">      // Create the extract_subreg machine instruction.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">541</td>
    <td class="">      MachineInstrBuilder CopyMI =</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">542</td>
    <td class="uncoveredLine">          BuildMI(*MBB, InsertPos, Node->getDebugLoc(),</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">543</td>
    <td class="uncoveredLine">                  TII->get(TargetOpcode::COPY), VRBase);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">544</td>
    <td class="uncoveredLine">      if (Reg.isVirtual())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">545</td>
    <td class="uncoveredLine">        CopyMI.addReg(Reg, 0, SubIdx);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">546</td>
    <td class="">      else</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">547</td>
    <td class="uncoveredLine">        CopyMI.addReg(TRI->getSubReg(Reg, SubIdx));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">548</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">549</td>
    <td class="uncoveredLine">  } else if (Opc == TargetOpcode::INSERT_SUBREG ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">550</td>
    <td class="">             Opc == TargetOpcode::SUBREG_TO_REG) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">551</td>
    <td class="uncoveredLine">    SDValue N0 = Node->getOperand(0);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">552</td>
    <td class="uncoveredLine">    SDValue N1 = Node->getOperand(1);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">553</td>
    <td class="uncoveredLine">    SDValue N2 = Node->getOperand(2);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">554</td>
    <td class="uncoveredLine">    unsigned SubIdx = cast<ConstantSDNode>(N2)->getZExtValue();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">555</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">556</td>
    <td class="">    // Figure out the register class to create for the destreg.  It should be</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">557</td>
    <td class="">    // the largest legal register class supporting SubIdx sub-registers.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">558</td>
    <td class="">    // RegisterCoalescer will constrain it further if it decides to eliminate</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">559</td>
    <td class="">    // the INSERT_SUBREG instruction.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">560</td>
    <td class="">    //</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">561</td>
    <td class="">    //   %dst = INSERT_SUBREG %src, %sub, SubIdx</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">562</td>
    <td class="">    //</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">563</td>
    <td class="">    // is lowered by TwoAddressInstructionPass to:</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">564</td>
    <td class="">    //</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">565</td>
    <td class="">    //   %dst = COPY %src</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">566</td>
    <td class="">    //   %dst:SubIdx = COPY %sub</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">567</td>
    <td class="">    //</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">568</td>
    <td class="">    // There is no constraint on the %src register class.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">569</td>
    <td class="">    //</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">570</td>
    <td class="">    const TargetRegisterClass *SRC =</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">571</td>
    <td class="uncoveredLine">        TLI->getRegClassFor(Node->getSimpleValueType(0), Node->isDivergent());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">572</td>
    <td class="uncoveredLine">    SRC = TRI->getSubClassWithSubReg(SRC, SubIdx);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">573</td>
    <td class="uncoveredLine">    assert(SRC && "No register class supports VT and SubIdx for INSERT_SUBREG");</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">574</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">575</td>
    <td class="uncoveredLine">    if (VRBase == 0 || !SRC->hasSubClassEq(MRI->getRegClass(VRBase)))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">576</td>
    <td class="uncoveredLine">      VRBase = MRI->createVirtualRegister(SRC);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">577</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">578</td>
    <td class="">    // Create the insert_subreg or subreg_to_reg machine instruction.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">579</td>
    <td class="">    MachineInstrBuilder MIB =</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">580</td>
    <td class="uncoveredLine">      BuildMI(*MF, Node->getDebugLoc(), TII->get(Opc), VRBase);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">581</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">582</td>
    <td class="">    // If creating a subreg_to_reg, then the first input operand</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">583</td>
    <td class="">    // is an implicit value immediate, otherwise it's a register</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">584</td>
    <td class="uncoveredLine">    if (Opc == TargetOpcode::SUBREG_TO_REG) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">585</td>
    <td class="uncoveredLine">      const ConstantSDNode *SD = cast<ConstantSDNode>(N0);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">586</td>
    <td class="uncoveredLine">      MIB.addImm(SD->getZExtValue());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">587</td>
    <td class="">    } else</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">588</td>
    <td class="uncoveredLine">      AddOperand(MIB, N0, 0, nullptr, VRBaseMap, /*IsDebug=*/false,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">589</td>
    <td class="">                 IsClone, IsCloned);</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">590</td>
    <td class="">    // Add the subregister being inserted</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">591</td>
    <td class="uncoveredLine">    AddOperand(MIB, N1, 0, nullptr, VRBaseMap, /*IsDebug=*/false,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">592</td>
    <td class="">               IsClone, IsCloned);</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">593</td>
    <td class="uncoveredLine">    MIB.addImm(SubIdx);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">594</td>
    <td class="uncoveredLine">    MBB->insert(InsertPos, MIB);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">595</td>
    <td class="uncoveredLine">  } else</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">596</td>
    <td class="uncoveredLine">    llvm_unreachable("Node is not insert_subreg, extract_subreg, or subreg_to_reg");</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">597</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">598</td>
    <td class="uncoveredLine">  SDValue Op(Node, 0);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">599</td>
    <td class="uncoveredLine">  bool isNew = VRBaseMap.insert(std::make_pair(Op, VRBase)).second;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">600</td>
    <td class="">  (void)isNew; // Silence compiler warning.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">601</td>
    <td class="uncoveredLine">  assert(isNew && "Node emitted out of order - early");</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">602</td>
    <td class="uncoveredLine">}</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">603</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">604</td>
    <td class="">/// EmitCopyToRegClassNode - Generate machine code for COPY_TO_REGCLASS nodes.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">605</td>
    <td class="">/// COPY_TO_REGCLASS is just a normal copy, except that the destination</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">606</td>
    <td class="">/// register is constrained to be in a particular register class.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">607</td>
    <td class="">///</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">608</td>
    <td class="">void</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">609</td>
    <td class="uncoveredLine">InstrEmitter::EmitCopyToRegClassNode(SDNode *Node,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">610</td>
    <td class="">                                     DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">611</td>
    <td class="uncoveredLine">  unsigned VReg = getVR(Node->getOperand(0), VRBaseMap);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">612</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">613</td>
    <td class="">  // Create the new VReg in the destination class and emit a copy.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">614</td>
    <td class="uncoveredLine">  unsigned DstRCIdx = cast<ConstantSDNode>(Node->getOperand(1))->getZExtValue();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">615</td>
    <td class="">  const TargetRegisterClass *DstRC =</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">616</td>
    <td class="uncoveredLine">    TRI->getAllocatableClass(TRI->getRegClass(DstRCIdx));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">617</td>
    <td class="uncoveredLine">  Register NewVReg = MRI->createVirtualRegister(DstRC);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">618</td>
    <td class="uncoveredLine">  BuildMI(*MBB, InsertPos, Node->getDebugLoc(), TII->get(TargetOpcode::COPY),</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">619</td>
    <td class="uncoveredLine">    NewVReg).addReg(VReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">620</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">621</td>
    <td class="uncoveredLine">  SDValue Op(Node, 0);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">622</td>
    <td class="uncoveredLine">  bool isNew = VRBaseMap.insert(std::make_pair(Op, NewVReg)).second;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">623</td>
    <td class="">  (void)isNew; // Silence compiler warning.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">624</td>
    <td class="uncoveredLine">  assert(isNew && "Node emitted out of order - early");</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">625</td>
    <td class="uncoveredLine">}</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">626</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">627</td>
    <td class="">/// EmitRegSequence - Generate machine code for REG_SEQUENCE nodes.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">628</td>
    <td class="">///</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">629</td>
    <td class="uncoveredLine">void InstrEmitter::EmitRegSequence(SDNode *Node,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">630</td>
    <td class="">                                  DenseMap<SDValue, Register> &VRBaseMap,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">631</td>
    <td class="">                                  bool IsClone, bool IsCloned) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">632</td>
    <td class="uncoveredLine">  unsigned DstRCIdx = cast<ConstantSDNode>(Node->getOperand(0))->getZExtValue();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">633</td>
    <td class="uncoveredLine">  const TargetRegisterClass *RC = TRI->getRegClass(DstRCIdx);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">634</td>
    <td class="uncoveredLine">  Register NewVReg = MRI->createVirtualRegister(TRI->getAllocatableClass(RC));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">635</td>
    <td class="uncoveredLine">  const MCInstrDesc &II = TII->get(TargetOpcode::REG_SEQUENCE);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">636</td>
    <td class="uncoveredLine">  MachineInstrBuilder MIB = BuildMI(*MF, Node->getDebugLoc(), II, NewVReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">637</td>
    <td class="uncoveredLine">  unsigned NumOps = Node->getNumOperands();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">638</td>
    <td class="">  // If the input pattern has a chain, then the root of the corresponding</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">639</td>
    <td class="">  // output pattern will get a chain as well. This can happen to be a</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">640</td>
    <td class="">  // REG_SEQUENCE (which is not "guarded" by countOperands/CountResults).</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">641</td>
    <td class="uncoveredLine">  if (NumOps && Node->getOperand(NumOps-1).getValueType() == MVT::Other)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">642</td>
    <td class="uncoveredLine">    --NumOps; // Ignore chain if it exists.</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">643</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">644</td>
    <td class="uncoveredLine">  assert((NumOps & 1) == 1 &&</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">645</td>
    <td class="">         "REG_SEQUENCE must have an odd number of operands!");</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">646</td>
    <td class="uncoveredLine">  for (unsigned i = 1; i != NumOps; ++i) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">647</td>
    <td class="uncoveredLine">    SDValue Op = Node->getOperand(i);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">648</td>
    <td class="uncoveredLine">    if ((i & 1) == 0) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">649</td>
    <td class="uncoveredLine">      RegisterSDNode *R = dyn_cast<RegisterSDNode>(Node->getOperand(i-1));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">650</td>
    <td class="">      // Skip physical registers as they don't have a vreg to get and we'll</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">651</td>
    <td class="">      // insert copies for them in TwoAddressInstructionPass anyway.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">652</td>
    <td class="uncoveredLine">      if (!R || !R->getReg().isPhysical()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">653</td>
    <td class="uncoveredLine">        unsigned SubIdx = cast<ConstantSDNode>(Op)->getZExtValue();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">654</td>
    <td class="uncoveredLine">        unsigned SubReg = getVR(Node->getOperand(i-1), VRBaseMap);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">655</td>
    <td class="uncoveredLine">        const TargetRegisterClass *TRC = MRI->getRegClass(SubReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">656</td>
    <td class="">        const TargetRegisterClass *SRC =</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">657</td>
    <td class="uncoveredLine">        TRI->getMatchingSuperRegClass(RC, TRC, SubIdx);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">658</td>
    <td class="uncoveredLine">        if (SRC && SRC != RC) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">659</td>
    <td class="uncoveredLine">          MRI->setRegClass(NewVReg, SRC);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">660</td>
    <td class="uncoveredLine">          RC = SRC;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">661</td>
    <td class="">        }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">662</td>
    <td class="">      }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">663</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">664</td>
    <td class="uncoveredLine">    AddOperand(MIB, Op, i+1, &II, VRBaseMap, /*IsDebug=*/false,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">665</td>
    <td class="">               IsClone, IsCloned);</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">666</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">667</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">668</td>
    <td class="uncoveredLine">  MBB->insert(InsertPos, MIB);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">669</td>
    <td class="uncoveredLine">  SDValue Op(Node, 0);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">670</td>
    <td class="uncoveredLine">  bool isNew = VRBaseMap.insert(std::make_pair(Op, NewVReg)).second;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">671</td>
    <td class="">  (void)isNew; // Silence compiler warning.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">672</td>
    <td class="uncoveredLine">  assert(isNew && "Node emitted out of order - early");</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">673</td>
    <td class="uncoveredLine">}</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">674</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">675</td>
    <td class="">/// EmitDbgValue - Generate machine instruction for a dbg_value node.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">676</td>
    <td class="">///</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">677</td>
    <td class="">MachineInstr *</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">678</td>
    <td class="uncoveredLine">InstrEmitter::EmitDbgValue(SDDbgValue *SD,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">679</td>
    <td class="">                           DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">680</td>
    <td class="uncoveredLine">  DebugLoc DL = SD->getDebugLoc();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">681</td>
    <td class="uncoveredLine">  assert(cast<DILocalVariable>(SD->getVariable())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">682</td>
    <td class="">             ->isValidLocationForIntrinsic(DL) &&</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">683</td>
    <td class="">         "Expected inlined-at fields to agree");</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">684</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">685</td>
    <td class="uncoveredLine">  SD->setIsEmitted();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">686</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">687</td>
    <td class="uncoveredLine">  assert(!SD->getLocationOps().empty() &&</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">688</td>
    <td class="">         "dbg_value with no location operands?");</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">689</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">690</td>
    <td class="uncoveredLine">  if (SD->isInvalidated())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">691</td>
    <td class="uncoveredLine">    return EmitDbgNoLocation(SD);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">692</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">693</td>
    <td class="">  // Attempt to produce a DBG_INSTR_REF if we've been asked to.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">694</td>
    <td class="uncoveredLine">  if (EmitDebugInstrRefs)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">695</td>
    <td class="uncoveredLine">    if (auto *InstrRef = EmitDbgInstrRef(SD, VRBaseMap))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">696</td>
    <td class="uncoveredLine">      return InstrRef;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">697</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">698</td>
    <td class="">  // Emit variadic dbg_value nodes as DBG_VALUE_LIST if they have not been</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">699</td>
    <td class="">  // emitted as instruction references.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">700</td>
    <td class="uncoveredLine">  if (SD->isVariadic())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">701</td>
    <td class="uncoveredLine">    return EmitDbgValueList(SD, VRBaseMap);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">702</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">703</td>
    <td class="">  // Emit single-location dbg_value nodes as DBG_VALUE if they have not been</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">704</td>
    <td class="">  // emitted as instruction references.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">705</td>
    <td class="uncoveredLine">  return EmitDbgValueFromSingleOp(SD, VRBaseMap);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">706</td>
    <td class="uncoveredLine">}</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">707</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">708</td>
    <td class="uncoveredLine">MachineOperand GetMOForConstDbgOp(const SDDbgOperand &Op) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">709</td>
    <td class="uncoveredLine">  const Value *V = Op.getConst();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">710</td>
    <td class="uncoveredLine">  if (const ConstantInt *CI = dyn_cast<ConstantInt>(V)) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">711</td>
    <td class="uncoveredLine">    if (CI->getBitWidth() > 64)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">712</td>
    <td class="uncoveredLine">      return MachineOperand::CreateCImm(CI);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">713</td>
    <td class="uncoveredLine">    return MachineOperand::CreateImm(CI->getSExtValue());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">714</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">715</td>
    <td class="uncoveredLine">  if (const ConstantFP *CF = dyn_cast<ConstantFP>(V))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">716</td>
    <td class="uncoveredLine">    return MachineOperand::CreateFPImm(CF);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">717</td>
    <td class="">  // Note: This assumes that all nullptr constants are zero-valued.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">718</td>
    <td class="uncoveredLine">  if (isa<ConstantPointerNull>(V))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">719</td>
    <td class="uncoveredLine">    return MachineOperand::CreateImm(0);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">720</td>
    <td class="">  // Undef or unhandled value type, so return an undef operand.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">721</td>
    <td class="uncoveredLine">  return MachineOperand::CreateReg(</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">722</td>
    <td class="">      /* Reg */ 0U, /* isDef */ false, /* isImp */ false,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">723</td>
    <td class="">      /* isKill */ false, /* isDead */ false,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">724</td>
    <td class="">      /* isUndef */ false, /* isEarlyClobber */ false,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">725</td>
    <td class="uncoveredLine">      /* SubReg */ 0, /* isDebug */ true);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">726</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">727</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">728</td>
    <td class="uncoveredLine">void InstrEmitter::AddDbgValueLocationOps(</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">729</td>
    <td class="">    MachineInstrBuilder &MIB, const MCInstrDesc &DbgValDesc,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">730</td>
    <td class="">    ArrayRef<SDDbgOperand> LocationOps,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">731</td>
    <td class="">    DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">732</td>
    <td class="uncoveredLine">  for (const SDDbgOperand &Op : LocationOps) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">733</td>
    <td class="uncoveredLine">    switch (Op.getKind()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">734</td>
    <td class="uncoveredLine">    case SDDbgOperand::FRAMEIX:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">735</td>
    <td class="uncoveredLine">      MIB.addFrameIndex(Op.getFrameIx());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">736</td>
    <td class="uncoveredLine">      break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">737</td>
    <td class="uncoveredLine">    case SDDbgOperand::VREG:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">738</td>
    <td class="uncoveredLine">      MIB.addReg(Op.getVReg());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">739</td>
    <td class="uncoveredLine">      break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">740</td>
    <td class="uncoveredLine">    case SDDbgOperand::SDNODE: {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">741</td>
    <td class="uncoveredLine">      SDValue V = SDValue(Op.getSDNode(), Op.getResNo());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">742</td>
    <td class="">      // It's possible we replaced this SDNode with other(s) and therefore</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">743</td>
    <td class="">      // didn't generate code for it. It's better to catch these cases where</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">744</td>
    <td class="">      // they happen and transfer the debug info, but trying to guarantee that</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">745</td>
    <td class="">      // in all cases would be very fragile; this is a safeguard for any</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">746</td>
    <td class="">      // that were missed.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">747</td>
    <td class="uncoveredLine">      if (VRBaseMap.count(V) == 0)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">748</td>
    <td class="uncoveredLine">        MIB.addReg(0U); // undef</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">749</td>
    <td class="">      else</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">750</td>
    <td class="uncoveredLine">        AddOperand(MIB, V, (*MIB).getNumOperands(), &DbgValDesc, VRBaseMap,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">751</td>
    <td class="">                   /*IsDebug=*/true, /*IsClone=*/false, /*IsCloned=*/false);</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">752</td>
    <td class="uncoveredLine">    } break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">753</td>
    <td class="uncoveredLine">    case SDDbgOperand::CONST:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">754</td>
    <td class="uncoveredLine">      MIB.add(GetMOForConstDbgOp(Op));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">755</td>
    <td class="uncoveredLine">      break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">756</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">757</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">758</td>
    <td class="uncoveredLine">}</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">759</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">760</td>
    <td class="">MachineInstr *</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">761</td>
    <td class="uncoveredLine">InstrEmitter::EmitDbgInstrRef(SDDbgValue *SD,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">762</td>
    <td class="">                              DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">763</td>
    <td class="uncoveredLine">  MDNode *Var = SD->getVariable();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">764</td>
    <td class="uncoveredLine">  const DIExpression *Expr = (DIExpression *)SD->getExpression();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">765</td>
    <td class="uncoveredLine">  DebugLoc DL = SD->getDebugLoc();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">766</td>
    <td class="uncoveredLine">  const MCInstrDesc &RefII = TII->get(TargetOpcode::DBG_INSTR_REF);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">767</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">768</td>
    <td class="">  // Returns true if the given operand is not a legal debug operand for a</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">769</td>
    <td class="">  // DBG_INSTR_REF.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">770</td>
    <td class="uncoveredLine">  auto IsInvalidOp = [](SDDbgOperand DbgOp) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">771</td>
    <td class="uncoveredLine">    return DbgOp.getKind() == SDDbgOperand::FRAMEIX;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">772</td>
    <td class="">  };</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">773</td>
    <td class="">  // Returns true if the given operand is not itself an instruction reference</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">774</td>
    <td class="">  // but is a legal debug operand for a DBG_INSTR_REF.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">775</td>
    <td class="uncoveredLine">  auto IsNonInstrRefOp = [](SDDbgOperand DbgOp) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">776</td>
    <td class="uncoveredLine">    return DbgOp.getKind() == SDDbgOperand::CONST;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">777</td>
    <td class="">  };</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">778</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">779</td>
    <td class="">  // If this variable location does not depend on any instructions or contains</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">780</td>
    <td class="">  // any stack locations, produce it as a standard debug value instead.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">781</td>
    <td class="uncoveredLine">  if (any_of(SD->getLocationOps(), IsInvalidOp) ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">782</td>
    <td class="uncoveredLine">      all_of(SD->getLocationOps(), IsNonInstrRefOp)) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">783</td>
    <td class="uncoveredLine">    if (SD->isVariadic())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">784</td>
    <td class="uncoveredLine">      return EmitDbgValueList(SD, VRBaseMap);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">785</td>
    <td class="uncoveredLine">    return EmitDbgValueFromSingleOp(SD, VRBaseMap);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">786</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">787</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">788</td>
    <td class="">  // Immediately fold any indirectness from the LLVM-IR intrinsic into the</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">789</td>
    <td class="">  // expression:</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">790</td>
    <td class="uncoveredLine">  if (SD->isIndirect())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">791</td>
    <td class="uncoveredLine">    Expr = DIExpression::append(Expr, dwarf::DW_OP_deref);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">792</td>
    <td class="">  // If this is not already a variadic expression, it must be modified to become</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">793</td>
    <td class="">  // one.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">794</td>
    <td class="uncoveredLine">  if (!SD->isVariadic())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">795</td>
    <td class="uncoveredLine">    Expr = DIExpression::convertToVariadicExpression(Expr);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">796</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">797</td>
    <td class="uncoveredLine">  SmallVector<MachineOperand> MOs;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">798</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">799</td>
    <td class="">  // It may not be immediately possible to identify the MachineInstr that</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">800</td>
    <td class="">  // defines a VReg, it can depend for example on the order blocks are</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">801</td>
    <td class="">  // emitted in. When this happens, or when further analysis is needed later,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">802</td>
    <td class="">  // produce an instruction like this:</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">803</td>
    <td class="">  //</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">804</td>
    <td class="">  //    DBG_INSTR_REF !123, !456, %0:gr64</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">805</td>
    <td class="">  //</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">806</td>
    <td class="">  // i.e., point the instruction at the vreg, and patch it up later in</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">807</td>
    <td class="">  // MachineFunction::finalizeDebugInstrRefs.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">808</td>
    <td class="uncoveredLine">  auto AddVRegOp = [&](unsigned VReg) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">809</td>
    <td class="uncoveredLine">    MOs.push_back(MachineOperand::CreateReg(</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">810</td>
    <td class="">        /* Reg */ VReg, /* isDef */ false, /* isImp */ false,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">811</td>
    <td class="">        /* isKill */ false, /* isDead */ false,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">812</td>
    <td class="">        /* isUndef */ false, /* isEarlyClobber */ false,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">813</td>
    <td class="">        /* SubReg */ 0, /* isDebug */ true));</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">814</td>
    <td class="uncoveredLine">  };</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">815</td>
    <td class="uncoveredLine">  unsigned OpCount = SD->getLocationOps().size();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">816</td>
    <td class="uncoveredLine">  for (unsigned OpIdx = 0; OpIdx < OpCount; ++OpIdx) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">817</td>
    <td class="uncoveredLine">    SDDbgOperand DbgOperand = SD->getLocationOps()[OpIdx];</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">818</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">819</td>
    <td class="">    // Try to find both the defined register and the instruction defining it.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">820</td>
    <td class="uncoveredLine">    MachineInstr *DefMI = nullptr;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">821</td>
    <td class="">    unsigned VReg;</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">822</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">823</td>
    <td class="uncoveredLine">    if (DbgOperand.getKind() == SDDbgOperand::VREG) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">824</td>
    <td class="uncoveredLine">      VReg = DbgOperand.getVReg();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">825</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">826</td>
    <td class="">      // No definition means that block hasn't been emitted yet. Leave a vreg</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">827</td>
    <td class="">      // reference to be fixed later.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">828</td>
    <td class="uncoveredLine">      if (!MRI->hasOneDef(VReg)) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">829</td>
    <td class="uncoveredLine">        AddVRegOp(VReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">830</td>
    <td class="uncoveredLine">        continue;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">831</td>
    <td class="">      }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">832</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">833</td>
    <td class="uncoveredLine">      DefMI = &*MRI->def_instr_begin(VReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">834</td>
    <td class="uncoveredLine">    } else if (DbgOperand.getKind() == SDDbgOperand::SDNODE) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">835</td>
    <td class="">      // Look up the corresponding VReg for the given SDNode, if any.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">836</td>
    <td class="uncoveredLine">      SDNode *Node = DbgOperand.getSDNode();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">837</td>
    <td class="uncoveredLine">      SDValue Op = SDValue(Node, DbgOperand.getResNo());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">838</td>
    <td class="uncoveredLine">      DenseMap<SDValue, Register>::iterator I = VRBaseMap.find(Op);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">839</td>
    <td class="">      // No VReg -> produce a DBG_VALUE $noreg instead.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">840</td>
    <td class="uncoveredLine">      if (I == VRBaseMap.end())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">841</td>
    <td class="uncoveredLine">        break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">842</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">843</td>
    <td class="">      // Try to pick out a defining instruction at this point.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">844</td>
    <td class="uncoveredLine">      VReg = getVR(Op, VRBaseMap);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">845</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">846</td>
    <td class="">      // Again, if there's no instruction defining the VReg right now, fix it up</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">847</td>
    <td class="">      // later.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">848</td>
    <td class="uncoveredLine">      if (!MRI->hasOneDef(VReg)) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">849</td>
    <td class="uncoveredLine">        AddVRegOp(VReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">850</td>
    <td class="uncoveredLine">        continue;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">851</td>
    <td class="">      }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">852</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">853</td>
    <td class="uncoveredLine">      DefMI = &*MRI->def_instr_begin(VReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">854</td>
    <td class="">    } else {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">855</td>
    <td class="uncoveredLine">      assert(DbgOperand.getKind() == SDDbgOperand::CONST);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">856</td>
    <td class="uncoveredLine">      MOs.push_back(GetMOForConstDbgOp(DbgOperand));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">857</td>
    <td class="uncoveredLine">      continue;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">858</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">859</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">860</td>
    <td class="">    // Avoid copy like instructions: they don't define values, only move them.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">861</td>
    <td class="">    // Leave a virtual-register reference until it can be fixed up later, to</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">862</td>
    <td class="">    // find the underlying value definition.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">863</td>
    <td class="uncoveredLine">    if (DefMI->isCopyLike() || TII->isCopyInstr(*DefMI)) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">864</td>
    <td class="uncoveredLine">      AddVRegOp(VReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">865</td>
    <td class="uncoveredLine">      continue;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">866</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">867</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">868</td>
    <td class="">    // Find the operand number which defines the specified VReg.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">869</td>
    <td class="uncoveredLine">    unsigned OperandIdx = 0;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">870</td>
    <td class="uncoveredLine">    for (const auto &MO : DefMI->operands()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">871</td>
    <td class="uncoveredLine">      if (MO.isReg() && MO.isDef() && MO.getReg() == VReg)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">872</td>
    <td class="uncoveredLine">        break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">873</td>
    <td class="uncoveredLine">      ++OperandIdx;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">874</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">875</td>
    <td class="uncoveredLine">    assert(OperandIdx < DefMI->getNumOperands());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">876</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">877</td>
    <td class="">    // Make the DBG_INSTR_REF refer to that instruction, and that operand.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">878</td>
    <td class="uncoveredLine">    unsigned InstrNum = DefMI->getDebugInstrNum();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">879</td>
    <td class="uncoveredLine">    MOs.push_back(MachineOperand::CreateDbgInstrRef(InstrNum, OperandIdx));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">880</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">881</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">882</td>
    <td class="">  // If we haven't created a valid MachineOperand for every DbgOp, abort and</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">883</td>
    <td class="">  // produce an undef DBG_VALUE.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">884</td>
    <td class="uncoveredLine">  if (MOs.size() != OpCount)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">885</td>
    <td class="uncoveredLine">    return EmitDbgNoLocation(SD);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">886</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">887</td>
    <td class="uncoveredLine">  return BuildMI(*MF, DL, RefII, false, MOs, Var, Expr);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">888</td>
    <td class="uncoveredLine">}</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">889</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">890</td>
    <td class="uncoveredLine">MachineInstr *InstrEmitter::EmitDbgNoLocation(SDDbgValue *SD) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">891</td>
    <td class="">  // An invalidated SDNode must generate an undef DBG_VALUE: although the</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">892</td>
    <td class="">  // original value is no longer computed, earlier DBG_VALUEs live ranges</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">893</td>
    <td class="">  // must not leak into later code.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">894</td>
    <td class="uncoveredLine">  DIVariable *Var = SD->getVariable();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">895</td>
    <td class="">  const DIExpression *Expr =</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">896</td>
    <td class="uncoveredLine">      DIExpression::convertToUndefExpression(SD->getExpression());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">897</td>
    <td class="uncoveredLine">  DebugLoc DL = SD->getDebugLoc();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">898</td>
    <td class="uncoveredLine">  const MCInstrDesc &Desc = TII->get(TargetOpcode::DBG_VALUE);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">899</td>
    <td class="uncoveredLine">  return BuildMI(*MF, DL, Desc, false, 0U, Var, Expr);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">900</td>
    <td class="uncoveredLine">}</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">901</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">902</td>
    <td class="">MachineInstr *</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">903</td>
    <td class="uncoveredLine">InstrEmitter::EmitDbgValueList(SDDbgValue *SD,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">904</td>
    <td class="">                               DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">905</td>
    <td class="uncoveredLine">  MDNode *Var = SD->getVariable();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">906</td>
    <td class="uncoveredLine">  DIExpression *Expr = SD->getExpression();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">907</td>
    <td class="uncoveredLine">  DebugLoc DL = SD->getDebugLoc();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">908</td>
    <td class="">  // DBG_VALUE_LIST := "DBG_VALUE_LIST" var, expression, loc (, loc)*</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">909</td>
    <td class="uncoveredLine">  const MCInstrDesc &DbgValDesc = TII->get(TargetOpcode::DBG_VALUE_LIST);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">910</td>
    <td class="">  // Build the DBG_VALUE_LIST instruction base.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">911</td>
    <td class="uncoveredLine">  auto MIB = BuildMI(*MF, DL, DbgValDesc);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">912</td>
    <td class="uncoveredLine">  MIB.addMetadata(Var);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">913</td>
    <td class="uncoveredLine">  MIB.addMetadata(Expr);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">914</td>
    <td class="uncoveredLine">  AddDbgValueLocationOps(MIB, DbgValDesc, SD->getLocationOps(), VRBaseMap);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">915</td>
    <td class="uncoveredLine">  return &*MIB;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">916</td>
    <td class="uncoveredLine">}</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">917</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">918</td>
    <td class="">MachineInstr *</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">919</td>
    <td class="uncoveredLine">InstrEmitter::EmitDbgValueFromSingleOp(SDDbgValue *SD,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">920</td>
    <td class="">                                       DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">921</td>
    <td class="uncoveredLine">  MDNode *Var = SD->getVariable();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">922</td>
    <td class="uncoveredLine">  DIExpression *Expr = SD->getExpression();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">923</td>
    <td class="uncoveredLine">  DebugLoc DL = SD->getDebugLoc();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">924</td>
    <td class="uncoveredLine">  const MCInstrDesc &II = TII->get(TargetOpcode::DBG_VALUE);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">925</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">926</td>
    <td class="uncoveredLine">  assert(SD->getLocationOps().size() == 1 &&</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">927</td>
    <td class="">         "Non variadic dbg_value should have only one location op");</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">928</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">929</td>
    <td class="">  // See about constant-folding the expression.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">930</td>
    <td class="">  // Copy the location operand in case we replace it.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">931</td>
    <td class="uncoveredLine">  SmallVector<SDDbgOperand, 1> LocationOps(1, SD->getLocationOps()[0]);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">932</td>
    <td class="uncoveredLine">  if (Expr && LocationOps[0].getKind() == SDDbgOperand::CONST) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">933</td>
    <td class="uncoveredLine">    const Value *V = LocationOps[0].getConst();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">934</td>
    <td class="uncoveredLine">    if (auto *C = dyn_cast<ConstantInt>(V)) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">935</td>
    <td class="uncoveredLine">      std::tie(Expr, C) = Expr->constantFold(C);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">936</td>
    <td class="uncoveredLine">      LocationOps[0] = SDDbgOperand::fromConst(C);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">937</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">938</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">939</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">940</td>
    <td class="">  // Emit non-variadic dbg_value nodes as DBG_VALUE.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">941</td>
    <td class="">  // DBG_VALUE := "DBG_VALUE" loc, isIndirect, var, expr</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">942</td>
    <td class="uncoveredLine">  auto MIB = BuildMI(*MF, DL, II);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">943</td>
    <td class="uncoveredLine">  AddDbgValueLocationOps(MIB, II, LocationOps, VRBaseMap);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">944</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">945</td>
    <td class="uncoveredLine">  if (SD->isIndirect())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">946</td>
    <td class="uncoveredLine">    MIB.addImm(0U);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">947</td>
    <td class="">  else</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">948</td>
    <td class="uncoveredLine">    MIB.addReg(0U);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">949</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">950</td>
    <td class="uncoveredLine">  return MIB.addMetadata(Var).addMetadata(Expr);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">951</td>
    <td class="uncoveredLine">}</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">952</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">953</td>
    <td class="">MachineInstr *</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">954</td>
    <td class="uncoveredLine">InstrEmitter::EmitDbgLabel(SDDbgLabel *SD) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">955</td>
    <td class="uncoveredLine">  MDNode *Label = SD->getLabel();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">956</td>
    <td class="uncoveredLine">  DebugLoc DL = SD->getDebugLoc();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">957</td>
    <td class="uncoveredLine">  assert(cast<DILabel>(Label)->isValidLocationForIntrinsic(DL) &&</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">958</td>
    <td class="">         "Expected inlined-at fields to agree");</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">959</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">960</td>
    <td class="uncoveredLine">  const MCInstrDesc &II = TII->get(TargetOpcode::DBG_LABEL);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">961</td>
    <td class="uncoveredLine">  MachineInstrBuilder MIB = BuildMI(*MF, DL, II);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">962</td>
    <td class="uncoveredLine">  MIB.addMetadata(Label);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">963</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">964</td>
    <td class="uncoveredLine">  return &*MIB;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">965</td>
    <td class="uncoveredLine">}</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">966</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">967</td>
    <td class="">/// EmitMachineNode - Generate machine code for a target-specific node and</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">968</td>
    <td class="">/// needed dependencies.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">969</td>
    <td class="">///</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">970</td>
    <td class="coveredLine">void InstrEmitter::</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">971</td>
    <td class="">EmitMachineNode(SDNode *Node, bool IsClone, bool IsCloned,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">972</td>
    <td class="">                DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">973</td>
    <td class="coveredLine">  unsigned Opc = Node->getMachineOpcode();</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">974</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">975</td>
    <td class="">  // Handle subreg insert/extract specially</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">976</td>
    <td class="coveredLine">  if (Opc == TargetOpcode::EXTRACT_SUBREG ||</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">977</td>
    <td class="coveredLine">      Opc == TargetOpcode::INSERT_SUBREG ||</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">978</td>
    <td class="">      Opc == TargetOpcode::SUBREG_TO_REG) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">979</td>
    <td class="uncoveredLine">    EmitSubregNode(Node, VRBaseMap, IsClone, IsCloned);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">980</td>
    <td class="uncoveredLine">    return;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">981</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">982</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">983</td>
    <td class="">  // Handle COPY_TO_REGCLASS specially.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">984</td>
    <td class="coveredLine">  if (Opc == TargetOpcode::COPY_TO_REGCLASS) {</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">985</td>
    <td class="uncoveredLine">    EmitCopyToRegClassNode(Node, VRBaseMap);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">986</td>
    <td class="uncoveredLine">    return;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">987</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">988</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">989</td>
    <td class="">  // Handle REG_SEQUENCE specially.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">990</td>
    <td class="coveredLine">  if (Opc == TargetOpcode::REG_SEQUENCE) {</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">991</td>
    <td class="uncoveredLine">    EmitRegSequence(Node, VRBaseMap, IsClone, IsCloned);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">992</td>
    <td class="uncoveredLine">    return;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">993</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">994</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">995</td>
    <td class="coveredLine">  if (Opc == TargetOpcode::IMPLICIT_DEF)</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">996</td>
    <td class="">    // We want a unique VR for each IMPLICIT_DEF use.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">997</td>
    <td class="uncoveredLine">    return;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">998</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">999</td>
    <td class="coveredLine">  const MCInstrDesc &II = TII->get(Opc);</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1000</td>
    <td class="coveredLine">  unsigned NumResults = CountResults(Node);</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1001</td>
    <td class="coveredLine">  unsigned NumDefs = II.getNumDefs();</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1002</td>
    <td class="coveredLine">  const MCPhysReg *ScratchRegs = nullptr;</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1003</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1004</td>
    <td class="">  // Handle STACKMAP and PATCHPOINT specially and then use the generic code.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1005</td>
    <td class="coveredLine">  if (Opc == TargetOpcode::STACKMAP || Opc == TargetOpcode::PATCHPOINT) {</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1006</td>
    <td class="">    // Stackmaps do not have arguments and do not preserve their calling</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1007</td>
    <td class="">    // convention. However, to simplify runtime support, they clobber the same</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1008</td>
    <td class="">    // scratch registers as AnyRegCC.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1009</td>
    <td class="uncoveredLine">    unsigned CC = CallingConv::AnyReg;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1010</td>
    <td class="uncoveredLine">    if (Opc == TargetOpcode::PATCHPOINT) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1011</td>
    <td class="uncoveredLine">      CC = Node->getConstantOperandVal(PatchPointOpers::CCPos);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1012</td>
    <td class="uncoveredLine">      NumDefs = NumResults;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1013</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1014</td>
    <td class="uncoveredLine">    ScratchRegs = TLI->getScratchRegisters((CallingConv::ID) CC);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1015</td>
    <td class="coveredLine">  } else if (Opc == TargetOpcode::STATEPOINT) {</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1016</td>
    <td class="uncoveredLine">    NumDefs = NumResults;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1017</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1018</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1019</td>
    <td class="coveredLine">  unsigned NumImpUses = 0;</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1020</td>
    <td class="">  unsigned NodeOperands =</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1021</td>
    <td class="coveredLine">    countOperands(Node, II.getNumOperands() - NumDefs, NumImpUses);</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1022</td>
    <td class="coveredLine">  bool HasVRegVariadicDefs = !MF->getTarget().usesPhysRegsForValues() &&</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1023</td>
    <td class="coveredLine">                             II.isVariadic() && II.variadicOpsAreDefs();</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1024</td>
    <td class="coveredLine">  bool HasPhysRegOuts = NumResults > NumDefs && !II.implicit_defs().empty() &&</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1025</td>
    <td class="uncoveredLine">                        !HasVRegVariadicDefs;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1026</td>
    <td class="">#ifndef NDEBUG</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1027</td>
    <td class="coveredLine">  unsigned NumMIOperands = NodeOperands + NumResults;</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1028</td>
    <td class="coveredLine">  if (II.isVariadic())</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1029</td>
    <td class="uncoveredLine">    assert(NumMIOperands >= II.getNumOperands() &&</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1030</td>
    <td class="">           "Too few operands for a variadic node!");</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1031</td>
    <td class="">  else</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1032</td>
    <td class="coveredLine">    assert(NumMIOperands >= II.getNumOperands() &&</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1033</td>
    <td class="">           NumMIOperands <=</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1034</td>
    <td class="">               II.getNumOperands() + II.implicit_defs().size() + NumImpUses &&</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1035</td>
    <td class="">           "#operands for dag node doesn't match .td file!");</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1036</td>
    <td class="">#endif</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1037</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1038</td>
    <td class="">  // Create the new machine instruction.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1039</td>
    <td class="coveredLine">  MachineInstrBuilder MIB = BuildMI(*MF, Node->getDebugLoc(), II);</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1040</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1041</td>
    <td class="">  // Add result register values for things that are defined by this</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1042</td>
    <td class="">  // instruction.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1043</td>
    <td class="coveredLine">  if (NumResults) {</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1044</td>
    <td class="coveredLine">    CreateVirtualRegisters(Node, MIB, II, IsClone, IsCloned, VRBaseMap);</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1045</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1046</td>
    <td class="">    // Transfer any IR flags from the SDNode to the MachineInstr</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1047</td>
    <td class="coveredLine">    MachineInstr *MI = MIB.getInstr();</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1048</td>
    <td class="coveredLine">    const SDNodeFlags Flags = Node->getFlags();</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1049</td>
    <td class="coveredLine">    if (Flags.hasNoSignedZeros())</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1050</td>
    <td class="uncoveredLine">      MI->setFlag(MachineInstr::MIFlag::FmNsz);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1051</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1052</td>
    <td class="coveredLine">    if (Flags.hasAllowReciprocal())</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1053</td>
    <td class="uncoveredLine">      MI->setFlag(MachineInstr::MIFlag::FmArcp);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1054</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1055</td>
    <td class="coveredLine">    if (Flags.hasNoNaNs())</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1056</td>
    <td class="uncoveredLine">      MI->setFlag(MachineInstr::MIFlag::FmNoNans);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1057</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1058</td>
    <td class="coveredLine">    if (Flags.hasNoInfs())</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1059</td>
    <td class="uncoveredLine">      MI->setFlag(MachineInstr::MIFlag::FmNoInfs);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1060</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1061</td>
    <td class="coveredLine">    if (Flags.hasAllowContract())</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1062</td>
    <td class="uncoveredLine">      MI->setFlag(MachineInstr::MIFlag::FmContract);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1063</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1064</td>
    <td class="coveredLine">    if (Flags.hasApproximateFuncs())</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1065</td>
    <td class="uncoveredLine">      MI->setFlag(MachineInstr::MIFlag::FmAfn);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1066</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1067</td>
    <td class="coveredLine">    if (Flags.hasAllowReassociation())</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1068</td>
    <td class="uncoveredLine">      MI->setFlag(MachineInstr::MIFlag::FmReassoc);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1069</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1070</td>
    <td class="coveredLine">    if (Flags.hasNoUnsignedWrap())</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1071</td>
    <td class="uncoveredLine">      MI->setFlag(MachineInstr::MIFlag::NoUWrap);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1072</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1073</td>
    <td class="coveredLine">    if (Flags.hasNoSignedWrap())</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1074</td>
    <td class="uncoveredLine">      MI->setFlag(MachineInstr::MIFlag::NoSWrap);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1075</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1076</td>
    <td class="coveredLine">    if (Flags.hasExact())</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1077</td>
    <td class="uncoveredLine">      MI->setFlag(MachineInstr::MIFlag::IsExact);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1078</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1079</td>
    <td class="coveredLine">    if (Flags.hasNoFPExcept())</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1080</td>
    <td class="uncoveredLine">      MI->setFlag(MachineInstr::MIFlag::NoFPExcept);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1081</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1082</td>
    <td class="coveredLine">    if (Flags.hasUnpredictable())</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1083</td>
    <td class="uncoveredLine">      MI->setFlag(MachineInstr::MIFlag::Unpredictable);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1084</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1085</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1086</td>
    <td class="">  // Emit all of the actual operands of this instruction, adding them to the</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1087</td>
    <td class="">  // instruction as appropriate.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1088</td>
    <td class="coveredLine">  bool HasOptPRefs = NumDefs > NumResults;</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1089</td>
    <td class="coveredLine">  assert((!HasOptPRefs || !HasPhysRegOuts) &&</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1090</td>
    <td class="">         "Unable to cope with optional defs and phys regs defs!");</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1091</td>
    <td class="coveredLine">  unsigned NumSkip = HasOptPRefs ? NumDefs - NumResults : 0;</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1092</td>
    <td class="coveredLine">  for (unsigned i = NumSkip; i != NodeOperands; ++i)</td>
    <td>92</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1093</td>
    <td class="coveredLine">    AddOperand(MIB, Node->getOperand(i), i-NumSkip+NumDefs, &II,</td>
    <td>62</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1094</td>
    <td class="">               VRBaseMap, /*IsDebug=*/false, IsClone, IsCloned);</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1095</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1096</td>
    <td class="">  // Add scratch registers as implicit def and early clobber</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1097</td>
    <td class="coveredLine">  if (ScratchRegs)</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1098</td>
    <td class="uncoveredLine">    for (unsigned i = 0; ScratchRegs[i]; ++i)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1099</td>
    <td class="uncoveredLine">      MIB.addReg(ScratchRegs[i], RegState::ImplicitDefine |</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1100</td>
    <td class="">                                 RegState::EarlyClobber);</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1101</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1102</td>
    <td class="">  // Set the memory reference descriptions of this instruction now that it is</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1103</td>
    <td class="">  // part of the function.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1104</td>
    <td class="coveredLine">  MIB.setMemRefs(cast<MachineSDNode>(Node)->memoperands());</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1105</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1106</td>
    <td class="">  // Set the CFI type.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1107</td>
    <td class="coveredLine">  MIB->setCFIType(*MF, Node->getCFIType());</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1108</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1109</td>
    <td class="">  // Insert the instruction into position in the block. This needs to</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1110</td>
    <td class="">  // happen before any custom inserter hook is called so that the</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1111</td>
    <td class="">  // hook knows where in the block to insert the replacement code.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1112</td>
    <td class="coveredLine">  MBB->insert(InsertPos, MIB);</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1113</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1114</td>
    <td class="">  // The MachineInstr may also define physregs instead of virtregs.  These</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1115</td>
    <td class="">  // physreg values can reach other instructions in different ways:</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1116</td>
    <td class="">  //</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1117</td>
    <td class="">  // 1. When there is a use of a Node value beyond the explicitly defined</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1118</td>
    <td class="">  //    virtual registers, we emit a CopyFromReg for one of the implicitly</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1119</td>
    <td class="">  //    defined physregs.  This only happens when HasPhysRegOuts is true.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1120</td>
    <td class="">  //</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1121</td>
    <td class="">  // 2. A CopyFromReg reading a physreg may be glued to this instruction.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1122</td>
    <td class="">  //</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1123</td>
    <td class="">  // 3. A glued instruction may implicitly use a physreg.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1124</td>
    <td class="">  //</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1125</td>
    <td class="">  // 4. A glued instruction may use a RegisterSDNode operand.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1126</td>
    <td class="">  //</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1127</td>
    <td class="">  // Collect all the used physreg defs, and make sure that any unused physreg</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1128</td>
    <td class="">  // defs are marked as dead.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1129</td>
    <td class="coveredLine">  SmallVector<Register, 8> UsedRegs;</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1130</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1131</td>
    <td class="">  // Additional results must be physical register defs.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1132</td>
    <td class="coveredLine">  if (HasPhysRegOuts) {</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1133</td>
    <td class="uncoveredLine">    for (unsigned i = NumDefs; i < NumResults; ++i) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1134</td>
    <td class="uncoveredLine">      Register Reg = II.implicit_defs()[i - NumDefs];</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1135</td>
    <td class="uncoveredLine">      if (!Node->hasAnyUseOfValue(i))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1136</td>
    <td class="uncoveredLine">        continue;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1137</td>
    <td class="">      // This implicitly defined physreg has a use.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1138</td>
    <td class="uncoveredLine">      UsedRegs.push_back(Reg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1139</td>
    <td class="uncoveredLine">      EmitCopyFromReg(Node, i, IsClone, Reg, VRBaseMap);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1140</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1141</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1142</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1143</td>
    <td class="">  // Scan the glue chain for any used physregs.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1144</td>
    <td class="coveredLine">  if (Node->getValueType(Node->getNumValues()-1) == MVT::Glue) {</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1145</td>
    <td class="uncoveredLine">    for (SDNode *F = Node->getGluedUser(); F; F = F->getGluedUser()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1146</td>
    <td class="uncoveredLine">      if (F->getOpcode() == ISD::CopyFromReg) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1147</td>
    <td class="uncoveredLine">        UsedRegs.push_back(cast<RegisterSDNode>(F->getOperand(1))->getReg());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1148</td>
    <td class="uncoveredLine">        continue;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1149</td>
    <td class="uncoveredLine">      } else if (F->getOpcode() == ISD::CopyToReg) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1150</td>
    <td class="">        // Skip CopyToReg nodes that are internal to the glue chain.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1151</td>
    <td class="uncoveredLine">        continue;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1152</td>
    <td class="">      }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1153</td>
    <td class="">      // Collect declared implicit uses.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1154</td>
    <td class="uncoveredLine">      const MCInstrDesc &MCID = TII->get(F->getMachineOpcode());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1155</td>
    <td class="uncoveredLine">      append_range(UsedRegs, MCID.implicit_uses());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1156</td>
    <td class="">      // In addition to declared implicit uses, we must also check for</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1157</td>
    <td class="">      // direct RegisterSDNode operands.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1158</td>
    <td class="uncoveredLine">      for (unsigned i = 0, e = F->getNumOperands(); i != e; ++i)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1159</td>
    <td class="uncoveredLine">        if (RegisterSDNode *R = dyn_cast<RegisterSDNode>(F->getOperand(i))) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1160</td>
    <td class="uncoveredLine">          Register Reg = R->getReg();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1161</td>
    <td class="uncoveredLine">          if (Reg.isPhysical())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1162</td>
    <td class="uncoveredLine">            UsedRegs.push_back(Reg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1163</td>
    <td class="">        }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1164</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1165</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1166</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1167</td>
    <td class="">  // Add rounding control registers as implicit def for function call.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1168</td>
    <td class="coveredLine">  if (II.isCall() && MF->getFunction().hasFnAttribute(Attribute::StrictFP)) {</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1169</td>
    <td class="uncoveredLine">    ArrayRef<MCPhysReg> RCRegs = TLI->getRoundingControlRegisters();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1170</td>
    <td class="uncoveredLine">    for (MCPhysReg Reg : RCRegs)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1171</td>
    <td class="uncoveredLine">      UsedRegs.push_back(Reg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1172</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1173</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1174</td>
    <td class="">  // Finally mark unused registers as dead.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1175</td>
    <td class="coveredLine">  if (!UsedRegs.empty() || !II.implicit_defs().empty() || II.hasOptionalDef())</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1176</td>
    <td class="coveredLine">    MIB->setPhysRegsDeadExcept(UsedRegs, *TRI);</td>
    <td>8</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1177</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1178</td>
    <td class="">  // STATEPOINT is too 'dynamic' to have meaningful machine description.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1179</td>
    <td class="">  // We have to manually tie operands.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1180</td>
    <td class="coveredLine">  if (Opc == TargetOpcode::STATEPOINT && NumDefs > 0) {</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1181</td>
    <td class="uncoveredLine">    assert(!HasPhysRegOuts && "STATEPOINT mishandled");</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1182</td>
    <td class="uncoveredLine">    MachineInstr *MI = MIB;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1183</td>
    <td class="uncoveredLine">    unsigned Def = 0;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1184</td>
    <td class="uncoveredLine">    int First = StatepointOpers(MI).getFirstGCPtrIdx();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1185</td>
    <td class="uncoveredLine">    assert(First > 0 && "Statepoint has Defs but no GC ptr list");</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1186</td>
    <td class="uncoveredLine">    unsigned Use = (unsigned)First;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1187</td>
    <td class="uncoveredLine">    while (Def < NumDefs) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1188</td>
    <td class="uncoveredLine">      if (MI->getOperand(Use).isReg())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1189</td>
    <td class="uncoveredLine">        MI->tieOperands(Def++, Use);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1190</td>
    <td class="uncoveredLine">      Use = StackMaps::getNextMetaArgIdx(MI, Use);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1191</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1192</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1193</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1194</td>
    <td class="">  // Run post-isel target hook to adjust this instruction if needed.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1195</td>
    <td class="coveredLine">  if (II.hasPostISelHook())</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1196</td>
    <td class="uncoveredLine">    TLI->AdjustInstrPostInstrSelection(*MIB, Node);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1197</td>
    <td class="coveredLine">}</td>
    <td>30</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1198</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1199</td>
    <td class="">/// EmitSpecialNode - Generate machine code for a target-independent node and</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1200</td>
    <td class="">/// needed dependencies.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1201</td>
    <td class="coveredLine">void InstrEmitter::</td>
    <td>6</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1202</td>
    <td class="">EmitSpecialNode(SDNode *Node, bool IsClone, bool IsCloned,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1203</td>
    <td class="">                DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1204</td>
    <td class="coveredLine">  switch (Node->getOpcode()) {</td>
    <td>6</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1205</td>
    <td class="uncoveredLine">  default:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1206</td>
    <td class="">#ifndef NDEBUG</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1207</td>
    <td class="uncoveredLine">    Node->dump();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1208</td>
    <td class="">#endif</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1209</td>
    <td class="uncoveredLine">    llvm_unreachable("This target-independent node should have been selected!");</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1210</td>
    <td class="uncoveredLine">  case ISD::EntryToken:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1211</td>
    <td class="">  case ISD::MERGE_VALUES:</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1212</td>
    <td class="">  case ISD::TokenFactor: // fall thru</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1213</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1214</td>
    <td class="coveredLine">  case ISD::CopyToReg: {</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1215</td>
    <td class="coveredLine">    Register DestReg = cast<RegisterSDNode>(Node->getOperand(1))->getReg();</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1216</td>
    <td class="coveredLine">    SDValue SrcVal = Node->getOperand(2);</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1217</td>
    <td class="coveredLine">    if (DestReg.isVirtual() && SrcVal.isMachineOpcode() &&</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1218</td>
    <td class="uncoveredLine">        SrcVal.getMachineOpcode() == TargetOpcode::IMPLICIT_DEF) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1219</td>
    <td class="">      // Instead building a COPY to that vreg destination, build an</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1220</td>
    <td class="">      // IMPLICIT_DEF instruction instead.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1221</td>
    <td class="uncoveredLine">      BuildMI(*MBB, InsertPos, Node->getDebugLoc(),</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1222</td>
    <td class="uncoveredLine">              TII->get(TargetOpcode::IMPLICIT_DEF), DestReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1223</td>
    <td class="uncoveredLine">      break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1224</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1225</td>
    <td class="coveredLine">    Register SrcReg;</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1226</td>
    <td class="coveredLine">    if (RegisterSDNode *R = dyn_cast<RegisterSDNode>(SrcVal))</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1227</td>
    <td class="uncoveredLine">      SrcReg = R->getReg();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1228</td>
    <td class="">    else</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1229</td>
    <td class="coveredLine">      SrcReg = getVR(SrcVal, VRBaseMap);</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1230</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1231</td>
    <td class="coveredLine">    if (SrcReg == DestReg) // Coalesced away the copy? Ignore.</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1232</td>
    <td class="uncoveredLine">      break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1233</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1234</td>
    <td class="coveredLine">    BuildMI(*MBB, InsertPos, Node->getDebugLoc(), TII->get(TargetOpcode::COPY),</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1235</td>
    <td class="coveredLine">            DestReg).addReg(SrcReg);</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1236</td>
    <td class="coveredLine">    break;</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1237</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1238</td>
    <td class="coveredLine">  case ISD::CopyFromReg: {</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1239</td>
    <td class="coveredLine">    unsigned SrcReg = cast<RegisterSDNode>(Node->getOperand(1))->getReg();</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1240</td>
    <td class="coveredLine">    EmitCopyFromReg(Node, 0, IsClone, SrcReg, VRBaseMap);</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1241</td>
    <td class="coveredLine">    break;</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1242</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1243</td>
    <td class="uncoveredLine">  case ISD::EH_LABEL:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1244</td>
    <td class="">  case ISD::ANNOTATION_LABEL: {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1245</td>
    <td class="uncoveredLine">    unsigned Opc = (Node->getOpcode() == ISD::EH_LABEL)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1246</td>
    <td class="uncoveredLine">                       ? TargetOpcode::EH_LABEL</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1247</td>
    <td class="uncoveredLine">                       : TargetOpcode::ANNOTATION_LABEL;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1248</td>
    <td class="uncoveredLine">    MCSymbol *S = cast<LabelSDNode>(Node)->getLabel();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1249</td>
    <td class="uncoveredLine">    BuildMI(*MBB, InsertPos, Node->getDebugLoc(),</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1250</td>
    <td class="uncoveredLine">            TII->get(Opc)).addSym(S);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1251</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1252</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1253</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1254</td>
    <td class="uncoveredLine">  case ISD::LIFETIME_START:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1255</td>
    <td class="">  case ISD::LIFETIME_END: {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1256</td>
    <td class="uncoveredLine">    unsigned TarOp = (Node->getOpcode() == ISD::LIFETIME_START)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1257</td>
    <td class="uncoveredLine">                         ? TargetOpcode::LIFETIME_START</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1258</td>
    <td class="uncoveredLine">                         : TargetOpcode::LIFETIME_END;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1259</td>
    <td class="uncoveredLine">    auto *FI = cast<FrameIndexSDNode>(Node->getOperand(1));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1260</td>
    <td class="uncoveredLine">    BuildMI(*MBB, InsertPos, Node->getDebugLoc(), TII->get(TarOp))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1261</td>
    <td class="uncoveredLine">    .addFrameIndex(FI->getIndex());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1262</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1263</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1264</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1265</td>
    <td class="uncoveredLine">  case ISD::PSEUDO_PROBE: {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1266</td>
    <td class="uncoveredLine">    unsigned TarOp = TargetOpcode::PSEUDO_PROBE;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1267</td>
    <td class="uncoveredLine">    auto Guid = cast<PseudoProbeSDNode>(Node)->getGuid();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1268</td>
    <td class="uncoveredLine">    auto Index = cast<PseudoProbeSDNode>(Node)->getIndex();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1269</td>
    <td class="uncoveredLine">    auto Attr = cast<PseudoProbeSDNode>(Node)->getAttributes();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1270</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1271</td>
    <td class="uncoveredLine">    BuildMI(*MBB, InsertPos, Node->getDebugLoc(), TII->get(TarOp))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1272</td>
    <td class="uncoveredLine">        .addImm(Guid)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1273</td>
    <td class="uncoveredLine">        .addImm(Index)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1274</td>
    <td class="uncoveredLine">        .addImm((uint8_t)PseudoProbeType::Block)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1275</td>
    <td class="uncoveredLine">        .addImm(Attr);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1276</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1277</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1278</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1279</td>
    <td class="uncoveredLine">  case ISD::INLINEASM:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1280</td>
    <td class="">  case ISD::INLINEASM_BR: {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1281</td>
    <td class="uncoveredLine">    unsigned NumOps = Node->getNumOperands();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1282</td>
    <td class="uncoveredLine">    if (Node->getOperand(NumOps-1).getValueType() == MVT::Glue)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1283</td>
    <td class="uncoveredLine">      --NumOps;  // Ignore the glue operand.</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1284</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1285</td>
    <td class="">    // Create the inline asm machine instruction.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1286</td>
    <td class="uncoveredLine">    unsigned TgtOpc = Node->getOpcode() == ISD::INLINEASM_BR</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1287</td>
    <td class="uncoveredLine">                          ? TargetOpcode::INLINEASM_BR</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1288</td>
    <td class="uncoveredLine">                          : TargetOpcode::INLINEASM;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1289</td>
    <td class="">    MachineInstrBuilder MIB =</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1290</td>
    <td class="uncoveredLine">        BuildMI(*MF, Node->getDebugLoc(), TII->get(TgtOpc));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1291</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1292</td>
    <td class="">    // Add the asm string as an external symbol operand.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1293</td>
    <td class="uncoveredLine">    SDValue AsmStrV = Node->getOperand(InlineAsm::Op_AsmString);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1294</td>
    <td class="uncoveredLine">    const char *AsmStr = cast<ExternalSymbolSDNode>(AsmStrV)->getSymbol();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1295</td>
    <td class="uncoveredLine">    MIB.addExternalSymbol(AsmStr);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1296</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1297</td>
    <td class="">    // Add the HasSideEffect, isAlignStack, AsmDialect, MayLoad and MayStore</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1298</td>
    <td class="">    // bits.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1299</td>
    <td class="">    int64_t ExtraInfo =</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1300</td>
    <td class="">      cast<ConstantSDNode>(Node->getOperand(InlineAsm::Op_ExtraInfo))-></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1301</td>
    <td class="uncoveredLine">                          getZExtValue();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1302</td>
    <td class="uncoveredLine">    MIB.addImm(ExtraInfo);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1303</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1304</td>
    <td class="">    // Remember to operand index of the group flags.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1305</td>
    <td class="uncoveredLine">    SmallVector<unsigned, 8> GroupIdx;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1306</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1307</td>
    <td class="">    // Remember registers that are part of early-clobber defs.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1308</td>
    <td class="uncoveredLine">    SmallVector<unsigned, 8> ECRegs;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1309</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1310</td>
    <td class="">    // Add all of the operand registers to the instruction.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1311</td>
    <td class="uncoveredLine">    for (unsigned i = InlineAsm::Op_FirstOperand; i != NumOps;) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1312</td>
    <td class="">      unsigned Flags =</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1313</td>
    <td class="uncoveredLine">        cast<ConstantSDNode>(Node->getOperand(i))->getZExtValue();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1314</td>
    <td class="uncoveredLine">      const unsigned NumVals = InlineAsm::getNumOperandRegisters(Flags);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1315</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1316</td>
    <td class="uncoveredLine">      GroupIdx.push_back(MIB->getNumOperands());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1317</td>
    <td class="uncoveredLine">      MIB.addImm(Flags);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1318</td>
    <td class="uncoveredLine">      ++i;  // Skip the ID value.</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1319</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1320</td>
    <td class="uncoveredLine">      switch (InlineAsm::getKind(Flags)) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1321</td>
    <td class="uncoveredLine">      default: llvm_unreachable("Bad flags!");</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1322</td>
    <td class="uncoveredLine">        case InlineAsm::Kind_RegDef:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1323</td>
    <td class="uncoveredLine">        for (unsigned j = 0; j != NumVals; ++j, ++i) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1324</td>
    <td class="uncoveredLine">          Register Reg = cast<RegisterSDNode>(Node->getOperand(i))->getReg();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1325</td>
    <td class="">          // FIXME: Add dead flags for physical and virtual registers defined.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1326</td>
    <td class="">          // For now, mark physical register defs as implicit to help fast</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1327</td>
    <td class="">          // regalloc. This makes inline asm look a lot like calls.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1328</td>
    <td class="uncoveredLine">          MIB.addReg(Reg, RegState::Define | getImplRegState(Reg.isPhysical()));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1329</td>
    <td class="">        }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1330</td>
    <td class="uncoveredLine">        break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1331</td>
    <td class="uncoveredLine">      case InlineAsm::Kind_RegDefEarlyClobber:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1332</td>
    <td class="">      case InlineAsm::Kind_Clobber:</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1333</td>
    <td class="uncoveredLine">        for (unsigned j = 0; j != NumVals; ++j, ++i) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1334</td>
    <td class="uncoveredLine">          Register Reg = cast<RegisterSDNode>(Node->getOperand(i))->getReg();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1335</td>
    <td class="uncoveredLine">          MIB.addReg(Reg, RegState::Define | RegState::EarlyClobber |</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1336</td>
    <td class="uncoveredLine">                              getImplRegState(Reg.isPhysical()));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1337</td>
    <td class="uncoveredLine">          ECRegs.push_back(Reg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1338</td>
    <td class="">        }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1339</td>
    <td class="uncoveredLine">        break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1340</td>
    <td class="uncoveredLine">      case InlineAsm::Kind_RegUse:  // Use of register.</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1341</td>
    <td class="">      case InlineAsm::Kind_Imm:  // Immediate.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1342</td>
    <td class="">      case InlineAsm::Kind_Mem:  // Non-function addressing mode.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1343</td>
    <td class="">        // The addressing mode has been selected, just add all of the</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1344</td>
    <td class="">        // operands to the machine instruction.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1345</td>
    <td class="uncoveredLine">        for (unsigned j = 0; j != NumVals; ++j, ++i)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1346</td>
    <td class="uncoveredLine">          AddOperand(MIB, Node->getOperand(i), 0, nullptr, VRBaseMap,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1347</td>
    <td class="">                     /*IsDebug=*/false, IsClone, IsCloned);</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1348</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1349</td>
    <td class="">        // Manually set isTied bits.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1350</td>
    <td class="uncoveredLine">        if (InlineAsm::getKind(Flags) == InlineAsm::Kind_RegUse) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1351</td>
    <td class="uncoveredLine">          unsigned DefGroup = 0;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1352</td>
    <td class="uncoveredLine">          if (InlineAsm::isUseOperandTiedToDef(Flags, DefGroup)) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1353</td>
    <td class="uncoveredLine">            unsigned DefIdx = GroupIdx[DefGroup] + 1;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1354</td>
    <td class="uncoveredLine">            unsigned UseIdx = GroupIdx.back() + 1;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1355</td>
    <td class="uncoveredLine">            for (unsigned j = 0; j != NumVals; ++j)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1356</td>
    <td class="uncoveredLine">              MIB->tieOperands(DefIdx + j, UseIdx + j);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1357</td>
    <td class="">          }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1358</td>
    <td class="">        }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1359</td>
    <td class="uncoveredLine">        break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1360</td>
    <td class="uncoveredLine">      case InlineAsm::Kind_Func: // Function addressing mode.</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1361</td>
    <td class="uncoveredLine">        for (unsigned j = 0; j != NumVals; ++j, ++i) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1362</td>
    <td class="uncoveredLine">          SDValue Op = Node->getOperand(i);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1363</td>
    <td class="uncoveredLine">          AddOperand(MIB, Op, 0, nullptr, VRBaseMap,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1364</td>
    <td class="">                     /*IsDebug=*/false, IsClone, IsCloned);</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1365</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1366</td>
    <td class="">          // Adjust Target Flags for function reference.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1367</td>
    <td class="uncoveredLine">          if (auto *TGA = dyn_cast<GlobalAddressSDNode>(Op)) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1368</td>
    <td class="">            unsigned NewFlags =</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1369</td>
    <td class="uncoveredLine">                MF->getSubtarget().classifyGlobalFunctionReference(</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1370</td>
    <td class="uncoveredLine">                    TGA->getGlobal());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1371</td>
    <td class="uncoveredLine">            unsigned LastIdx = MIB.getInstr()->getNumOperands() - 1;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1372</td>
    <td class="uncoveredLine">            MIB.getInstr()->getOperand(LastIdx).setTargetFlags(NewFlags);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1373</td>
    <td class="">          }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1374</td>
    <td class="">        }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1375</td>
    <td class="">      }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1376</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1377</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1378</td>
    <td class="">    // GCC inline assembly allows input operands to also be early-clobber</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1379</td>
    <td class="">    // output operands (so long as the operand is written only after it's</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1380</td>
    <td class="">    // used), but this does not match the semantics of our early-clobber flag.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1381</td>
    <td class="">    // If an early-clobber operand register is also an input operand register,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1382</td>
    <td class="">    // then remove the early-clobber flag.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1383</td>
    <td class="uncoveredLine">    for (unsigned Reg : ECRegs) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1384</td>
    <td class="uncoveredLine">      if (MIB->readsRegister(Reg, TRI)) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1385</td>
    <td class="">        MachineOperand *MO =</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1386</td>
    <td class="uncoveredLine">            MIB->findRegisterDefOperand(Reg, false, false, TRI);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1387</td>
    <td class="uncoveredLine">        assert(MO && "No def operand for clobbered register?");</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1388</td>
    <td class="uncoveredLine">        MO->setIsEarlyClobber(false);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1389</td>
    <td class="">      }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1390</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1391</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1392</td>
    <td class="">    // Get the mdnode from the asm if it exists and add it to the instruction.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1393</td>
    <td class="uncoveredLine">    SDValue MDV = Node->getOperand(InlineAsm::Op_MDNode);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1394</td>
    <td class="uncoveredLine">    const MDNode *MD = cast<MDNodeSDNode>(MDV)->getMD();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1395</td>
    <td class="uncoveredLine">    if (MD)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1396</td>
    <td class="uncoveredLine">      MIB.addMetadata(MD);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1397</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1398</td>
    <td class="uncoveredLine">    MBB->insert(InsertPos, MIB);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1399</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1400</td>
    <td class="uncoveredLine">  }</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1401</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1402</td>
    <td class="coveredLine">}</td>
    <td>6</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1403</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1404</td>
    <td class="">/// InstrEmitter - Construct an InstrEmitter and set it to start inserting</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1405</td>
    <td class="">/// at the given position in the given block.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1406</td>
    <td class="coveredLine">InstrEmitter::InstrEmitter(const TargetMachine &TM, MachineBasicBlock *mbb,</td>
    <td>8</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1407</td>
    <td class="">                           MachineBasicBlock::iterator insertpos)</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1408</td>
    <td class="coveredLine">    : MF(mbb->getParent()), MRI(&MF->getRegInfo()),</td>
    <td>8</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1409</td>
    <td class="coveredLine">      TII(MF->getSubtarget().getInstrInfo()),</td>
    <td>8</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1410</td>
    <td class="coveredLine">      TRI(MF->getSubtarget().getRegisterInfo()),</td>
    <td>8</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1411</td>
    <td class="coveredLine">      TLI(MF->getSubtarget().getTargetLowering()), MBB(mbb),</td>
    <td>8</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1412</td>
    <td class="coveredLine">      InsertPos(insertpos) {</td>
    <td>8</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1413</td>
    <td class="coveredLine">  EmitDebugInstrRefs = mbb->getParent()->useDebugInstrRef();</td>
    <td>8</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1414</td>
    <td class="coveredLine">}</td>
    <td>8</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1415</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
</table>
    </div>
    <button class="collapsible" type="button">Open Functions Report</button>
    <div class="content" style="display: none;">
      <hr />
      <h3 class="subheader">Functions Report</h3>
      <table class="mainTable">
  <tr class="mainTr">
    <th class="mainTh">Function name</th>
    <th class="mainTh">Number of hits</th>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm12InstrEmitter12CountResultsEPNS_6SDNodeE</td>
    <td class="numberOfCalls">50</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZL13countOperandsPN4llvm6SDNodeEjRj</td>
    <td class="numberOfCalls">30</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm12InstrEmitter15EmitCopyFromRegEPNS_6SDNodeEjbNS_8RegisterERNS_8DenseMapINS_7SDValueES3_NS_12DenseMapInfoIS5_vEENS_6detail12DenseMapPairIS5_S3_EEEE</td>
    <td class="numberOfCalls">4</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm12InstrEmitter22CreateVirtualRegistersEPNS_6SDNodeERNS_19MachineInstrBuilderERKNS_11MCInstrDescEbbRNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS9_vEENS_6detail12DenseMapPairIS9_SA_EEEE</td>
    <td class="numberOfCalls">12</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm12InstrEmitter5getVRENS_7SDValueERNS_8DenseMapIS1_NS_8RegisterENS_12DenseMapInfoIS1_vEENS_6detail12DenseMapPairIS1_S3_EEEE</td>
    <td class="numberOfCalls">16</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm12InstrEmitter18AddRegisterOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_NS_8RegisterENS_12DenseMapInfoIS3_vEENS_6detail12DenseMapPairIS3_S8_EEEEbbb</td>
    <td class="numberOfCalls">14</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm12InstrEmitter10AddOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_NS_8RegisterENS_12DenseMapInfoIS3_vEENS_6detail12DenseMapPairIS3_S8_EEEEbbb</td>
    <td class="numberOfCalls">62</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm12InstrEmitter18ConstrainForSubRegENS_8RegisterEjNS_3MVTEbRKNS_8DebugLocE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm12InstrEmitter14EmitSubregNodeEPNS_6SDNodeERNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_vEENS_6detail12DenseMapPairIS4_S5_EEEEbb</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm12InstrEmitter22EmitCopyToRegClassNodeEPNS_6SDNodeERNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_vEENS_6detail12DenseMapPairIS4_S5_EEEE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm12InstrEmitter15EmitRegSequenceEPNS_6SDNodeERNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_vEENS_6detail12DenseMapPairIS4_S5_EEEEbb</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm12InstrEmitter12EmitDbgValueEPNS_10SDDbgValueERNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_vEENS_6detail12DenseMapPairIS4_S5_EEEE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_Z18GetMOForConstDbgOpRKN4llvm12SDDbgOperandE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm12InstrEmitter22AddDbgValueLocationOpsERNS_19MachineInstrBuilderERKNS_11MCInstrDescENS_8ArrayRefINS_12SDDbgOperandEEERNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoISA_vEENS_6detail12DenseMapPairISA_SB_EEEE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm12InstrEmitter15EmitDbgInstrRefEPNS_10SDDbgValueERNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_vEENS_6detail12DenseMapPairIS4_S5_EEEE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZZN4llvm12InstrEmitter15EmitDbgInstrRefEPNS_10SDDbgValueERNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_vEENS_6detail12DenseMapPairIS4_S5_EEEEENKUlNS_12SDDbgOperandEE_clESD_</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZZN4llvm12InstrEmitter15EmitDbgInstrRefEPNS_10SDDbgValueERNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_vEENS_6detail12DenseMapPairIS4_S5_EEEEENKUlNS_12SDDbgOperandEE0_clESD_</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZZN4llvm12InstrEmitter15EmitDbgInstrRefEPNS_10SDDbgValueERNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_vEENS_6detail12DenseMapPairIS4_S5_EEEEENKUljE1_clEj</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm12InstrEmitter17EmitDbgNoLocationEPNS_10SDDbgValueE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm12InstrEmitter16EmitDbgValueListEPNS_10SDDbgValueERNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_vEENS_6detail12DenseMapPairIS4_S5_EEEE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm12InstrEmitter24EmitDbgValueFromSingleOpEPNS_10SDDbgValueERNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_vEENS_6detail12DenseMapPairIS4_S5_EEEE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm12InstrEmitter12EmitDbgLabelEPNS_10SDDbgLabelE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm12InstrEmitter15EmitMachineNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_vEENS_6detail12DenseMapPairIS4_S5_EEEE</td>
    <td class="numberOfCalls">30</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm12InstrEmitter15EmitSpecialNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_vEENS_6detail12DenseMapPairIS4_S5_EEEE</td>
    <td class="numberOfCalls">6</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm12InstrEmitterC2ERKNS_13TargetMachineEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE</td>
    <td class="numberOfCalls">8</td>
  </tr>
</table>
    </div>
    <button class="collapsible" type="button">Open Coverage Diff</button>
    <div class="content" style="display: none;">
      <hr />
      <h3 class="subheader">Coverage Diff</h3>
      <table class="mainTable">
  <tr class="mainTr">
    <th class="mainTh">Line Number</th>
    <th class="mainTh">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span> BUT NOT </span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </th>
    <th class="mainTh">Line Number</th>
    <th class="mainTh">
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
      <span> BUT NOT </span>
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
    </th>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1</td>
    <td class="codeline">//==--- InstrEmitter.cpp - Emit MachineInstrs for the SelectionDAG class ---==//</td>
    <td class="lineNumber">1</td>
    <td class="codeline">//==--- InstrEmitter.cpp - Emit MachineInstrs for the SelectionDAG class ---==//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">2</td>
    <td class="codeline">//</td>
    <td class="lineNumber">2</td>
    <td class="codeline">//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">3</td>
    <td class="codeline">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</td>
    <td class="lineNumber">3</td>
    <td class="codeline">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">4</td>
    <td class="codeline">// See https://llvm.org/LICENSE.txt for license information.</td>
    <td class="lineNumber">4</td>
    <td class="codeline">// See https://llvm.org/LICENSE.txt for license information.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">5</td>
    <td class="codeline">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</td>
    <td class="lineNumber">5</td>
    <td class="codeline">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">6</td>
    <td class="codeline">//</td>
    <td class="lineNumber">6</td>
    <td class="codeline">//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">7</td>
    <td class="codeline">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">7</td>
    <td class="codeline">//===----------------------------------------------------------------------===//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">8</td>
    <td class="codeline">//</td>
    <td class="lineNumber">8</td>
    <td class="codeline">//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">9</td>
    <td class="codeline">// This implements the Emit routines for the SelectionDAG class, which creates</td>
    <td class="lineNumber">9</td>
    <td class="codeline">// This implements the Emit routines for the SelectionDAG class, which creates</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">10</td>
    <td class="codeline">// MachineInstrs based on the decisions of the SelectionDAG instruction</td>
    <td class="lineNumber">10</td>
    <td class="codeline">// MachineInstrs based on the decisions of the SelectionDAG instruction</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">11</td>
    <td class="codeline">// selection.</td>
    <td class="lineNumber">11</td>
    <td class="codeline">// selection.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">12</td>
    <td class="codeline">//</td>
    <td class="lineNumber">12</td>
    <td class="codeline">//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">13</td>
    <td class="codeline">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">13</td>
    <td class="codeline">//===----------------------------------------------------------------------===//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">14</td>
    <td class="codeline"></td>
    <td class="lineNumber">14</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">15</td>
    <td class="codeline">#include "InstrEmitter.h"</td>
    <td class="lineNumber">15</td>
    <td class="codeline">#include "InstrEmitter.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">16</td>
    <td class="codeline">#include "SDNodeDbgValue.h"</td>
    <td class="lineNumber">16</td>
    <td class="codeline">#include "SDNodeDbgValue.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">17</td>
    <td class="codeline">#include "llvm/BinaryFormat/Dwarf.h"</td>
    <td class="lineNumber">17</td>
    <td class="codeline">#include "llvm/BinaryFormat/Dwarf.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">18</td>
    <td class="codeline">#include "llvm/CodeGen/MachineConstantPool.h"</td>
    <td class="lineNumber">18</td>
    <td class="codeline">#include "llvm/CodeGen/MachineConstantPool.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">19</td>
    <td class="codeline">#include "llvm/CodeGen/MachineFunction.h"</td>
    <td class="lineNumber">19</td>
    <td class="codeline">#include "llvm/CodeGen/MachineFunction.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">20</td>
    <td class="codeline">#include "llvm/CodeGen/MachineInstrBuilder.h"</td>
    <td class="lineNumber">20</td>
    <td class="codeline">#include "llvm/CodeGen/MachineInstrBuilder.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">21</td>
    <td class="codeline">#include "llvm/CodeGen/MachineRegisterInfo.h"</td>
    <td class="lineNumber">21</td>
    <td class="codeline">#include "llvm/CodeGen/MachineRegisterInfo.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">22</td>
    <td class="codeline">#include "llvm/CodeGen/StackMaps.h"</td>
    <td class="lineNumber">22</td>
    <td class="codeline">#include "llvm/CodeGen/StackMaps.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">23</td>
    <td class="codeline">#include "llvm/CodeGen/TargetInstrInfo.h"</td>
    <td class="lineNumber">23</td>
    <td class="codeline">#include "llvm/CodeGen/TargetInstrInfo.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">24</td>
    <td class="codeline">#include "llvm/CodeGen/TargetLowering.h"</td>
    <td class="lineNumber">24</td>
    <td class="codeline">#include "llvm/CodeGen/TargetLowering.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">25</td>
    <td class="codeline">#include "llvm/CodeGen/TargetSubtargetInfo.h"</td>
    <td class="lineNumber">25</td>
    <td class="codeline">#include "llvm/CodeGen/TargetSubtargetInfo.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">26</td>
    <td class="codeline">#include "llvm/IR/DebugInfoMetadata.h"</td>
    <td class="lineNumber">26</td>
    <td class="codeline">#include "llvm/IR/DebugInfoMetadata.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">27</td>
    <td class="codeline">#include "llvm/IR/PseudoProbe.h"</td>
    <td class="lineNumber">27</td>
    <td class="codeline">#include "llvm/IR/PseudoProbe.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">28</td>
    <td class="codeline">#include "llvm/Support/ErrorHandling.h"</td>
    <td class="lineNumber">28</td>
    <td class="codeline">#include "llvm/Support/ErrorHandling.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">29</td>
    <td class="codeline">#include "llvm/Target/TargetMachine.h"</td>
    <td class="lineNumber">29</td>
    <td class="codeline">#include "llvm/Target/TargetMachine.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">30</td>
    <td class="codeline">using namespace llvm;</td>
    <td class="lineNumber">30</td>
    <td class="codeline">using namespace llvm;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">31</td>
    <td class="codeline"></td>
    <td class="lineNumber">31</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">32</td>
    <td class="codeline">#define DEBUG_TYPE "instr-emitter"</td>
    <td class="lineNumber">32</td>
    <td class="codeline">#define DEBUG_TYPE "instr-emitter"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">33</td>
    <td class="codeline"></td>
    <td class="lineNumber">33</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">34</td>
    <td class="codeline">/// MinRCSize - Smallest register class we allow when constraining virtual</td>
    <td class="lineNumber">34</td>
    <td class="codeline">/// MinRCSize - Smallest register class we allow when constraining virtual</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">35</td>
    <td class="codeline">/// registers.  If satisfying all register class constraints would require</td>
    <td class="lineNumber">35</td>
    <td class="codeline">/// registers.  If satisfying all register class constraints would require</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">36</td>
    <td class="codeline">/// using a smaller register class, emit a COPY to a new virtual register</td>
    <td class="lineNumber">36</td>
    <td class="codeline">/// using a smaller register class, emit a COPY to a new virtual register</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">37</td>
    <td class="codeline">/// instead.</td>
    <td class="lineNumber">37</td>
    <td class="codeline">/// instead.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">38</td>
    <td class="codeline">const unsigned MinRCSize = 4;</td>
    <td class="lineNumber">38</td>
    <td class="codeline">const unsigned MinRCSize = 4;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">39</td>
    <td class="codeline"></td>
    <td class="lineNumber">39</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">40</td>
    <td class="codeline">/// CountResults - The results of target nodes have register or immediate</td>
    <td class="lineNumber">40</td>
    <td class="codeline">/// CountResults - The results of target nodes have register or immediate</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">41</td>
    <td class="codeline">/// operands first, then an optional chain, and optional glue operands (which do</td>
    <td class="lineNumber">41</td>
    <td class="codeline">/// operands first, then an optional chain, and optional glue operands (which do</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">42</td>
    <td class="codeline">/// not go into the resulting MachineInstr).</td>
    <td class="lineNumber">42</td>
    <td class="codeline">/// not go into the resulting MachineInstr).</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">43</td>
    <td class="codeline">unsigned InstrEmitter::CountResults(SDNode *Node) {</td>
    <td class="lineNumber">43</td>
    <td class="codeline">unsigned InstrEmitter::CountResults(SDNode *Node) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">44</td>
    <td class="codeline">  unsigned N = Node->getNumValues();</td>
    <td class="lineNumber">44</td>
    <td class="codeline">  unsigned N = Node->getNumValues();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">45</td>
    <td class="codeline">  while (N && Node->getValueType(N - 1) == MVT::Glue)</td>
    <td class="lineNumber">45</td>
    <td class="codeline">  while (N && Node->getValueType(N - 1) == MVT::Glue)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">46</td>
    <td class="codeline">    --N;</td>
    <td class="lineNumber">46</td>
    <td class="codeline">    --N;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">47</td>
    <td class="codeline">  if (N && Node->getValueType(N - 1) == MVT::Other)</td>
    <td class="lineNumber">47</td>
    <td class="codeline">  if (N && Node->getValueType(N - 1) == MVT::Other)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">48</td>
    <td class="codeline">    --N;    // Skip over chain result.</td>
    <td class="lineNumber">48</td>
    <td class="codeline">    --N;    // Skip over chain result.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">49</td>
    <td class="codeline">  return N;</td>
    <td class="lineNumber">49</td>
    <td class="codeline">  return N;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">50</td>
    <td class="codeline">}</td>
    <td class="lineNumber">50</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">51</td>
    <td class="codeline"></td>
    <td class="lineNumber">51</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">52</td>
    <td class="codeline">/// countOperands - The inputs to target nodes have any actual inputs first,</td>
    <td class="lineNumber">52</td>
    <td class="codeline">/// countOperands - The inputs to target nodes have any actual inputs first,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">53</td>
    <td class="codeline">/// followed by an optional chain operand, then an optional glue operand.</td>
    <td class="lineNumber">53</td>
    <td class="codeline">/// followed by an optional chain operand, then an optional glue operand.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">54</td>
    <td class="codeline">/// Compute the number of actual operands that will go into the resulting</td>
    <td class="lineNumber">54</td>
    <td class="codeline">/// Compute the number of actual operands that will go into the resulting</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">55</td>
    <td class="codeline">/// MachineInstr.</td>
    <td class="lineNumber">55</td>
    <td class="codeline">/// MachineInstr.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">56</td>
    <td class="codeline">///</td>
    <td class="lineNumber">56</td>
    <td class="codeline">///</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">57</td>
    <td class="codeline">/// Also count physreg RegisterSDNode and RegisterMaskSDNode operands preceding</td>
    <td class="lineNumber">57</td>
    <td class="codeline">/// Also count physreg RegisterSDNode and RegisterMaskSDNode operands preceding</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">58</td>
    <td class="codeline">/// the chain and glue. These operands may be implicit on the machine instr.</td>
    <td class="lineNumber">58</td>
    <td class="codeline">/// the chain and glue. These operands may be implicit on the machine instr.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">59</td>
    <td class="codeline">static unsigned countOperands(SDNode *Node, unsigned NumExpUses,</td>
    <td class="lineNumber">59</td>
    <td class="codeline">static unsigned countOperands(SDNode *Node, unsigned NumExpUses,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">60</td>
    <td class="codeline">                              unsigned &NumImpUses) {</td>
    <td class="lineNumber">60</td>
    <td class="codeline">                              unsigned &NumImpUses) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">61</td>
    <td class="codeline">  unsigned N = Node->getNumOperands();</td>
    <td class="lineNumber">61</td>
    <td class="codeline">  unsigned N = Node->getNumOperands();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">62</td>
    <td class="codeline">  while (N && Node->getOperand(N - 1).getValueType() == MVT::Glue)</td>
    <td class="lineNumber">62</td>
    <td class="codeline">  while (N && Node->getOperand(N - 1).getValueType() == MVT::Glue)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">63</td>
    <td class="codeline">    --N;</td>
    <td class="lineNumber">63</td>
    <td class="codeline">    --N;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">64</td>
    <td class="codeline">  if (N && Node->getOperand(N - 1).getValueType() == MVT::Other)</td>
    <td class="lineNumber">64</td>
    <td class="codeline">  if (N && Node->getOperand(N - 1).getValueType() == MVT::Other)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">65</td>
    <td class="codeline">    --N; // Ignore chain if it exists.</td>
    <td class="lineNumber">65</td>
    <td class="codeline">    --N; // Ignore chain if it exists.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">66</td>
    <td class="codeline"></td>
    <td class="lineNumber">66</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">67</td>
    <td class="codeline">  // Count RegisterSDNode and RegisterMaskSDNode operands for NumImpUses.</td>
    <td class="lineNumber">67</td>
    <td class="codeline">  // Count RegisterSDNode and RegisterMaskSDNode operands for NumImpUses.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">68</td>
    <td class="codeline">  NumImpUses = N - NumExpUses;</td>
    <td class="lineNumber">68</td>
    <td class="codeline">  NumImpUses = N - NumExpUses;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">69</td>
    <td class="codeline">  for (unsigned I = N; I > NumExpUses; --I) {</td>
    <td class="lineNumber">69</td>
    <td class="codeline">  for (unsigned I = N; I > NumExpUses; --I) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">70</td>
    <td class="codeline">    if (isa<RegisterMaskSDNode>(Node->getOperand(I - 1)))</td>
    <td class="lineNumber">70</td>
    <td class="codeline">    if (isa<RegisterMaskSDNode>(Node->getOperand(I - 1)))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">71</td>
    <td class="codeline">      continue;</td>
    <td class="lineNumber">71</td>
    <td class="codeline">      continue;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">72</td>
    <td class="codeline">    if (RegisterSDNode *RN = dyn_cast<RegisterSDNode>(Node->getOperand(I - 1)))</td>
    <td class="lineNumber">72</td>
    <td class="codeline">    if (RegisterSDNode *RN = dyn_cast<RegisterSDNode>(Node->getOperand(I - 1)))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">73</td>
    <td class="codeline">      if (RN->getReg().isPhysical())</td>
    <td class="lineNumber">73</td>
    <td class="codeline">      if (RN->getReg().isPhysical())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">74</td>
    <td class="codeline">        continue;</td>
    <td class="lineNumber">74</td>
    <td class="codeline">        continue;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">75</td>
    <td class="codeline">    NumImpUses = N - I;</td>
    <td class="lineNumber">75</td>
    <td class="codeline">    NumImpUses = N - I;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">76</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">76</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">77</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">77</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">78</td>
    <td class="codeline"></td>
    <td class="lineNumber">78</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">79</td>
    <td class="codeline">  return N;</td>
    <td class="lineNumber">79</td>
    <td class="codeline">  return N;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">80</td>
    <td class="codeline">}</td>
    <td class="lineNumber">80</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">81</td>
    <td class="codeline"></td>
    <td class="lineNumber">81</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">82</td>
    <td class="codeline">/// EmitCopyFromReg - Generate machine code for an CopyFromReg node or an</td>
    <td class="lineNumber">82</td>
    <td class="codeline">/// EmitCopyFromReg - Generate machine code for an CopyFromReg node or an</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">83</td>
    <td class="codeline">/// implicit physical register output.</td>
    <td class="lineNumber">83</td>
    <td class="codeline">/// implicit physical register output.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">84</td>
    <td class="codeline">void InstrEmitter::EmitCopyFromReg(SDNode *Node, unsigned ResNo, bool IsClone,</td>
    <td class="lineNumber">84</td>
    <td class="codeline">void InstrEmitter::EmitCopyFromReg(SDNode *Node, unsigned ResNo, bool IsClone,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">85</td>
    <td class="codeline">                                   Register SrcReg,</td>
    <td class="lineNumber">85</td>
    <td class="codeline">                                   Register SrcReg,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">86</td>
    <td class="codeline">                                   DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">86</td>
    <td class="codeline">                                   DenseMap<SDValue, Register> &VRBaseMap) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">87</td>
    <td class="codeline">  Register VRBase;</td>
    <td class="lineNumber">87</td>
    <td class="codeline">  Register VRBase;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">88</td>
    <td class="codeline">  if (SrcReg.isVirtual()) {</td>
    <td class="lineNumber">88</td>
    <td class="codeline">  if (SrcReg.isVirtual()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">89</td>
    <td class="codeline">    // Just use the input register directly!</td>
    <td class="lineNumber">89</td>
    <td class="codeline">    // Just use the input register directly!</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">90</td>
    <td class="codeline">    SDValue Op(Node, ResNo);</td>
    <td class="lineNumber">90</td>
    <td class="codeline">    SDValue Op(Node, ResNo);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">91</td>
    <td class="codeline">    if (IsClone)</td>
    <td class="lineNumber">91</td>
    <td class="codeline">    if (IsClone)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">92</td>
    <td class="codeline">      VRBaseMap.erase(Op);</td>
    <td class="lineNumber">92</td>
    <td class="codeline">      VRBaseMap.erase(Op);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">93</td>
    <td class="codeline">    bool isNew = VRBaseMap.insert(std::make_pair(Op, SrcReg)).second;</td>
    <td class="lineNumber">93</td>
    <td class="codeline">    bool isNew = VRBaseMap.insert(std::make_pair(Op, SrcReg)).second;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">94</td>
    <td class="codeline">    (void)isNew; // Silence compiler warning.</td>
    <td class="lineNumber">94</td>
    <td class="codeline">    (void)isNew; // Silence compiler warning.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">95</td>
    <td class="codeline">    assert(isNew && "Node emitted out of order - early");</td>
    <td class="lineNumber">95</td>
    <td class="codeline">    assert(isNew && "Node emitted out of order - early");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">96</td>
    <td class="codeline">    return;</td>
    <td class="lineNumber">96</td>
    <td class="codeline">    return;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">97</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">97</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">98</td>
    <td class="codeline"></td>
    <td class="lineNumber">98</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">99</td>
    <td class="codeline">  // If the node is only used by a CopyToReg and the dest reg is a vreg, use</td>
    <td class="lineNumber">99</td>
    <td class="codeline">  // If the node is only used by a CopyToReg and the dest reg is a vreg, use</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">100</td>
    <td class="codeline">  // the CopyToReg'd destination register instead of creating a new vreg.</td>
    <td class="lineNumber">100</td>
    <td class="codeline">  // the CopyToReg'd destination register instead of creating a new vreg.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">101</td>
    <td class="codeline">  bool MatchReg = true;</td>
    <td class="lineNumber">101</td>
    <td class="codeline">  bool MatchReg = true;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">102</td>
    <td class="codeline">  const TargetRegisterClass *UseRC = nullptr;</td>
    <td class="lineNumber">102</td>
    <td class="codeline">  const TargetRegisterClass *UseRC = nullptr;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">103</td>
    <td class="codeline">  MVT VT = Node->getSimpleValueType(ResNo);</td>
    <td class="lineNumber">103</td>
    <td class="codeline">  MVT VT = Node->getSimpleValueType(ResNo);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">104</td>
    <td class="codeline"></td>
    <td class="lineNumber">104</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">105</td>
    <td class="codeline">  // Stick to the preferred register classes for legal types.</td>
    <td class="lineNumber">105</td>
    <td class="codeline">  // Stick to the preferred register classes for legal types.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">106</td>
    <td class="codeline">  if (TLI->isTypeLegal(VT))</td>
    <td class="lineNumber">106</td>
    <td class="codeline">  if (TLI->isTypeLegal(VT))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">107</td>
    <td class="codeline">    UseRC = TLI->getRegClassFor(VT, Node->isDivergent());</td>
    <td class="lineNumber">107</td>
    <td class="codeline">    UseRC = TLI->getRegClassFor(VT, Node->isDivergent());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">108</td>
    <td class="codeline"></td>
    <td class="lineNumber">108</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">109</td>
    <td class="codeline">  for (SDNode *User : Node->uses()) {</td>
    <td class="lineNumber">109</td>
    <td class="codeline">  for (SDNode *User : Node->uses()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">110</td>
    <td class="codeline">    bool Match = true;</td>
    <td class="lineNumber">110</td>
    <td class="codeline">    bool Match = true;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">111</td>
    <td class="codeline">    if (User->getOpcode() == ISD::CopyToReg &&</td>
    <td class="lineNumber">111</td>
    <td class="codeline">    if (User->getOpcode() == ISD::CopyToReg &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">112</td>
    <td class="codeline">        User->getOperand(2).getNode() == Node &&</td>
    <td class="lineNumber">112</td>
    <td class="codeline">        User->getOperand(2).getNode() == Node &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">113</td>
    <td class="codeline">        User->getOperand(2).getResNo() == ResNo) {</td>
    <td class="lineNumber">113</td>
    <td class="codeline">        User->getOperand(2).getResNo() == ResNo) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">114</td>
    <td class="codeline">      Register DestReg = cast<RegisterSDNode>(User->getOperand(1))->getReg();</td>
    <td class="lineNumber">114</td>
    <td class="codeline">      Register DestReg = cast<RegisterSDNode>(User->getOperand(1))->getReg();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">115</td>
    <td class="codeline">      if (DestReg.isVirtual()) {</td>
    <td class="lineNumber">115</td>
    <td class="codeline">      if (DestReg.isVirtual()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">116</td>
    <td class="codeline">        VRBase = DestReg;</td>
    <td class="lineNumber">116</td>
    <td class="codeline">        VRBase = DestReg;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">117</td>
    <td class="codeline">        Match = false;</td>
    <td class="lineNumber">117</td>
    <td class="codeline">        Match = false;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">118</td>
    <td class="codeline">      } else if (DestReg != SrcReg)</td>
    <td class="lineNumber">118</td>
    <td class="codeline">      } else if (DestReg != SrcReg)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">119</td>
    <td class="codeline">        Match = false;</td>
    <td class="lineNumber">119</td>
    <td class="codeline">        Match = false;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">120</td>
    <td class="codeline">    } else {</td>
    <td class="lineNumber">120</td>
    <td class="codeline">    } else {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">121</td>
    <td class="codeline">      for (unsigned i = 0, e = User->getNumOperands(); i != e; ++i) {</td>
    <td class="lineNumber">121</td>
    <td class="codeline">      for (unsigned i = 0, e = User->getNumOperands(); i != e; ++i) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">122</td>
    <td class="codeline">        SDValue Op = User->getOperand(i);</td>
    <td class="lineNumber">122</td>
    <td class="codeline">        SDValue Op = User->getOperand(i);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">123</td>
    <td class="codeline">        if (Op.getNode() != Node || Op.getResNo() != ResNo)</td>
    <td class="lineNumber">123</td>
    <td class="codeline">        if (Op.getNode() != Node || Op.getResNo() != ResNo)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">124</td>
    <td class="codeline">          continue;</td>
    <td class="lineNumber">124</td>
    <td class="codeline">          continue;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">125</td>
    <td class="codeline">        MVT VT = Node->getSimpleValueType(Op.getResNo());</td>
    <td class="lineNumber">125</td>
    <td class="codeline">        MVT VT = Node->getSimpleValueType(Op.getResNo());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">126</td>
    <td class="codeline">        if (VT == MVT::Other || VT == MVT::Glue)</td>
    <td class="lineNumber">126</td>
    <td class="codeline">        if (VT == MVT::Other || VT == MVT::Glue)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">127</td>
    <td class="codeline">          continue;</td>
    <td class="lineNumber">127</td>
    <td class="codeline">          continue;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">128</td>
    <td class="codeline">        Match = false;</td>
    <td class="lineNumber">128</td>
    <td class="codeline">        Match = false;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">129</td>
    <td class="codeline">        if (User->isMachineOpcode()) {</td>
    <td class="lineNumber">129</td>
    <td class="codeline">        if (User->isMachineOpcode()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">130</td>
    <td class="codeline">          const MCInstrDesc &II = TII->get(User->getMachineOpcode());</td>
    <td class="lineNumber">130</td>
    <td class="codeline">          const MCInstrDesc &II = TII->get(User->getMachineOpcode());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">131</td>
    <td class="codeline">          const TargetRegisterClass *RC = nullptr;</td>
    <td class="lineNumber">131</td>
    <td class="codeline">          const TargetRegisterClass *RC = nullptr;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">132</td>
    <td class="codeline">          if (i + II.getNumDefs() < II.getNumOperands()) {</td>
    <td class="lineNumber">132</td>
    <td class="codeline">          if (i + II.getNumDefs() < II.getNumOperands()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">133</td>
    <td class="codeline">            RC = TRI->getAllocatableClass(</td>
    <td class="lineNumber">133</td>
    <td class="codeline">            RC = TRI->getAllocatableClass(</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">134</td>
    <td class="codeline">                TII->getRegClass(II, i + II.getNumDefs(), TRI, *MF));</td>
    <td class="lineNumber">134</td>
    <td class="codeline">                TII->getRegClass(II, i + II.getNumDefs(), TRI, *MF));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">135</td>
    <td class="codeline">          }</td>
    <td class="lineNumber">135</td>
    <td class="codeline">          }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">136</td>
    <td class="codeline">          if (!UseRC)</td>
    <td class="lineNumber">136</td>
    <td class="codeline">          if (!UseRC)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">137</td>
    <td class="codeline">            UseRC = RC;</td>
    <td class="lineNumber">137</td>
    <td class="codeline">            UseRC = RC;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">138</td>
    <td class="codeline">          else if (RC) {</td>
    <td class="lineNumber">138</td>
    <td class="codeline">          else if (RC) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">139</td>
    <td class="codeline">            const TargetRegisterClass *ComRC =</td>
    <td class="lineNumber">139</td>
    <td class="codeline">            const TargetRegisterClass *ComRC =</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">140</td>
    <td class="codeline">                TRI->getCommonSubClass(UseRC, RC);</td>
    <td class="lineNumber">140</td>
    <td class="codeline">                TRI->getCommonSubClass(UseRC, RC);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">141</td>
    <td class="codeline">            // If multiple uses expect disjoint register classes, we emit</td>
    <td class="lineNumber">141</td>
    <td class="codeline">            // If multiple uses expect disjoint register classes, we emit</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">142</td>
    <td class="codeline">            // copies in AddRegisterOperand.</td>
    <td class="lineNumber">142</td>
    <td class="codeline">            // copies in AddRegisterOperand.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">143</td>
    <td class="codeline">            if (ComRC)</td>
    <td class="lineNumber">143</td>
    <td class="codeline">            if (ComRC)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">144</td>
    <td class="codeline">              UseRC = ComRC;</td>
    <td class="lineNumber">144</td>
    <td class="codeline">              UseRC = ComRC;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">145</td>
    <td class="codeline">          }</td>
    <td class="lineNumber">145</td>
    <td class="codeline">          }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">146</td>
    <td class="codeline">        }</td>
    <td class="lineNumber">146</td>
    <td class="codeline">        }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">147</td>
    <td class="codeline">      }</td>
    <td class="lineNumber">147</td>
    <td class="codeline">      }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">148</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">148</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">149</td>
    <td class="codeline">    MatchReg &= Match;</td>
    <td class="lineNumber">149</td>
    <td class="codeline">    MatchReg &= Match;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">150</td>
    <td class="codeline">    if (VRBase)</td>
    <td class="lineNumber">150</td>
    <td class="codeline">    if (VRBase)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">151</td>
    <td class="codeline">      break;</td>
    <td class="lineNumber">151</td>
    <td class="codeline">      break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">152</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">152</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">153</td>
    <td class="codeline"></td>
    <td class="lineNumber">153</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">154</td>
    <td class="codeline">  const TargetRegisterClass *SrcRC = nullptr, *DstRC = nullptr;</td>
    <td class="lineNumber">154</td>
    <td class="codeline">  const TargetRegisterClass *SrcRC = nullptr, *DstRC = nullptr;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">155</td>
    <td class="codeline">  SrcRC = TRI->getMinimalPhysRegClass(SrcReg, VT);</td>
    <td class="lineNumber">155</td>
    <td class="codeline">  SrcRC = TRI->getMinimalPhysRegClass(SrcReg, VT);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">156</td>
    <td class="codeline"></td>
    <td class="lineNumber">156</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">157</td>
    <td class="codeline">  // Figure out the register class to create for the destreg.</td>
    <td class="lineNumber">157</td>
    <td class="codeline">  // Figure out the register class to create for the destreg.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">158</td>
    <td class="codeline">  if (VRBase) {</td>
    <td class="lineNumber">158</td>
    <td class="codeline">  if (VRBase) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">159</td>
    <td class="codeline">    DstRC = MRI->getRegClass(VRBase);</td>
    <td class="lineNumber">159</td>
    <td class="codeline">    DstRC = MRI->getRegClass(VRBase);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">160</td>
    <td class="codeline">  } else if (UseRC) {</td>
    <td class="lineNumber">160</td>
    <td class="codeline">  } else if (UseRC) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">161</td>
    <td class="codeline">    assert(TRI->isTypeLegalForClass(*UseRC, VT) &&</td>
    <td class="lineNumber">161</td>
    <td class="codeline">    assert(TRI->isTypeLegalForClass(*UseRC, VT) &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">162</td>
    <td class="codeline">           "Incompatible phys register def and uses!");</td>
    <td class="lineNumber">162</td>
    <td class="codeline">           "Incompatible phys register def and uses!");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">163</td>
    <td class="codeline">    DstRC = UseRC;</td>
    <td class="lineNumber">163</td>
    <td class="codeline">    DstRC = UseRC;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">164</td>
    <td class="codeline">  } else</td>
    <td class="lineNumber">164</td>
    <td class="codeline">  } else</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">165</td>
    <td class="codeline">    DstRC = SrcRC;</td>
    <td class="lineNumber">165</td>
    <td class="codeline">    DstRC = SrcRC;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">166</td>
    <td class="codeline"></td>
    <td class="lineNumber">166</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">167</td>
    <td class="codeline">  // If all uses are reading from the src physical register and copying the</td>
    <td class="lineNumber">167</td>
    <td class="codeline">  // If all uses are reading from the src physical register and copying the</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">168</td>
    <td class="codeline">  // register is either impossible or very expensive, then don't create a copy.</td>
    <td class="lineNumber">168</td>
    <td class="codeline">  // register is either impossible or very expensive, then don't create a copy.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">169</td>
    <td class="codeline">  if (MatchReg && SrcRC->getCopyCost() < 0) {</td>
    <td class="lineNumber">169</td>
    <td class="codeline">  if (MatchReg && SrcRC->getCopyCost() < 0) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">170</td>
    <td class="codeline">    VRBase = SrcReg;</td>
    <td class="lineNumber">170</td>
    <td class="codeline">    VRBase = SrcReg;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">171</td>
    <td class="codeline">  } else {</td>
    <td class="lineNumber">171</td>
    <td class="codeline">  } else {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">172</td>
    <td class="codeline">    // Create the reg, emit the copy.</td>
    <td class="lineNumber">172</td>
    <td class="codeline">    // Create the reg, emit the copy.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">173</td>
    <td class="codeline">    VRBase = MRI->createVirtualRegister(DstRC);</td>
    <td class="lineNumber">173</td>
    <td class="codeline">    VRBase = MRI->createVirtualRegister(DstRC);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">174</td>
    <td class="codeline">    BuildMI(*MBB, InsertPos, Node->getDebugLoc(), TII->get(TargetOpcode::COPY),</td>
    <td class="lineNumber">174</td>
    <td class="codeline">    BuildMI(*MBB, InsertPos, Node->getDebugLoc(), TII->get(TargetOpcode::COPY),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">175</td>
    <td class="codeline">            VRBase).addReg(SrcReg);</td>
    <td class="lineNumber">175</td>
    <td class="codeline">            VRBase).addReg(SrcReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">176</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">176</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">177</td>
    <td class="codeline"></td>
    <td class="lineNumber">177</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">178</td>
    <td class="codeline">  SDValue Op(Node, ResNo);</td>
    <td class="lineNumber">178</td>
    <td class="codeline">  SDValue Op(Node, ResNo);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">179</td>
    <td class="codeline">  if (IsClone)</td>
    <td class="lineNumber">179</td>
    <td class="codeline">  if (IsClone)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">180</td>
    <td class="codeline">    VRBaseMap.erase(Op);</td>
    <td class="lineNumber">180</td>
    <td class="codeline">    VRBaseMap.erase(Op);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">181</td>
    <td class="codeline">  bool isNew = VRBaseMap.insert(std::make_pair(Op, VRBase)).second;</td>
    <td class="lineNumber">181</td>
    <td class="codeline">  bool isNew = VRBaseMap.insert(std::make_pair(Op, VRBase)).second;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">182</td>
    <td class="codeline">  (void)isNew; // Silence compiler warning.</td>
    <td class="lineNumber">182</td>
    <td class="codeline">  (void)isNew; // Silence compiler warning.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">183</td>
    <td class="codeline">  assert(isNew && "Node emitted out of order - early");</td>
    <td class="lineNumber">183</td>
    <td class="codeline">  assert(isNew && "Node emitted out of order - early");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">184</td>
    <td class="codeline">}</td>
    <td class="lineNumber">184</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">185</td>
    <td class="codeline"></td>
    <td class="lineNumber">185</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">186</td>
    <td class="codeline">void InstrEmitter::CreateVirtualRegisters(SDNode *Node,</td>
    <td class="lineNumber">186</td>
    <td class="codeline">void InstrEmitter::CreateVirtualRegisters(SDNode *Node,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">187</td>
    <td class="codeline">                                       MachineInstrBuilder &MIB,</td>
    <td class="lineNumber">187</td>
    <td class="codeline">                                       MachineInstrBuilder &MIB,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">188</td>
    <td class="codeline">                                       const MCInstrDesc &II,</td>
    <td class="lineNumber">188</td>
    <td class="codeline">                                       const MCInstrDesc &II,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">189</td>
    <td class="codeline">                                       bool IsClone, bool IsCloned,</td>
    <td class="lineNumber">189</td>
    <td class="codeline">                                       bool IsClone, bool IsCloned,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">190</td>
    <td class="codeline">                                       DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">190</td>
    <td class="codeline">                                       DenseMap<SDValue, Register> &VRBaseMap) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">191</td>
    <td class="codeline">  assert(Node->getMachineOpcode() != TargetOpcode::IMPLICIT_DEF &&</td>
    <td class="lineNumber">191</td>
    <td class="codeline">  assert(Node->getMachineOpcode() != TargetOpcode::IMPLICIT_DEF &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">192</td>
    <td class="codeline">         "IMPLICIT_DEF should have been handled as a special case elsewhere!");</td>
    <td class="lineNumber">192</td>
    <td class="codeline">         "IMPLICIT_DEF should have been handled as a special case elsewhere!");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">193</td>
    <td class="codeline"></td>
    <td class="lineNumber">193</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">194</td>
    <td class="codeline">  unsigned NumResults = CountResults(Node);</td>
    <td class="lineNumber">194</td>
    <td class="codeline">  unsigned NumResults = CountResults(Node);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">195</td>
    <td class="codeline">  bool HasVRegVariadicDefs = !MF->getTarget().usesPhysRegsForValues() &&</td>
    <td class="lineNumber">195</td>
    <td class="codeline">  bool HasVRegVariadicDefs = !MF->getTarget().usesPhysRegsForValues() &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">196</td>
    <td class="codeline">                             II.isVariadic() && II.variadicOpsAreDefs();</td>
    <td class="lineNumber">196</td>
    <td class="codeline">                             II.isVariadic() && II.variadicOpsAreDefs();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">197</td>
    <td class="codeline">  unsigned NumVRegs = HasVRegVariadicDefs ? NumResults : II.getNumDefs();</td>
    <td class="lineNumber">197</td>
    <td class="codeline">  unsigned NumVRegs = HasVRegVariadicDefs ? NumResults : II.getNumDefs();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">198</td>
    <td class="codeline">  if (Node->getMachineOpcode() == TargetOpcode::STATEPOINT)</td>
    <td class="lineNumber">198</td>
    <td class="codeline">  if (Node->getMachineOpcode() == TargetOpcode::STATEPOINT)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">199</td>
    <td class="codeline">    NumVRegs = NumResults;</td>
    <td class="lineNumber">199</td>
    <td class="codeline">    NumVRegs = NumResults;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">200</td>
    <td class="codeline">  for (unsigned i = 0; i < NumVRegs; ++i) {</td>
    <td class="lineNumber">200</td>
    <td class="codeline">  for (unsigned i = 0; i < NumVRegs; ++i) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">201</td>
    <td class="codeline">    // If the specific node value is only used by a CopyToReg and the dest reg</td>
    <td class="lineNumber">201</td>
    <td class="codeline">    // If the specific node value is only used by a CopyToReg and the dest reg</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">202</td>
    <td class="codeline">    // is a vreg in the same register class, use the CopyToReg'd destination</td>
    <td class="lineNumber">202</td>
    <td class="codeline">    // is a vreg in the same register class, use the CopyToReg'd destination</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">203</td>
    <td class="codeline">    // register instead of creating a new vreg.</td>
    <td class="lineNumber">203</td>
    <td class="codeline">    // register instead of creating a new vreg.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">204</td>
    <td class="codeline">    Register VRBase;</td>
    <td class="lineNumber">204</td>
    <td class="codeline">    Register VRBase;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">205</td>
    <td class="codeline">    const TargetRegisterClass *RC =</td>
    <td class="lineNumber">205</td>
    <td class="codeline">    const TargetRegisterClass *RC =</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">206</td>
    <td class="codeline">      TRI->getAllocatableClass(TII->getRegClass(II, i, TRI, *MF));</td>
    <td class="lineNumber">206</td>
    <td class="codeline">      TRI->getAllocatableClass(TII->getRegClass(II, i, TRI, *MF));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">207</td>
    <td class="codeline">    // Always let the value type influence the used register class. The</td>
    <td class="lineNumber">207</td>
    <td class="codeline">    // Always let the value type influence the used register class. The</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">208</td>
    <td class="codeline">    // constraints on the instruction may be too lax to represent the value</td>
    <td class="lineNumber">208</td>
    <td class="codeline">    // constraints on the instruction may be too lax to represent the value</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">209</td>
    <td class="codeline">    // type correctly. For example, a 64-bit float (X86::FR64) can't live in</td>
    <td class="lineNumber">209</td>
    <td class="codeline">    // type correctly. For example, a 64-bit float (X86::FR64) can't live in</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">210</td>
    <td class="codeline">    // the 32-bit float super-class (X86::FR32).</td>
    <td class="lineNumber">210</td>
    <td class="codeline">    // the 32-bit float super-class (X86::FR32).</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">211</td>
    <td class="codeline">    if (i < NumResults && TLI->isTypeLegal(Node->getSimpleValueType(i))) {</td>
    <td class="lineNumber">211</td>
    <td class="codeline">    if (i < NumResults && TLI->isTypeLegal(Node->getSimpleValueType(i))) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">212</td>
    <td class="codeline">      const TargetRegisterClass *VTRC = TLI->getRegClassFor(</td>
    <td class="lineNumber">212</td>
    <td class="codeline">      const TargetRegisterClass *VTRC = TLI->getRegClassFor(</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">213</td>
    <td class="codeline">          Node->getSimpleValueType(i),</td>
    <td class="lineNumber">213</td>
    <td class="codeline">          Node->getSimpleValueType(i),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">214</td>
    <td class="codeline">          (Node->isDivergent() || (RC && TRI->isDivergentRegClass(RC))));</td>
    <td class="lineNumber">214</td>
    <td class="codeline">          (Node->isDivergent() || (RC && TRI->isDivergentRegClass(RC))));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">215</td>
    <td class="codeline">      if (RC)</td>
    <td class="lineNumber">215</td>
    <td class="codeline">      if (RC)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">216</td>
    <td class="codeline">        VTRC = TRI->getCommonSubClass(RC, VTRC);</td>
    <td class="lineNumber">216</td>
    <td class="codeline">        VTRC = TRI->getCommonSubClass(RC, VTRC);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">217</td>
    <td class="codeline">      if (VTRC)</td>
    <td class="lineNumber">217</td>
    <td class="codeline">      if (VTRC)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">218</td>
    <td class="codeline">        RC = VTRC;</td>
    <td class="lineNumber">218</td>
    <td class="codeline">        RC = VTRC;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">219</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">219</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">220</td>
    <td class="codeline"></td>
    <td class="lineNumber">220</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">221</td>
    <td class="codeline">    if (!II.operands().empty() && II.operands()[i].isOptionalDef()) {</td>
    <td class="lineNumber">221</td>
    <td class="codeline">    if (!II.operands().empty() && II.operands()[i].isOptionalDef()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">222</td>
    <td class="codeline">      // Optional def must be a physical register.</td>
    <td class="lineNumber">222</td>
    <td class="codeline">      // Optional def must be a physical register.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">223</td>
    <td class="codeline">      VRBase = cast<RegisterSDNode>(Node->getOperand(i-NumResults))->getReg();</td>
    <td class="lineNumber">223</td>
    <td class="codeline">      VRBase = cast<RegisterSDNode>(Node->getOperand(i-NumResults))->getReg();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">224</td>
    <td class="codeline">      assert(VRBase.isPhysical());</td>
    <td class="lineNumber">224</td>
    <td class="codeline">      assert(VRBase.isPhysical());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">225</td>
    <td class="codeline">      MIB.addReg(VRBase, RegState::Define);</td>
    <td class="lineNumber">225</td>
    <td class="codeline">      MIB.addReg(VRBase, RegState::Define);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">226</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">226</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">227</td>
    <td class="codeline"></td>
    <td class="lineNumber">227</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">228</td>
    <td class="codeline">    if (!VRBase && !IsClone && !IsCloned)</td>
    <td class="lineNumber">228</td>
    <td class="codeline">    if (!VRBase && !IsClone && !IsCloned)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">229</td>
    <td class="codeline">      for (SDNode *User : Node->uses()) {</td>
    <td class="lineNumber">229</td>
    <td class="codeline">      for (SDNode *User : Node->uses()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">230</td>
    <td class="codeline">        if (User->getOpcode() == ISD::CopyToReg &&</td>
    <td class="lineNumber">230</td>
    <td class="codeline">        if (User->getOpcode() == ISD::CopyToReg &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">231</td>
    <td class="codeline">            User->getOperand(2).getNode() == Node &&</td>
    <td class="lineNumber">231</td>
    <td class="codeline">            User->getOperand(2).getNode() == Node &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">232</td>
    <td class="codeline">            User->getOperand(2).getResNo() == i) {</td>
    <td class="lineNumber">232</td>
    <td class="codeline">            User->getOperand(2).getResNo() == i) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">233</td>
    <td class="codeline">          Register Reg = cast<RegisterSDNode>(User->getOperand(1))->getReg();</td>
    <td class="lineNumber">233</td>
    <td class="codeline">          Register Reg = cast<RegisterSDNode>(User->getOperand(1))->getReg();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">234</td>
    <td class="codeline">          if (Reg.isVirtual()) {</td>
    <td class="lineNumber">234</td>
    <td class="codeline">          if (Reg.isVirtual()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">235</td>
    <td class="codeline">            const TargetRegisterClass *RegRC = MRI->getRegClass(Reg);</td>
    <td class="lineNumber">235</td>
    <td class="codeline">            const TargetRegisterClass *RegRC = MRI->getRegClass(Reg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">236</td>
    <td class="codeline">            if (RegRC == RC) {</td>
    <td class="lineNumber">236</td>
    <td class="codeline">            if (RegRC == RC) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">237</td>
    <td class="codeline">              VRBase = Reg;</td>
    <td class="lineNumber">237</td>
    <td class="codeline">              VRBase = Reg;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">238</td>
    <td class="codeline">              MIB.addReg(VRBase, RegState::Define);</td>
    <td class="lineNumber">238</td>
    <td class="codeline">              MIB.addReg(VRBase, RegState::Define);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">239</td>
    <td class="codeline">              break;</td>
    <td class="lineNumber">239</td>
    <td class="codeline">              break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">240</td>
    <td class="codeline">            }</td>
    <td class="lineNumber">240</td>
    <td class="codeline">            }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">241</td>
    <td class="codeline">          }</td>
    <td class="lineNumber">241</td>
    <td class="codeline">          }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">242</td>
    <td class="codeline">        }</td>
    <td class="lineNumber">242</td>
    <td class="codeline">        }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">243</td>
    <td class="codeline">      }</td>
    <td class="lineNumber">243</td>
    <td class="codeline">      }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">244</td>
    <td class="codeline"></td>
    <td class="lineNumber">244</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">245</td>
    <td class="codeline">    // Create the result registers for this node and add the result regs to</td>
    <td class="lineNumber">245</td>
    <td class="codeline">    // Create the result registers for this node and add the result regs to</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">246</td>
    <td class="codeline">    // the machine instruction.</td>
    <td class="lineNumber">246</td>
    <td class="codeline">    // the machine instruction.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">247</td>
    <td class="codeline">    if (VRBase == 0) {</td>
    <td class="lineNumber">247</td>
    <td class="codeline">    if (VRBase == 0) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">248</td>
    <td class="codeline">      assert(RC && "Isn't a register operand!");</td>
    <td class="lineNumber">248</td>
    <td class="codeline">      assert(RC && "Isn't a register operand!");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">249</td>
    <td class="codeline">      VRBase = MRI->createVirtualRegister(RC);</td>
    <td class="lineNumber">249</td>
    <td class="codeline">      VRBase = MRI->createVirtualRegister(RC);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">250</td>
    <td class="codeline">      MIB.addReg(VRBase, RegState::Define);</td>
    <td class="lineNumber">250</td>
    <td class="codeline">      MIB.addReg(VRBase, RegState::Define);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">251</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">251</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">252</td>
    <td class="codeline"></td>
    <td class="lineNumber">252</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">253</td>
    <td class="codeline">    // If this def corresponds to a result of the SDNode insert the VRBase into</td>
    <td class="lineNumber">253</td>
    <td class="codeline">    // If this def corresponds to a result of the SDNode insert the VRBase into</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">254</td>
    <td class="codeline">    // the lookup map.</td>
    <td class="lineNumber">254</td>
    <td class="codeline">    // the lookup map.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">255</td>
    <td class="codeline">    if (i < NumResults) {</td>
    <td class="lineNumber">255</td>
    <td class="codeline">    if (i < NumResults) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">256</td>
    <td class="codeline">      SDValue Op(Node, i);</td>
    <td class="lineNumber">256</td>
    <td class="codeline">      SDValue Op(Node, i);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">257</td>
    <td class="codeline">      if (IsClone)</td>
    <td class="lineNumber">257</td>
    <td class="codeline">      if (IsClone)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">258</td>
    <td class="codeline">        VRBaseMap.erase(Op);</td>
    <td class="lineNumber">258</td>
    <td class="codeline">        VRBaseMap.erase(Op);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">259</td>
    <td class="codeline">      bool isNew = VRBaseMap.insert(std::make_pair(Op, VRBase)).second;</td>
    <td class="lineNumber">259</td>
    <td class="codeline">      bool isNew = VRBaseMap.insert(std::make_pair(Op, VRBase)).second;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">260</td>
    <td class="codeline">      (void)isNew; // Silence compiler warning.</td>
    <td class="lineNumber">260</td>
    <td class="codeline">      (void)isNew; // Silence compiler warning.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">261</td>
    <td class="codeline">      assert(isNew && "Node emitted out of order - early");</td>
    <td class="lineNumber">261</td>
    <td class="codeline">      assert(isNew && "Node emitted out of order - early");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">262</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">262</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">263</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">263</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">264</td>
    <td class="codeline">}</td>
    <td class="lineNumber">264</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">265</td>
    <td class="codeline"></td>
    <td class="lineNumber">265</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">266</td>
    <td class="codeline">/// getVR - Return the virtual register corresponding to the specified result</td>
    <td class="lineNumber">266</td>
    <td class="codeline">/// getVR - Return the virtual register corresponding to the specified result</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">267</td>
    <td class="codeline">/// of the specified node.</td>
    <td class="lineNumber">267</td>
    <td class="codeline">/// of the specified node.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">268</td>
    <td class="codeline">Register InstrEmitter::getVR(SDValue Op,</td>
    <td class="lineNumber">268</td>
    <td class="codeline">Register InstrEmitter::getVR(SDValue Op,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">269</td>
    <td class="codeline">                             DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">269</td>
    <td class="codeline">                             DenseMap<SDValue, Register> &VRBaseMap) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">270</td>
    <td class="codeline">  if (Op.isMachineOpcode() &&</td>
    <td class="lineNumber">270</td>
    <td class="codeline">  if (Op.isMachineOpcode() &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">271</td>
    <td class="codeline">      Op.getMachineOpcode() == TargetOpcode::IMPLICIT_DEF) {</td>
    <td class="lineNumber">271</td>
    <td class="codeline">      Op.getMachineOpcode() == TargetOpcode::IMPLICIT_DEF) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">272</td>
    <td class="codeline">    // Add an IMPLICIT_DEF instruction before every use.</td>
    <td class="lineNumber">272</td>
    <td class="codeline">    // Add an IMPLICIT_DEF instruction before every use.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">273</td>
    <td class="codeline">    // IMPLICIT_DEF can produce any type of result so its MCInstrDesc</td>
    <td class="lineNumber">273</td>
    <td class="codeline">    // IMPLICIT_DEF can produce any type of result so its MCInstrDesc</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">274</td>
    <td class="codeline">    // does not include operand register class info.</td>
    <td class="lineNumber">274</td>
    <td class="codeline">    // does not include operand register class info.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">275</td>
    <td class="codeline">    const TargetRegisterClass *RC = TLI->getRegClassFor(</td>
    <td class="lineNumber">275</td>
    <td class="codeline">    const TargetRegisterClass *RC = TLI->getRegClassFor(</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">276</td>
    <td class="codeline">        Op.getSimpleValueType(), Op.getNode()->isDivergent());</td>
    <td class="lineNumber">276</td>
    <td class="codeline">        Op.getSimpleValueType(), Op.getNode()->isDivergent());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">277</td>
    <td class="codeline">    Register VReg = MRI->createVirtualRegister(RC);</td>
    <td class="lineNumber">277</td>
    <td class="codeline">    Register VReg = MRI->createVirtualRegister(RC);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">278</td>
    <td class="codeline">    BuildMI(*MBB, InsertPos, Op.getDebugLoc(),</td>
    <td class="lineNumber">278</td>
    <td class="codeline">    BuildMI(*MBB, InsertPos, Op.getDebugLoc(),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">279</td>
    <td class="codeline">            TII->get(TargetOpcode::IMPLICIT_DEF), VReg);</td>
    <td class="lineNumber">279</td>
    <td class="codeline">            TII->get(TargetOpcode::IMPLICIT_DEF), VReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">280</td>
    <td class="codeline">    return VReg;</td>
    <td class="lineNumber">280</td>
    <td class="codeline">    return VReg;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">281</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">281</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">282</td>
    <td class="codeline"></td>
    <td class="lineNumber">282</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">283</td>
    <td class="codeline">  DenseMap<SDValue, Register>::iterator I = VRBaseMap.find(Op);</td>
    <td class="lineNumber">283</td>
    <td class="codeline">  DenseMap<SDValue, Register>::iterator I = VRBaseMap.find(Op);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">284</td>
    <td class="codeline">  assert(I != VRBaseMap.end() && "Node emitted out of order - late");</td>
    <td class="lineNumber">284</td>
    <td class="codeline">  assert(I != VRBaseMap.end() && "Node emitted out of order - late");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">285</td>
    <td class="codeline">  return I->second;</td>
    <td class="lineNumber">285</td>
    <td class="codeline">  return I->second;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">286</td>
    <td class="codeline">}</td>
    <td class="lineNumber">286</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">287</td>
    <td class="codeline"></td>
    <td class="lineNumber">287</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">288</td>
    <td class="codeline"></td>
    <td class="lineNumber">288</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">289</td>
    <td class="codeline">/// AddRegisterOperand - Add the specified register as an operand to the</td>
    <td class="lineNumber">289</td>
    <td class="codeline">/// AddRegisterOperand - Add the specified register as an operand to the</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">290</td>
    <td class="codeline">/// specified machine instr. Insert register copies if the register is</td>
    <td class="lineNumber">290</td>
    <td class="codeline">/// specified machine instr. Insert register copies if the register is</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">291</td>
    <td class="codeline">/// not in the required register class.</td>
    <td class="lineNumber">291</td>
    <td class="codeline">/// not in the required register class.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">292</td>
    <td class="codeline">void</td>
    <td class="lineNumber">292</td>
    <td class="codeline">void</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">293</td>
    <td class="codeline">InstrEmitter::AddRegisterOperand(MachineInstrBuilder &MIB,</td>
    <td class="lineNumber">293</td>
    <td class="codeline">InstrEmitter::AddRegisterOperand(MachineInstrBuilder &MIB,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">294</td>
    <td class="codeline">                                 SDValue Op,</td>
    <td class="lineNumber">294</td>
    <td class="codeline">                                 SDValue Op,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">295</td>
    <td class="codeline">                                 unsigned IIOpNum,</td>
    <td class="lineNumber">295</td>
    <td class="codeline">                                 unsigned IIOpNum,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">296</td>
    <td class="codeline">                                 const MCInstrDesc *II,</td>
    <td class="lineNumber">296</td>
    <td class="codeline">                                 const MCInstrDesc *II,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">297</td>
    <td class="codeline">                                 DenseMap<SDValue, Register> &VRBaseMap,</td>
    <td class="lineNumber">297</td>
    <td class="codeline">                                 DenseMap<SDValue, Register> &VRBaseMap,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">298</td>
    <td class="codeline">                                 bool IsDebug, bool IsClone, bool IsCloned) {</td>
    <td class="lineNumber">298</td>
    <td class="codeline">                                 bool IsDebug, bool IsClone, bool IsCloned) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">299</td>
    <td class="codeline">  assert(Op.getValueType() != MVT::Other &&</td>
    <td class="lineNumber">299</td>
    <td class="codeline">  assert(Op.getValueType() != MVT::Other &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">300</td>
    <td class="codeline">         Op.getValueType() != MVT::Glue &&</td>
    <td class="lineNumber">300</td>
    <td class="codeline">         Op.getValueType() != MVT::Glue &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">301</td>
    <td class="codeline">         "Chain and glue operands should occur at end of operand list!");</td>
    <td class="lineNumber">301</td>
    <td class="codeline">         "Chain and glue operands should occur at end of operand list!");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">302</td>
    <td class="codeline">  // Get/emit the operand.</td>
    <td class="lineNumber">302</td>
    <td class="codeline">  // Get/emit the operand.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">303</td>
    <td class="codeline">  Register VReg = getVR(Op, VRBaseMap);</td>
    <td class="lineNumber">303</td>
    <td class="codeline">  Register VReg = getVR(Op, VRBaseMap);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">304</td>
    <td class="codeline"></td>
    <td class="lineNumber">304</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">305</td>
    <td class="codeline">  const MCInstrDesc &MCID = MIB->getDesc();</td>
    <td class="lineNumber">305</td>
    <td class="codeline">  const MCInstrDesc &MCID = MIB->getDesc();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">306</td>
    <td class="codeline">  bool isOptDef = IIOpNum < MCID.getNumOperands() &&</td>
    <td class="lineNumber">306</td>
    <td class="codeline">  bool isOptDef = IIOpNum < MCID.getNumOperands() &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">307</td>
    <td class="codeline">                  MCID.operands()[IIOpNum].isOptionalDef();</td>
    <td class="lineNumber">307</td>
    <td class="codeline">                  MCID.operands()[IIOpNum].isOptionalDef();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">308</td>
    <td class="codeline"></td>
    <td class="lineNumber">308</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">309</td>
    <td class="codeline">  // If the instruction requires a register in a different class, create</td>
    <td class="lineNumber">309</td>
    <td class="codeline">  // If the instruction requires a register in a different class, create</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">310</td>
    <td class="codeline">  // a new virtual register and copy the value into it, but first attempt to</td>
    <td class="lineNumber">310</td>
    <td class="codeline">  // a new virtual register and copy the value into it, but first attempt to</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">311</td>
    <td class="codeline">  // shrink VReg's register class within reason.  For example, if VReg == GR32</td>
    <td class="lineNumber">311</td>
    <td class="codeline">  // shrink VReg's register class within reason.  For example, if VReg == GR32</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">312</td>
    <td class="codeline">  // and II requires a GR32_NOSP, just constrain VReg to GR32_NOSP.</td>
    <td class="lineNumber">312</td>
    <td class="codeline">  // and II requires a GR32_NOSP, just constrain VReg to GR32_NOSP.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">313</td>
    <td class="codeline">  if (II) {</td>
    <td class="lineNumber">313</td>
    <td class="codeline">  if (II) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">314</td>
    <td class="codeline">    const TargetRegisterClass *OpRC = nullptr;</td>
    <td class="lineNumber">314</td>
    <td class="codeline">    const TargetRegisterClass *OpRC = nullptr;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">315</td>
    <td class="codeline">    if (IIOpNum < II->getNumOperands())</td>
    <td class="lineNumber">315</td>
    <td class="codeline">    if (IIOpNum < II->getNumOperands())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">316</td>
    <td class="codeline">      OpRC = TII->getRegClass(*II, IIOpNum, TRI, *MF);</td>
    <td class="lineNumber">316</td>
    <td class="codeline">      OpRC = TII->getRegClass(*II, IIOpNum, TRI, *MF);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">317</td>
    <td class="codeline"></td>
    <td class="lineNumber">317</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">318</td>
    <td class="codeline">    if (OpRC) {</td>
    <td class="lineNumber">318</td>
    <td class="codeline">    if (OpRC) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">319</td>
    <td class="codeline">      unsigned MinNumRegs = MinRCSize;</td>
    <td class="lineNumber">319</td>
    <td class="codeline">      unsigned MinNumRegs = MinRCSize;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">320</td>
    <td class="codeline">      // Don't apply any RC size limit for IMPLICIT_DEF. Each use has a unique</td>
    <td class="lineNumber">320</td>
    <td class="codeline">      // Don't apply any RC size limit for IMPLICIT_DEF. Each use has a unique</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">321</td>
    <td class="codeline">      // virtual register.</td>
    <td class="lineNumber">321</td>
    <td class="codeline">      // virtual register.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">322</td>
    <td class="codeline">      if (Op.isMachineOpcode() &&</td>
    <td class="lineNumber">322</td>
    <td class="codeline">      if (Op.isMachineOpcode() &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">323</td>
    <td class="codeline">          Op.getMachineOpcode() == TargetOpcode::IMPLICIT_DEF)</td>
    <td class="lineNumber">323</td>
    <td class="codeline">          Op.getMachineOpcode() == TargetOpcode::IMPLICIT_DEF)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">324</td>
    <td class="codeline">        MinNumRegs = 0;</td>
    <td class="lineNumber">324</td>
    <td class="codeline">        MinNumRegs = 0;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">325</td>
    <td class="codeline"></td>
    <td class="lineNumber">325</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">326</td>
    <td class="codeline">      const TargetRegisterClass *ConstrainedRC</td>
    <td class="lineNumber">326</td>
    <td class="codeline">      const TargetRegisterClass *ConstrainedRC</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">327</td>
    <td class="codeline">        = MRI->constrainRegClass(VReg, OpRC, MinNumRegs);</td>
    <td class="lineNumber">327</td>
    <td class="codeline">        = MRI->constrainRegClass(VReg, OpRC, MinNumRegs);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">328</td>
    <td class="codeline">      if (!ConstrainedRC) {</td>
    <td class="lineNumber">328</td>
    <td class="codeline">      if (!ConstrainedRC) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">329</td>
    <td class="codeline">        OpRC = TRI->getAllocatableClass(OpRC);</td>
    <td class="lineNumber">329</td>
    <td class="codeline">        OpRC = TRI->getAllocatableClass(OpRC);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">330</td>
    <td class="codeline">        assert(OpRC && "Constraints cannot be fulfilled for allocation");</td>
    <td class="lineNumber">330</td>
    <td class="codeline">        assert(OpRC && "Constraints cannot be fulfilled for allocation");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">331</td>
    <td class="codeline">        Register NewVReg = MRI->createVirtualRegister(OpRC);</td>
    <td class="lineNumber">331</td>
    <td class="codeline">        Register NewVReg = MRI->createVirtualRegister(OpRC);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">332</td>
    <td class="codeline">        BuildMI(*MBB, InsertPos, Op.getNode()->getDebugLoc(),</td>
    <td class="lineNumber">332</td>
    <td class="codeline">        BuildMI(*MBB, InsertPos, Op.getNode()->getDebugLoc(),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">333</td>
    <td class="codeline">                TII->get(TargetOpcode::COPY), NewVReg).addReg(VReg);</td>
    <td class="lineNumber">333</td>
    <td class="codeline">                TII->get(TargetOpcode::COPY), NewVReg).addReg(VReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">334</td>
    <td class="codeline">        VReg = NewVReg;</td>
    <td class="lineNumber">334</td>
    <td class="codeline">        VReg = NewVReg;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">335</td>
    <td class="codeline">      } else {</td>
    <td class="lineNumber">335</td>
    <td class="codeline">      } else {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">336</td>
    <td class="codeline">        assert(ConstrainedRC->isAllocatable() &&</td>
    <td class="lineNumber">336</td>
    <td class="codeline">        assert(ConstrainedRC->isAllocatable() &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">337</td>
    <td class="codeline">           "Constraining an allocatable VReg produced an unallocatable class?");</td>
    <td class="lineNumber">337</td>
    <td class="codeline">           "Constraining an allocatable VReg produced an unallocatable class?");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">338</td>
    <td class="codeline">      }</td>
    <td class="lineNumber">338</td>
    <td class="codeline">      }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">339</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">339</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">340</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">340</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">341</td>
    <td class="codeline"></td>
    <td class="lineNumber">341</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">342</td>
    <td class="codeline">  // If this value has only one use, that use is a kill. This is a</td>
    <td class="lineNumber">342</td>
    <td class="codeline">  // If this value has only one use, that use is a kill. This is a</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">343</td>
    <td class="codeline">  // conservative approximation. InstrEmitter does trivial coalescing</td>
    <td class="lineNumber">343</td>
    <td class="codeline">  // conservative approximation. InstrEmitter does trivial coalescing</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">344</td>
    <td class="codeline">  // with CopyFromReg nodes, so don't emit kill flags for them.</td>
    <td class="lineNumber">344</td>
    <td class="codeline">  // with CopyFromReg nodes, so don't emit kill flags for them.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">345</td>
    <td class="codeline">  // Avoid kill flags on Schedule cloned nodes, since there will be</td>
    <td class="lineNumber">345</td>
    <td class="codeline">  // Avoid kill flags on Schedule cloned nodes, since there will be</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">346</td>
    <td class="codeline">  // multiple uses.</td>
    <td class="lineNumber">346</td>
    <td class="codeline">  // multiple uses.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">347</td>
    <td class="codeline">  // Tied operands are never killed, so we need to check that. And that</td>
    <td class="lineNumber">347</td>
    <td class="codeline">  // Tied operands are never killed, so we need to check that. And that</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">348</td>
    <td class="codeline">  // means we need to determine the index of the operand.</td>
    <td class="lineNumber">348</td>
    <td class="codeline">  // means we need to determine the index of the operand.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">349</td>
    <td class="codeline">  bool isKill = Op.hasOneUse() &&</td>
    <td class="lineNumber">349</td>
    <td class="codeline">  bool isKill = Op.hasOneUse() &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">350</td>
    <td class="codeline">                Op.getNode()->getOpcode() != ISD::CopyFromReg &&</td>
    <td class="lineNumber">350</td>
    <td class="codeline">                Op.getNode()->getOpcode() != ISD::CopyFromReg &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">351</td>
    <td class="codeline">                !IsDebug &&</td>
    <td class="lineNumber">351</td>
    <td class="codeline">                !IsDebug &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">352</td>
    <td class="codeline">                !(IsClone || IsCloned);</td>
    <td class="lineNumber">352</td>
    <td class="codeline">                !(IsClone || IsCloned);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">353</td>
    <td class="codeline">  if (isKill) {</td>
    <td class="lineNumber">353</td>
    <td class="codeline">  if (isKill) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">354</td>
    <td class="codeline">    unsigned Idx = MIB->getNumOperands();</td>
    <td class="lineNumber">354</td>
    <td class="codeline">    unsigned Idx = MIB->getNumOperands();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">355</td>
    <td class="codeline">    while (Idx > 0 &&</td>
    <td class="lineNumber">355</td>
    <td class="codeline">    while (Idx > 0 &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">356</td>
    <td class="codeline">           MIB->getOperand(Idx-1).isReg() &&</td>
    <td class="lineNumber">356</td>
    <td class="codeline">           MIB->getOperand(Idx-1).isReg() &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">357</td>
    <td class="codeline">           MIB->getOperand(Idx-1).isImplicit())</td>
    <td class="lineNumber">357</td>
    <td class="codeline">           MIB->getOperand(Idx-1).isImplicit())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">358</td>
    <td class="codeline">      --Idx;</td>
    <td class="lineNumber">358</td>
    <td class="codeline">      --Idx;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">359</td>
    <td class="codeline">    bool isTied = MCID.getOperandConstraint(Idx, MCOI::TIED_TO) != -1;</td>
    <td class="lineNumber">359</td>
    <td class="codeline">    bool isTied = MCID.getOperandConstraint(Idx, MCOI::TIED_TO) != -1;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">360</td>
    <td class="codeline">    if (isTied)</td>
    <td class="lineNumber">360</td>
    <td class="codeline">    if (isTied)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">361</td>
    <td class="codeline">      isKill = false;</td>
    <td class="lineNumber">361</td>
    <td class="codeline">      isKill = false;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">362</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">362</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">363</td>
    <td class="codeline"></td>
    <td class="lineNumber">363</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">364</td>
    <td class="codeline">  MIB.addReg(VReg, getDefRegState(isOptDef) | getKillRegState(isKill) |</td>
    <td class="lineNumber">364</td>
    <td class="codeline">  MIB.addReg(VReg, getDefRegState(isOptDef) | getKillRegState(isKill) |</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">365</td>
    <td class="codeline">             getDebugRegState(IsDebug));</td>
    <td class="lineNumber">365</td>
    <td class="codeline">             getDebugRegState(IsDebug));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">366</td>
    <td class="codeline">}</td>
    <td class="lineNumber">366</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">367</td>
    <td class="codeline"></td>
    <td class="lineNumber">367</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">368</td>
    <td class="codeline">/// AddOperand - Add the specified operand to the specified machine instr.  II</td>
    <td class="lineNumber">368</td>
    <td class="codeline">/// AddOperand - Add the specified operand to the specified machine instr.  II</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">369</td>
    <td class="codeline">/// specifies the instruction information for the node, and IIOpNum is the</td>
    <td class="lineNumber">369</td>
    <td class="codeline">/// specifies the instruction information for the node, and IIOpNum is the</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">370</td>
    <td class="codeline">/// operand number (in the II) that we are adding.</td>
    <td class="lineNumber">370</td>
    <td class="codeline">/// operand number (in the II) that we are adding.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">371</td>
    <td class="codeline">void InstrEmitter::AddOperand(MachineInstrBuilder &MIB,</td>
    <td class="lineNumber">371</td>
    <td class="codeline">void InstrEmitter::AddOperand(MachineInstrBuilder &MIB,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">372</td>
    <td class="codeline">                              SDValue Op,</td>
    <td class="lineNumber">372</td>
    <td class="codeline">                              SDValue Op,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">373</td>
    <td class="codeline">                              unsigned IIOpNum,</td>
    <td class="lineNumber">373</td>
    <td class="codeline">                              unsigned IIOpNum,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">374</td>
    <td class="codeline">                              const MCInstrDesc *II,</td>
    <td class="lineNumber">374</td>
    <td class="codeline">                              const MCInstrDesc *II,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">375</td>
    <td class="codeline">                              DenseMap<SDValue, Register> &VRBaseMap,</td>
    <td class="lineNumber">375</td>
    <td class="codeline">                              DenseMap<SDValue, Register> &VRBaseMap,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">376</td>
    <td class="codeline">                              bool IsDebug, bool IsClone, bool IsCloned) {</td>
    <td class="lineNumber">376</td>
    <td class="codeline">                              bool IsDebug, bool IsClone, bool IsCloned) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">377</td>
    <td class="codeline">  if (Op.isMachineOpcode()) {</td>
    <td class="lineNumber">377</td>
    <td class="codeline">  if (Op.isMachineOpcode()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">378</td>
    <td class="codeline">    AddRegisterOperand(MIB, Op, IIOpNum, II, VRBaseMap,</td>
    <td class="lineNumber">378</td>
    <td class="codeline">    AddRegisterOperand(MIB, Op, IIOpNum, II, VRBaseMap,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">379</td>
    <td class="codeline">                       IsDebug, IsClone, IsCloned);</td>
    <td class="lineNumber">379</td>
    <td class="codeline">                       IsDebug, IsClone, IsCloned);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">380</td>
    <td class="codeline">  } else if (ConstantSDNode *C = dyn_cast<ConstantSDNode>(Op)) {</td>
    <td class="lineNumber">380</td>
    <td class="codeline">  } else if (ConstantSDNode *C = dyn_cast<ConstantSDNode>(Op)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">381</td>
    <td class="codeline">    MIB.addImm(C->getSExtValue());</td>
    <td class="lineNumber">381</td>
    <td class="codeline">    MIB.addImm(C->getSExtValue());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">382</td>
    <td class="codeline">  } else if (ConstantFPSDNode *F = dyn_cast<ConstantFPSDNode>(Op)) {</td>
    <td class="lineNumber">382</td>
    <td class="codeline">  } else if (ConstantFPSDNode *F = dyn_cast<ConstantFPSDNode>(Op)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">383</td>
    <td class="codeline">    MIB.addFPImm(F->getConstantFPValue());</td>
    <td class="lineNumber">383</td>
    <td class="codeline">    MIB.addFPImm(F->getConstantFPValue());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">384</td>
    <td class="codeline">  } else if (RegisterSDNode *R = dyn_cast<RegisterSDNode>(Op)) {</td>
    <td class="lineNumber">384</td>
    <td class="codeline">  } else if (RegisterSDNode *R = dyn_cast<RegisterSDNode>(Op)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">385</td>
    <td class="codeline">    Register VReg = R->getReg();</td>
    <td class="lineNumber">385</td>
    <td class="codeline">    Register VReg = R->getReg();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">386</td>
    <td class="codeline">    MVT OpVT = Op.getSimpleValueType();</td>
    <td class="lineNumber">386</td>
    <td class="codeline">    MVT OpVT = Op.getSimpleValueType();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">387</td>
    <td class="codeline">    const TargetRegisterClass *IIRC =</td>
    <td class="lineNumber">387</td>
    <td class="codeline">    const TargetRegisterClass *IIRC =</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">388</td>
    <td class="codeline">        II ? TRI->getAllocatableClass(TII->getRegClass(*II, IIOpNum, TRI, *MF))</td>
    <td class="lineNumber">388</td>
    <td class="codeline">        II ? TRI->getAllocatableClass(TII->getRegClass(*II, IIOpNum, TRI, *MF))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">389</td>
    <td class="codeline">           : nullptr;</td>
    <td class="lineNumber">389</td>
    <td class="codeline">           : nullptr;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">390</td>
    <td class="codeline">    const TargetRegisterClass *OpRC =</td>
    <td class="lineNumber">390</td>
    <td class="codeline">    const TargetRegisterClass *OpRC =</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">391</td>
    <td class="codeline">        TLI->isTypeLegal(OpVT)</td>
    <td class="lineNumber">391</td>
    <td class="codeline">        TLI->isTypeLegal(OpVT)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">392</td>
    <td class="codeline">            ? TLI->getRegClassFor(OpVT,</td>
    <td class="lineNumber">392</td>
    <td class="codeline">            ? TLI->getRegClassFor(OpVT,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">393</td>
    <td class="codeline">                                  Op.getNode()->isDivergent() ||</td>
    <td class="lineNumber">393</td>
    <td class="codeline">                                  Op.getNode()->isDivergent() ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">394</td>
    <td class="codeline">                                      (IIRC && TRI->isDivergentRegClass(IIRC)))</td>
    <td class="lineNumber">394</td>
    <td class="codeline">                                      (IIRC && TRI->isDivergentRegClass(IIRC)))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">395</td>
    <td class="codeline">            : nullptr;</td>
    <td class="lineNumber">395</td>
    <td class="codeline">            : nullptr;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">396</td>
    <td class="codeline"></td>
    <td class="lineNumber">396</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">397</td>
    <td class="codeline">    if (OpRC && IIRC && OpRC != IIRC && VReg.isVirtual()) {</td>
    <td class="lineNumber">397</td>
    <td class="codeline">    if (OpRC && IIRC && OpRC != IIRC && VReg.isVirtual()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">398</td>
    <td class="codeline">      Register NewVReg = MRI->createVirtualRegister(IIRC);</td>
    <td class="lineNumber">398</td>
    <td class="codeline">      Register NewVReg = MRI->createVirtualRegister(IIRC);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">399</td>
    <td class="codeline">      BuildMI(*MBB, InsertPos, Op.getNode()->getDebugLoc(),</td>
    <td class="lineNumber">399</td>
    <td class="codeline">      BuildMI(*MBB, InsertPos, Op.getNode()->getDebugLoc(),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">400</td>
    <td class="codeline">               TII->get(TargetOpcode::COPY), NewVReg).addReg(VReg);</td>
    <td class="lineNumber">400</td>
    <td class="codeline">               TII->get(TargetOpcode::COPY), NewVReg).addReg(VReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">401</td>
    <td class="codeline">      VReg = NewVReg;</td>
    <td class="lineNumber">401</td>
    <td class="codeline">      VReg = NewVReg;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">402</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">402</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">403</td>
    <td class="codeline">    // Turn additional physreg operands into implicit uses on non-variadic</td>
    <td class="lineNumber">403</td>
    <td class="codeline">    // Turn additional physreg operands into implicit uses on non-variadic</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">404</td>
    <td class="codeline">    // instructions. This is used by call and return instructions passing</td>
    <td class="lineNumber">404</td>
    <td class="codeline">    // instructions. This is used by call and return instructions passing</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">405</td>
    <td class="codeline">    // arguments in registers.</td>
    <td class="lineNumber">405</td>
    <td class="codeline">    // arguments in registers.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">406</td>
    <td class="codeline">    bool Imp = II && (IIOpNum >= II->getNumOperands() && !II->isVariadic());</td>
    <td class="lineNumber">406</td>
    <td class="codeline">    bool Imp = II && (IIOpNum >= II->getNumOperands() && !II->isVariadic());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">407</td>
    <td class="codeline">    MIB.addReg(VReg, getImplRegState(Imp));</td>
    <td class="lineNumber">407</td>
    <td class="codeline">    MIB.addReg(VReg, getImplRegState(Imp));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">408</td>
    <td class="codeline">  } else if (RegisterMaskSDNode *RM = dyn_cast<RegisterMaskSDNode>(Op)) {</td>
    <td class="lineNumber">408</td>
    <td class="codeline">  } else if (RegisterMaskSDNode *RM = dyn_cast<RegisterMaskSDNode>(Op)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">409</td>
    <td class="codeline">    MIB.addRegMask(RM->getRegMask());</td>
    <td class="lineNumber">409</td>
    <td class="codeline">    MIB.addRegMask(RM->getRegMask());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">410</td>
    <td class="codeline">  } else if (GlobalAddressSDNode *TGA = dyn_cast<GlobalAddressSDNode>(Op)) {</td>
    <td class="lineNumber">410</td>
    <td class="codeline">  } else if (GlobalAddressSDNode *TGA = dyn_cast<GlobalAddressSDNode>(Op)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">411</td>
    <td class="codeline">    MIB.addGlobalAddress(TGA->getGlobal(), TGA->getOffset(),</td>
    <td class="lineNumber">411</td>
    <td class="codeline">    MIB.addGlobalAddress(TGA->getGlobal(), TGA->getOffset(),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">412</td>
    <td class="codeline">                         TGA->getTargetFlags());</td>
    <td class="lineNumber">412</td>
    <td class="codeline">                         TGA->getTargetFlags());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">413</td>
    <td class="codeline">  } else if (BasicBlockSDNode *BBNode = dyn_cast<BasicBlockSDNode>(Op)) {</td>
    <td class="lineNumber">413</td>
    <td class="codeline">  } else if (BasicBlockSDNode *BBNode = dyn_cast<BasicBlockSDNode>(Op)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">414</td>
    <td class="codeline">    MIB.addMBB(BBNode->getBasicBlock());</td>
    <td class="lineNumber">414</td>
    <td class="codeline">    MIB.addMBB(BBNode->getBasicBlock());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">415</td>
    <td class="codeline">  } else if (FrameIndexSDNode *FI = dyn_cast<FrameIndexSDNode>(Op)) {</td>
    <td class="lineNumber">415</td>
    <td class="codeline">  } else if (FrameIndexSDNode *FI = dyn_cast<FrameIndexSDNode>(Op)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">416</td>
    <td class="codeline">    MIB.addFrameIndex(FI->getIndex());</td>
    <td class="lineNumber">416</td>
    <td class="codeline">    MIB.addFrameIndex(FI->getIndex());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">417</td>
    <td class="codeline">  } else if (JumpTableSDNode *JT = dyn_cast<JumpTableSDNode>(Op)) {</td>
    <td class="lineNumber">417</td>
    <td class="codeline">  } else if (JumpTableSDNode *JT = dyn_cast<JumpTableSDNode>(Op)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">418</td>
    <td class="codeline">    MIB.addJumpTableIndex(JT->getIndex(), JT->getTargetFlags());</td>
    <td class="lineNumber">418</td>
    <td class="codeline">    MIB.addJumpTableIndex(JT->getIndex(), JT->getTargetFlags());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">419</td>
    <td class="codeline">  } else if (ConstantPoolSDNode *CP = dyn_cast<ConstantPoolSDNode>(Op)) {</td>
    <td class="lineNumber">419</td>
    <td class="codeline">  } else if (ConstantPoolSDNode *CP = dyn_cast<ConstantPoolSDNode>(Op)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">420</td>
    <td class="codeline">    int Offset = CP->getOffset();</td>
    <td class="lineNumber">420</td>
    <td class="codeline">    int Offset = CP->getOffset();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">421</td>
    <td class="codeline">    Align Alignment = CP->getAlign();</td>
    <td class="lineNumber">421</td>
    <td class="codeline">    Align Alignment = CP->getAlign();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">422</td>
    <td class="codeline"></td>
    <td class="lineNumber">422</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">423</td>
    <td class="codeline">    unsigned Idx;</td>
    <td class="lineNumber">423</td>
    <td class="codeline">    unsigned Idx;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">424</td>
    <td class="codeline">    MachineConstantPool *MCP = MF->getConstantPool();</td>
    <td class="lineNumber">424</td>
    <td class="codeline">    MachineConstantPool *MCP = MF->getConstantPool();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">425</td>
    <td class="codeline">    if (CP->isMachineConstantPoolEntry())</td>
    <td class="lineNumber">425</td>
    <td class="codeline">    if (CP->isMachineConstantPoolEntry())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">426</td>
    <td class="codeline">      Idx = MCP->getConstantPoolIndex(CP->getMachineCPVal(), Alignment);</td>
    <td class="lineNumber">426</td>
    <td class="codeline">      Idx = MCP->getConstantPoolIndex(CP->getMachineCPVal(), Alignment);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">427</td>
    <td class="codeline">    else</td>
    <td class="lineNumber">427</td>
    <td class="codeline">    else</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">428</td>
    <td class="codeline">      Idx = MCP->getConstantPoolIndex(CP->getConstVal(), Alignment);</td>
    <td class="lineNumber">428</td>
    <td class="codeline">      Idx = MCP->getConstantPoolIndex(CP->getConstVal(), Alignment);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">429</td>
    <td class="codeline">    MIB.addConstantPoolIndex(Idx, Offset, CP->getTargetFlags());</td>
    <td class="lineNumber">429</td>
    <td class="codeline">    MIB.addConstantPoolIndex(Idx, Offset, CP->getTargetFlags());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">430</td>
    <td class="codeline">  } else if (ExternalSymbolSDNode *ES = dyn_cast<ExternalSymbolSDNode>(Op)) {</td>
    <td class="lineNumber">430</td>
    <td class="codeline">  } else if (ExternalSymbolSDNode *ES = dyn_cast<ExternalSymbolSDNode>(Op)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">431</td>
    <td class="codeline">    MIB.addExternalSymbol(ES->getSymbol(), ES->getTargetFlags());</td>
    <td class="lineNumber">431</td>
    <td class="codeline">    MIB.addExternalSymbol(ES->getSymbol(), ES->getTargetFlags());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">432</td>
    <td class="codeline">  } else if (auto *SymNode = dyn_cast<MCSymbolSDNode>(Op)) {</td>
    <td class="lineNumber">432</td>
    <td class="codeline">  } else if (auto *SymNode = dyn_cast<MCSymbolSDNode>(Op)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">433</td>
    <td class="codeline">    MIB.addSym(SymNode->getMCSymbol());</td>
    <td class="lineNumber">433</td>
    <td class="codeline">    MIB.addSym(SymNode->getMCSymbol());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">434</td>
    <td class="codeline">  } else if (BlockAddressSDNode *BA = dyn_cast<BlockAddressSDNode>(Op)) {</td>
    <td class="lineNumber">434</td>
    <td class="codeline">  } else if (BlockAddressSDNode *BA = dyn_cast<BlockAddressSDNode>(Op)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">435</td>
    <td class="codeline">    MIB.addBlockAddress(BA->getBlockAddress(),</td>
    <td class="lineNumber">435</td>
    <td class="codeline">    MIB.addBlockAddress(BA->getBlockAddress(),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">436</td>
    <td class="codeline">                        BA->getOffset(),</td>
    <td class="lineNumber">436</td>
    <td class="codeline">                        BA->getOffset(),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">437</td>
    <td class="codeline">                        BA->getTargetFlags());</td>
    <td class="lineNumber">437</td>
    <td class="codeline">                        BA->getTargetFlags());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">438</td>
    <td class="codeline">  } else if (TargetIndexSDNode *TI = dyn_cast<TargetIndexSDNode>(Op)) {</td>
    <td class="lineNumber">438</td>
    <td class="codeline">  } else if (TargetIndexSDNode *TI = dyn_cast<TargetIndexSDNode>(Op)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">439</td>
    <td class="codeline">    MIB.addTargetIndex(TI->getIndex(), TI->getOffset(), TI->getTargetFlags());</td>
    <td class="lineNumber">439</td>
    <td class="codeline">    MIB.addTargetIndex(TI->getIndex(), TI->getOffset(), TI->getTargetFlags());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">440</td>
    <td class="codeline">  } else {</td>
    <td class="lineNumber">440</td>
    <td class="codeline">  } else {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">441</td>
    <td class="codeline">    assert(Op.getValueType() != MVT::Other &&</td>
    <td class="lineNumber">441</td>
    <td class="codeline">    assert(Op.getValueType() != MVT::Other &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">442</td>
    <td class="codeline">           Op.getValueType() != MVT::Glue &&</td>
    <td class="lineNumber">442</td>
    <td class="codeline">           Op.getValueType() != MVT::Glue &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">443</td>
    <td class="codeline">           "Chain and glue operands should occur at end of operand list!");</td>
    <td class="lineNumber">443</td>
    <td class="codeline">           "Chain and glue operands should occur at end of operand list!");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">444</td>
    <td class="codeline">    AddRegisterOperand(MIB, Op, IIOpNum, II, VRBaseMap,</td>
    <td class="lineNumber">444</td>
    <td class="codeline">    AddRegisterOperand(MIB, Op, IIOpNum, II, VRBaseMap,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">445</td>
    <td class="codeline">                       IsDebug, IsClone, IsCloned);</td>
    <td class="lineNumber">445</td>
    <td class="codeline">                       IsDebug, IsClone, IsCloned);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">446</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">446</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">447</td>
    <td class="codeline">}</td>
    <td class="lineNumber">447</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">448</td>
    <td class="codeline"></td>
    <td class="lineNumber">448</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">449</td>
    <td class="codeline">Register InstrEmitter::ConstrainForSubReg(Register VReg, unsigned SubIdx,</td>
    <td class="lineNumber">449</td>
    <td class="codeline">Register InstrEmitter::ConstrainForSubReg(Register VReg, unsigned SubIdx,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">450</td>
    <td class="codeline">                                          MVT VT, bool isDivergent, const DebugLoc &DL) {</td>
    <td class="lineNumber">450</td>
    <td class="codeline">                                          MVT VT, bool isDivergent, const DebugLoc &DL) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">451</td>
    <td class="codeline">  const TargetRegisterClass *VRC = MRI->getRegClass(VReg);</td>
    <td class="lineNumber">451</td>
    <td class="codeline">  const TargetRegisterClass *VRC = MRI->getRegClass(VReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">452</td>
    <td class="codeline">  const TargetRegisterClass *RC = TRI->getSubClassWithSubReg(VRC, SubIdx);</td>
    <td class="lineNumber">452</td>
    <td class="codeline">  const TargetRegisterClass *RC = TRI->getSubClassWithSubReg(VRC, SubIdx);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">453</td>
    <td class="codeline"></td>
    <td class="lineNumber">453</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">454</td>
    <td class="codeline">  // RC is a sub-class of VRC that supports SubIdx.  Try to constrain VReg</td>
    <td class="lineNumber">454</td>
    <td class="codeline">  // RC is a sub-class of VRC that supports SubIdx.  Try to constrain VReg</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">455</td>
    <td class="codeline">  // within reason.</td>
    <td class="lineNumber">455</td>
    <td class="codeline">  // within reason.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">456</td>
    <td class="codeline">  if (RC && RC != VRC)</td>
    <td class="lineNumber">456</td>
    <td class="codeline">  if (RC && RC != VRC)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">457</td>
    <td class="codeline">    RC = MRI->constrainRegClass(VReg, RC, MinRCSize);</td>
    <td class="lineNumber">457</td>
    <td class="codeline">    RC = MRI->constrainRegClass(VReg, RC, MinRCSize);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">458</td>
    <td class="codeline"></td>
    <td class="lineNumber">458</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">459</td>
    <td class="codeline">  // VReg has been adjusted.  It can be used with SubIdx operands now.</td>
    <td class="lineNumber">459</td>
    <td class="codeline">  // VReg has been adjusted.  It can be used with SubIdx operands now.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">460</td>
    <td class="codeline">  if (RC)</td>
    <td class="lineNumber">460</td>
    <td class="codeline">  if (RC)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">461</td>
    <td class="codeline">    return VReg;</td>
    <td class="lineNumber">461</td>
    <td class="codeline">    return VReg;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">462</td>
    <td class="codeline"></td>
    <td class="lineNumber">462</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">463</td>
    <td class="codeline">  // VReg couldn't be reasonably constrained.  Emit a COPY to a new virtual</td>
    <td class="lineNumber">463</td>
    <td class="codeline">  // VReg couldn't be reasonably constrained.  Emit a COPY to a new virtual</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">464</td>
    <td class="codeline">  // register instead.</td>
    <td class="lineNumber">464</td>
    <td class="codeline">  // register instead.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">465</td>
    <td class="codeline">  RC = TRI->getSubClassWithSubReg(TLI->getRegClassFor(VT, isDivergent), SubIdx);</td>
    <td class="lineNumber">465</td>
    <td class="codeline">  RC = TRI->getSubClassWithSubReg(TLI->getRegClassFor(VT, isDivergent), SubIdx);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">466</td>
    <td class="codeline">  assert(RC && "No legal register class for VT supports that SubIdx");</td>
    <td class="lineNumber">466</td>
    <td class="codeline">  assert(RC && "No legal register class for VT supports that SubIdx");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">467</td>
    <td class="codeline">  Register NewReg = MRI->createVirtualRegister(RC);</td>
    <td class="lineNumber">467</td>
    <td class="codeline">  Register NewReg = MRI->createVirtualRegister(RC);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">468</td>
    <td class="codeline">  BuildMI(*MBB, InsertPos, DL, TII->get(TargetOpcode::COPY), NewReg)</td>
    <td class="lineNumber">468</td>
    <td class="codeline">  BuildMI(*MBB, InsertPos, DL, TII->get(TargetOpcode::COPY), NewReg)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">469</td>
    <td class="codeline">    .addReg(VReg);</td>
    <td class="lineNumber">469</td>
    <td class="codeline">    .addReg(VReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">470</td>
    <td class="codeline">  return NewReg;</td>
    <td class="lineNumber">470</td>
    <td class="codeline">  return NewReg;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">471</td>
    <td class="codeline">}</td>
    <td class="lineNumber">471</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">472</td>
    <td class="codeline"></td>
    <td class="lineNumber">472</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">473</td>
    <td class="codeline">/// EmitSubregNode - Generate machine code for subreg nodes.</td>
    <td class="lineNumber">473</td>
    <td class="codeline">/// EmitSubregNode - Generate machine code for subreg nodes.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">474</td>
    <td class="codeline">///</td>
    <td class="lineNumber">474</td>
    <td class="codeline">///</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">475</td>
    <td class="codeline">void InstrEmitter::EmitSubregNode(SDNode *Node,</td>
    <td class="lineNumber">475</td>
    <td class="codeline">void InstrEmitter::EmitSubregNode(SDNode *Node,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">476</td>
    <td class="codeline">                                  DenseMap<SDValue, Register> &VRBaseMap,</td>
    <td class="lineNumber">476</td>
    <td class="codeline">                                  DenseMap<SDValue, Register> &VRBaseMap,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">477</td>
    <td class="codeline">                                  bool IsClone, bool IsCloned) {</td>
    <td class="lineNumber">477</td>
    <td class="codeline">                                  bool IsClone, bool IsCloned) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">478</td>
    <td class="codeline">  Register VRBase;</td>
    <td class="lineNumber">478</td>
    <td class="codeline">  Register VRBase;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">479</td>
    <td class="codeline">  unsigned Opc = Node->getMachineOpcode();</td>
    <td class="lineNumber">479</td>
    <td class="codeline">  unsigned Opc = Node->getMachineOpcode();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">480</td>
    <td class="codeline"></td>
    <td class="lineNumber">480</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">481</td>
    <td class="codeline">  // If the node is only used by a CopyToReg and the dest reg is a vreg, use</td>
    <td class="lineNumber">481</td>
    <td class="codeline">  // If the node is only used by a CopyToReg and the dest reg is a vreg, use</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">482</td>
    <td class="codeline">  // the CopyToReg'd destination register instead of creating a new vreg.</td>
    <td class="lineNumber">482</td>
    <td class="codeline">  // the CopyToReg'd destination register instead of creating a new vreg.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">483</td>
    <td class="codeline">  for (SDNode *User : Node->uses()) {</td>
    <td class="lineNumber">483</td>
    <td class="codeline">  for (SDNode *User : Node->uses()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">484</td>
    <td class="codeline">    if (User->getOpcode() == ISD::CopyToReg &&</td>
    <td class="lineNumber">484</td>
    <td class="codeline">    if (User->getOpcode() == ISD::CopyToReg &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">485</td>
    <td class="codeline">        User->getOperand(2).getNode() == Node) {</td>
    <td class="lineNumber">485</td>
    <td class="codeline">        User->getOperand(2).getNode() == Node) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">486</td>
    <td class="codeline">      Register DestReg = cast<RegisterSDNode>(User->getOperand(1))->getReg();</td>
    <td class="lineNumber">486</td>
    <td class="codeline">      Register DestReg = cast<RegisterSDNode>(User->getOperand(1))->getReg();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">487</td>
    <td class="codeline">      if (DestReg.isVirtual()) {</td>
    <td class="lineNumber">487</td>
    <td class="codeline">      if (DestReg.isVirtual()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">488</td>
    <td class="codeline">        VRBase = DestReg;</td>
    <td class="lineNumber">488</td>
    <td class="codeline">        VRBase = DestReg;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">489</td>
    <td class="codeline">        break;</td>
    <td class="lineNumber">489</td>
    <td class="codeline">        break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">490</td>
    <td class="codeline">      }</td>
    <td class="lineNumber">490</td>
    <td class="codeline">      }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">491</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">491</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">492</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">492</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">493</td>
    <td class="codeline"></td>
    <td class="lineNumber">493</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">494</td>
    <td class="codeline">  if (Opc == TargetOpcode::EXTRACT_SUBREG) {</td>
    <td class="lineNumber">494</td>
    <td class="codeline">  if (Opc == TargetOpcode::EXTRACT_SUBREG) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">495</td>
    <td class="codeline">    // EXTRACT_SUBREG is lowered as %dst = COPY %src:sub.  There are no</td>
    <td class="lineNumber">495</td>
    <td class="codeline">    // EXTRACT_SUBREG is lowered as %dst = COPY %src:sub.  There are no</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">496</td>
    <td class="codeline">    // constraints on the %dst register, COPY can target all legal register</td>
    <td class="lineNumber">496</td>
    <td class="codeline">    // constraints on the %dst register, COPY can target all legal register</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">497</td>
    <td class="codeline">    // classes.</td>
    <td class="lineNumber">497</td>
    <td class="codeline">    // classes.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">498</td>
    <td class="codeline">    unsigned SubIdx = cast<ConstantSDNode>(Node->getOperand(1))->getZExtValue();</td>
    <td class="lineNumber">498</td>
    <td class="codeline">    unsigned SubIdx = cast<ConstantSDNode>(Node->getOperand(1))->getZExtValue();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">499</td>
    <td class="codeline">    const TargetRegisterClass *TRC =</td>
    <td class="lineNumber">499</td>
    <td class="codeline">    const TargetRegisterClass *TRC =</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">500</td>
    <td class="codeline">      TLI->getRegClassFor(Node->getSimpleValueType(0), Node->isDivergent());</td>
    <td class="lineNumber">500</td>
    <td class="codeline">      TLI->getRegClassFor(Node->getSimpleValueType(0), Node->isDivergent());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">501</td>
    <td class="codeline"></td>
    <td class="lineNumber">501</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">502</td>
    <td class="codeline">    Register Reg;</td>
    <td class="lineNumber">502</td>
    <td class="codeline">    Register Reg;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">503</td>
    <td class="codeline">    MachineInstr *DefMI;</td>
    <td class="lineNumber">503</td>
    <td class="codeline">    MachineInstr *DefMI;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">504</td>
    <td class="codeline">    RegisterSDNode *R = dyn_cast<RegisterSDNode>(Node->getOperand(0));</td>
    <td class="lineNumber">504</td>
    <td class="codeline">    RegisterSDNode *R = dyn_cast<RegisterSDNode>(Node->getOperand(0));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">505</td>
    <td class="codeline">    if (R && R->getReg().isPhysical()) {</td>
    <td class="lineNumber">505</td>
    <td class="codeline">    if (R && R->getReg().isPhysical()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">506</td>
    <td class="codeline">      Reg = R->getReg();</td>
    <td class="lineNumber">506</td>
    <td class="codeline">      Reg = R->getReg();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">507</td>
    <td class="codeline">      DefMI = nullptr;</td>
    <td class="lineNumber">507</td>
    <td class="codeline">      DefMI = nullptr;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">508</td>
    <td class="codeline">    } else {</td>
    <td class="lineNumber">508</td>
    <td class="codeline">    } else {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">509</td>
    <td class="codeline">      Reg = R ? R->getReg() : getVR(Node->getOperand(0), VRBaseMap);</td>
    <td class="lineNumber">509</td>
    <td class="codeline">      Reg = R ? R->getReg() : getVR(Node->getOperand(0), VRBaseMap);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">510</td>
    <td class="codeline">      DefMI = MRI->getVRegDef(Reg);</td>
    <td class="lineNumber">510</td>
    <td class="codeline">      DefMI = MRI->getVRegDef(Reg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">511</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">511</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">512</td>
    <td class="codeline"></td>
    <td class="lineNumber">512</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">513</td>
    <td class="codeline">    Register SrcReg, DstReg;</td>
    <td class="lineNumber">513</td>
    <td class="codeline">    Register SrcReg, DstReg;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">514</td>
    <td class="codeline">    unsigned DefSubIdx;</td>
    <td class="lineNumber">514</td>
    <td class="codeline">    unsigned DefSubIdx;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">515</td>
    <td class="codeline">    if (DefMI &&</td>
    <td class="lineNumber">515</td>
    <td class="codeline">    if (DefMI &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">516</td>
    <td class="codeline">        TII->isCoalescableExtInstr(*DefMI, SrcReg, DstReg, DefSubIdx) &&</td>
    <td class="lineNumber">516</td>
    <td class="codeline">        TII->isCoalescableExtInstr(*DefMI, SrcReg, DstReg, DefSubIdx) &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">517</td>
    <td class="codeline">        SubIdx == DefSubIdx &&</td>
    <td class="lineNumber">517</td>
    <td class="codeline">        SubIdx == DefSubIdx &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">518</td>
    <td class="codeline">        TRC == MRI->getRegClass(SrcReg)) {</td>
    <td class="lineNumber">518</td>
    <td class="codeline">        TRC == MRI->getRegClass(SrcReg)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">519</td>
    <td class="codeline">      // Optimize these:</td>
    <td class="lineNumber">519</td>
    <td class="codeline">      // Optimize these:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">520</td>
    <td class="codeline">      // r1025 = s/zext r1024, 4</td>
    <td class="lineNumber">520</td>
    <td class="codeline">      // r1025 = s/zext r1024, 4</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">521</td>
    <td class="codeline">      // r1026 = extract_subreg r1025, 4</td>
    <td class="lineNumber">521</td>
    <td class="codeline">      // r1026 = extract_subreg r1025, 4</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">522</td>
    <td class="codeline">      // to a copy</td>
    <td class="lineNumber">522</td>
    <td class="codeline">      // to a copy</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">523</td>
    <td class="codeline">      // r1026 = copy r1024</td>
    <td class="lineNumber">523</td>
    <td class="codeline">      // r1026 = copy r1024</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">524</td>
    <td class="codeline">      VRBase = MRI->createVirtualRegister(TRC);</td>
    <td class="lineNumber">524</td>
    <td class="codeline">      VRBase = MRI->createVirtualRegister(TRC);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">525</td>
    <td class="codeline">      BuildMI(*MBB, InsertPos, Node->getDebugLoc(),</td>
    <td class="lineNumber">525</td>
    <td class="codeline">      BuildMI(*MBB, InsertPos, Node->getDebugLoc(),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">526</td>
    <td class="codeline">              TII->get(TargetOpcode::COPY), VRBase).addReg(SrcReg);</td>
    <td class="lineNumber">526</td>
    <td class="codeline">              TII->get(TargetOpcode::COPY), VRBase).addReg(SrcReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">527</td>
    <td class="codeline">      MRI->clearKillFlags(SrcReg);</td>
    <td class="lineNumber">527</td>
    <td class="codeline">      MRI->clearKillFlags(SrcReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">528</td>
    <td class="codeline">    } else {</td>
    <td class="lineNumber">528</td>
    <td class="codeline">    } else {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">529</td>
    <td class="codeline">      // Reg may not support a SubIdx sub-register, and we may need to</td>
    <td class="lineNumber">529</td>
    <td class="codeline">      // Reg may not support a SubIdx sub-register, and we may need to</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">530</td>
    <td class="codeline">      // constrain its register class or issue a COPY to a compatible register</td>
    <td class="lineNumber">530</td>
    <td class="codeline">      // constrain its register class or issue a COPY to a compatible register</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">531</td>
    <td class="codeline">      // class.</td>
    <td class="lineNumber">531</td>
    <td class="codeline">      // class.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">532</td>
    <td class="codeline">      if (Reg.isVirtual())</td>
    <td class="lineNumber">532</td>
    <td class="codeline">      if (Reg.isVirtual())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">533</td>
    <td class="codeline">        Reg = ConstrainForSubReg(Reg, SubIdx,</td>
    <td class="lineNumber">533</td>
    <td class="codeline">        Reg = ConstrainForSubReg(Reg, SubIdx,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">534</td>
    <td class="codeline">                                 Node->getOperand(0).getSimpleValueType(),</td>
    <td class="lineNumber">534</td>
    <td class="codeline">                                 Node->getOperand(0).getSimpleValueType(),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">535</td>
    <td class="codeline">                                 Node->isDivergent(), Node->getDebugLoc());</td>
    <td class="lineNumber">535</td>
    <td class="codeline">                                 Node->isDivergent(), Node->getDebugLoc());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">536</td>
    <td class="codeline">      // Create the destreg if it is missing.</td>
    <td class="lineNumber">536</td>
    <td class="codeline">      // Create the destreg if it is missing.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">537</td>
    <td class="codeline">      if (!VRBase)</td>
    <td class="lineNumber">537</td>
    <td class="codeline">      if (!VRBase)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">538</td>
    <td class="codeline">        VRBase = MRI->createVirtualRegister(TRC);</td>
    <td class="lineNumber">538</td>
    <td class="codeline">        VRBase = MRI->createVirtualRegister(TRC);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">539</td>
    <td class="codeline"></td>
    <td class="lineNumber">539</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">540</td>
    <td class="codeline">      // Create the extract_subreg machine instruction.</td>
    <td class="lineNumber">540</td>
    <td class="codeline">      // Create the extract_subreg machine instruction.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">541</td>
    <td class="codeline">      MachineInstrBuilder CopyMI =</td>
    <td class="lineNumber">541</td>
    <td class="codeline">      MachineInstrBuilder CopyMI =</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">542</td>
    <td class="codeline">          BuildMI(*MBB, InsertPos, Node->getDebugLoc(),</td>
    <td class="lineNumber">542</td>
    <td class="codeline">          BuildMI(*MBB, InsertPos, Node->getDebugLoc(),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">543</td>
    <td class="codeline">                  TII->get(TargetOpcode::COPY), VRBase);</td>
    <td class="lineNumber">543</td>
    <td class="codeline">                  TII->get(TargetOpcode::COPY), VRBase);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">544</td>
    <td class="codeline">      if (Reg.isVirtual())</td>
    <td class="lineNumber">544</td>
    <td class="codeline">      if (Reg.isVirtual())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">545</td>
    <td class="codeline">        CopyMI.addReg(Reg, 0, SubIdx);</td>
    <td class="lineNumber">545</td>
    <td class="codeline">        CopyMI.addReg(Reg, 0, SubIdx);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">546</td>
    <td class="codeline">      else</td>
    <td class="lineNumber">546</td>
    <td class="codeline">      else</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">547</td>
    <td class="codeline">        CopyMI.addReg(TRI->getSubReg(Reg, SubIdx));</td>
    <td class="lineNumber">547</td>
    <td class="codeline">        CopyMI.addReg(TRI->getSubReg(Reg, SubIdx));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">548</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">548</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">549</td>
    <td class="codeline">  } else if (Opc == TargetOpcode::INSERT_SUBREG ||</td>
    <td class="lineNumber">549</td>
    <td class="codeline">  } else if (Opc == TargetOpcode::INSERT_SUBREG ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">550</td>
    <td class="codeline">             Opc == TargetOpcode::SUBREG_TO_REG) {</td>
    <td class="lineNumber">550</td>
    <td class="codeline">             Opc == TargetOpcode::SUBREG_TO_REG) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">551</td>
    <td class="codeline">    SDValue N0 = Node->getOperand(0);</td>
    <td class="lineNumber">551</td>
    <td class="codeline">    SDValue N0 = Node->getOperand(0);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">552</td>
    <td class="codeline">    SDValue N1 = Node->getOperand(1);</td>
    <td class="lineNumber">552</td>
    <td class="codeline">    SDValue N1 = Node->getOperand(1);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">553</td>
    <td class="codeline">    SDValue N2 = Node->getOperand(2);</td>
    <td class="lineNumber">553</td>
    <td class="codeline">    SDValue N2 = Node->getOperand(2);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">554</td>
    <td class="codeline">    unsigned SubIdx = cast<ConstantSDNode>(N2)->getZExtValue();</td>
    <td class="lineNumber">554</td>
    <td class="codeline">    unsigned SubIdx = cast<ConstantSDNode>(N2)->getZExtValue();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">555</td>
    <td class="codeline"></td>
    <td class="lineNumber">555</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">556</td>
    <td class="codeline">    // Figure out the register class to create for the destreg.  It should be</td>
    <td class="lineNumber">556</td>
    <td class="codeline">    // Figure out the register class to create for the destreg.  It should be</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">557</td>
    <td class="codeline">    // the largest legal register class supporting SubIdx sub-registers.</td>
    <td class="lineNumber">557</td>
    <td class="codeline">    // the largest legal register class supporting SubIdx sub-registers.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">558</td>
    <td class="codeline">    // RegisterCoalescer will constrain it further if it decides to eliminate</td>
    <td class="lineNumber">558</td>
    <td class="codeline">    // RegisterCoalescer will constrain it further if it decides to eliminate</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">559</td>
    <td class="codeline">    // the INSERT_SUBREG instruction.</td>
    <td class="lineNumber">559</td>
    <td class="codeline">    // the INSERT_SUBREG instruction.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">560</td>
    <td class="codeline">    //</td>
    <td class="lineNumber">560</td>
    <td class="codeline">    //</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">561</td>
    <td class="codeline">    //   %dst = INSERT_SUBREG %src, %sub, SubIdx</td>
    <td class="lineNumber">561</td>
    <td class="codeline">    //   %dst = INSERT_SUBREG %src, %sub, SubIdx</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">562</td>
    <td class="codeline">    //</td>
    <td class="lineNumber">562</td>
    <td class="codeline">    //</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">563</td>
    <td class="codeline">    // is lowered by TwoAddressInstructionPass to:</td>
    <td class="lineNumber">563</td>
    <td class="codeline">    // is lowered by TwoAddressInstructionPass to:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">564</td>
    <td class="codeline">    //</td>
    <td class="lineNumber">564</td>
    <td class="codeline">    //</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">565</td>
    <td class="codeline">    //   %dst = COPY %src</td>
    <td class="lineNumber">565</td>
    <td class="codeline">    //   %dst = COPY %src</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">566</td>
    <td class="codeline">    //   %dst:SubIdx = COPY %sub</td>
    <td class="lineNumber">566</td>
    <td class="codeline">    //   %dst:SubIdx = COPY %sub</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">567</td>
    <td class="codeline">    //</td>
    <td class="lineNumber">567</td>
    <td class="codeline">    //</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">568</td>
    <td class="codeline">    // There is no constraint on the %src register class.</td>
    <td class="lineNumber">568</td>
    <td class="codeline">    // There is no constraint on the %src register class.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">569</td>
    <td class="codeline">    //</td>
    <td class="lineNumber">569</td>
    <td class="codeline">    //</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">570</td>
    <td class="codeline">    const TargetRegisterClass *SRC =</td>
    <td class="lineNumber">570</td>
    <td class="codeline">    const TargetRegisterClass *SRC =</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">571</td>
    <td class="codeline">        TLI->getRegClassFor(Node->getSimpleValueType(0), Node->isDivergent());</td>
    <td class="lineNumber">571</td>
    <td class="codeline">        TLI->getRegClassFor(Node->getSimpleValueType(0), Node->isDivergent());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">572</td>
    <td class="codeline">    SRC = TRI->getSubClassWithSubReg(SRC, SubIdx);</td>
    <td class="lineNumber">572</td>
    <td class="codeline">    SRC = TRI->getSubClassWithSubReg(SRC, SubIdx);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">573</td>
    <td class="codeline">    assert(SRC && "No register class supports VT and SubIdx for INSERT_SUBREG");</td>
    <td class="lineNumber">573</td>
    <td class="codeline">    assert(SRC && "No register class supports VT and SubIdx for INSERT_SUBREG");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">574</td>
    <td class="codeline"></td>
    <td class="lineNumber">574</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">575</td>
    <td class="codeline">    if (VRBase == 0 || !SRC->hasSubClassEq(MRI->getRegClass(VRBase)))</td>
    <td class="lineNumber">575</td>
    <td class="codeline">    if (VRBase == 0 || !SRC->hasSubClassEq(MRI->getRegClass(VRBase)))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">576</td>
    <td class="codeline">      VRBase = MRI->createVirtualRegister(SRC);</td>
    <td class="lineNumber">576</td>
    <td class="codeline">      VRBase = MRI->createVirtualRegister(SRC);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">577</td>
    <td class="codeline"></td>
    <td class="lineNumber">577</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">578</td>
    <td class="codeline">    // Create the insert_subreg or subreg_to_reg machine instruction.</td>
    <td class="lineNumber">578</td>
    <td class="codeline">    // Create the insert_subreg or subreg_to_reg machine instruction.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">579</td>
    <td class="codeline">    MachineInstrBuilder MIB =</td>
    <td class="lineNumber">579</td>
    <td class="codeline">    MachineInstrBuilder MIB =</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">580</td>
    <td class="codeline">      BuildMI(*MF, Node->getDebugLoc(), TII->get(Opc), VRBase);</td>
    <td class="lineNumber">580</td>
    <td class="codeline">      BuildMI(*MF, Node->getDebugLoc(), TII->get(Opc), VRBase);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">581</td>
    <td class="codeline"></td>
    <td class="lineNumber">581</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">582</td>
    <td class="codeline">    // If creating a subreg_to_reg, then the first input operand</td>
    <td class="lineNumber">582</td>
    <td class="codeline">    // If creating a subreg_to_reg, then the first input operand</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">583</td>
    <td class="codeline">    // is an implicit value immediate, otherwise it's a register</td>
    <td class="lineNumber">583</td>
    <td class="codeline">    // is an implicit value immediate, otherwise it's a register</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">584</td>
    <td class="codeline">    if (Opc == TargetOpcode::SUBREG_TO_REG) {</td>
    <td class="lineNumber">584</td>
    <td class="codeline">    if (Opc == TargetOpcode::SUBREG_TO_REG) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">585</td>
    <td class="codeline">      const ConstantSDNode *SD = cast<ConstantSDNode>(N0);</td>
    <td class="lineNumber">585</td>
    <td class="codeline">      const ConstantSDNode *SD = cast<ConstantSDNode>(N0);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">586</td>
    <td class="codeline">      MIB.addImm(SD->getZExtValue());</td>
    <td class="lineNumber">586</td>
    <td class="codeline">      MIB.addImm(SD->getZExtValue());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">587</td>
    <td class="codeline">    } else</td>
    <td class="lineNumber">587</td>
    <td class="codeline">    } else</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">588</td>
    <td class="codeline">      AddOperand(MIB, N0, 0, nullptr, VRBaseMap, /*IsDebug=*/false,</td>
    <td class="lineNumber">588</td>
    <td class="codeline">      AddOperand(MIB, N0, 0, nullptr, VRBaseMap, /*IsDebug=*/false,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">589</td>
    <td class="codeline">                 IsClone, IsCloned);</td>
    <td class="lineNumber">589</td>
    <td class="codeline">                 IsClone, IsCloned);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">590</td>
    <td class="codeline">    // Add the subregister being inserted</td>
    <td class="lineNumber">590</td>
    <td class="codeline">    // Add the subregister being inserted</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">591</td>
    <td class="codeline">    AddOperand(MIB, N1, 0, nullptr, VRBaseMap, /*IsDebug=*/false,</td>
    <td class="lineNumber">591</td>
    <td class="codeline">    AddOperand(MIB, N1, 0, nullptr, VRBaseMap, /*IsDebug=*/false,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">592</td>
    <td class="codeline">               IsClone, IsCloned);</td>
    <td class="lineNumber">592</td>
    <td class="codeline">               IsClone, IsCloned);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">593</td>
    <td class="codeline">    MIB.addImm(SubIdx);</td>
    <td class="lineNumber">593</td>
    <td class="codeline">    MIB.addImm(SubIdx);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">594</td>
    <td class="codeline">    MBB->insert(InsertPos, MIB);</td>
    <td class="lineNumber">594</td>
    <td class="codeline">    MBB->insert(InsertPos, MIB);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">595</td>
    <td class="codeline">  } else</td>
    <td class="lineNumber">595</td>
    <td class="codeline">  } else</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">596</td>
    <td class="codeline">    llvm_unreachable("Node is not insert_subreg, extract_subreg, or subreg_to_reg");</td>
    <td class="lineNumber">596</td>
    <td class="codeline">    llvm_unreachable("Node is not insert_subreg, extract_subreg, or subreg_to_reg");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">597</td>
    <td class="codeline"></td>
    <td class="lineNumber">597</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">598</td>
    <td class="codeline">  SDValue Op(Node, 0);</td>
    <td class="lineNumber">598</td>
    <td class="codeline">  SDValue Op(Node, 0);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">599</td>
    <td class="codeline">  bool isNew = VRBaseMap.insert(std::make_pair(Op, VRBase)).second;</td>
    <td class="lineNumber">599</td>
    <td class="codeline">  bool isNew = VRBaseMap.insert(std::make_pair(Op, VRBase)).second;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">600</td>
    <td class="codeline">  (void)isNew; // Silence compiler warning.</td>
    <td class="lineNumber">600</td>
    <td class="codeline">  (void)isNew; // Silence compiler warning.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">601</td>
    <td class="codeline">  assert(isNew && "Node emitted out of order - early");</td>
    <td class="lineNumber">601</td>
    <td class="codeline">  assert(isNew && "Node emitted out of order - early");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">602</td>
    <td class="codeline">}</td>
    <td class="lineNumber">602</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">603</td>
    <td class="codeline"></td>
    <td class="lineNumber">603</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">604</td>
    <td class="codeline">/// EmitCopyToRegClassNode - Generate machine code for COPY_TO_REGCLASS nodes.</td>
    <td class="lineNumber">604</td>
    <td class="codeline">/// EmitCopyToRegClassNode - Generate machine code for COPY_TO_REGCLASS nodes.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">605</td>
    <td class="codeline">/// COPY_TO_REGCLASS is just a normal copy, except that the destination</td>
    <td class="lineNumber">605</td>
    <td class="codeline">/// COPY_TO_REGCLASS is just a normal copy, except that the destination</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">606</td>
    <td class="codeline">/// register is constrained to be in a particular register class.</td>
    <td class="lineNumber">606</td>
    <td class="codeline">/// register is constrained to be in a particular register class.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">607</td>
    <td class="codeline">///</td>
    <td class="lineNumber">607</td>
    <td class="codeline">///</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">608</td>
    <td class="codeline">void</td>
    <td class="lineNumber">608</td>
    <td class="codeline">void</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">609</td>
    <td class="codeline">InstrEmitter::EmitCopyToRegClassNode(SDNode *Node,</td>
    <td class="lineNumber">609</td>
    <td class="codeline">InstrEmitter::EmitCopyToRegClassNode(SDNode *Node,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">610</td>
    <td class="codeline">                                     DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">610</td>
    <td class="codeline">                                     DenseMap<SDValue, Register> &VRBaseMap) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">611</td>
    <td class="codeline">  unsigned VReg = getVR(Node->getOperand(0), VRBaseMap);</td>
    <td class="lineNumber">611</td>
    <td class="codeline">  unsigned VReg = getVR(Node->getOperand(0), VRBaseMap);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">612</td>
    <td class="codeline"></td>
    <td class="lineNumber">612</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">613</td>
    <td class="codeline">  // Create the new VReg in the destination class and emit a copy.</td>
    <td class="lineNumber">613</td>
    <td class="codeline">  // Create the new VReg in the destination class and emit a copy.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">614</td>
    <td class="codeline">  unsigned DstRCIdx = cast<ConstantSDNode>(Node->getOperand(1))->getZExtValue();</td>
    <td class="lineNumber">614</td>
    <td class="codeline">  unsigned DstRCIdx = cast<ConstantSDNode>(Node->getOperand(1))->getZExtValue();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">615</td>
    <td class="codeline">  const TargetRegisterClass *DstRC =</td>
    <td class="lineNumber">615</td>
    <td class="codeline">  const TargetRegisterClass *DstRC =</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">616</td>
    <td class="codeline">    TRI->getAllocatableClass(TRI->getRegClass(DstRCIdx));</td>
    <td class="lineNumber">616</td>
    <td class="codeline">    TRI->getAllocatableClass(TRI->getRegClass(DstRCIdx));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">617</td>
    <td class="codeline">  Register NewVReg = MRI->createVirtualRegister(DstRC);</td>
    <td class="lineNumber">617</td>
    <td class="codeline">  Register NewVReg = MRI->createVirtualRegister(DstRC);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">618</td>
    <td class="codeline">  BuildMI(*MBB, InsertPos, Node->getDebugLoc(), TII->get(TargetOpcode::COPY),</td>
    <td class="lineNumber">618</td>
    <td class="codeline">  BuildMI(*MBB, InsertPos, Node->getDebugLoc(), TII->get(TargetOpcode::COPY),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">619</td>
    <td class="codeline">    NewVReg).addReg(VReg);</td>
    <td class="lineNumber">619</td>
    <td class="codeline">    NewVReg).addReg(VReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">620</td>
    <td class="codeline"></td>
    <td class="lineNumber">620</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">621</td>
    <td class="codeline">  SDValue Op(Node, 0);</td>
    <td class="lineNumber">621</td>
    <td class="codeline">  SDValue Op(Node, 0);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">622</td>
    <td class="codeline">  bool isNew = VRBaseMap.insert(std::make_pair(Op, NewVReg)).second;</td>
    <td class="lineNumber">622</td>
    <td class="codeline">  bool isNew = VRBaseMap.insert(std::make_pair(Op, NewVReg)).second;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">623</td>
    <td class="codeline">  (void)isNew; // Silence compiler warning.</td>
    <td class="lineNumber">623</td>
    <td class="codeline">  (void)isNew; // Silence compiler warning.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">624</td>
    <td class="codeline">  assert(isNew && "Node emitted out of order - early");</td>
    <td class="lineNumber">624</td>
    <td class="codeline">  assert(isNew && "Node emitted out of order - early");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">625</td>
    <td class="codeline">}</td>
    <td class="lineNumber">625</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">626</td>
    <td class="codeline"></td>
    <td class="lineNumber">626</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">627</td>
    <td class="codeline">/// EmitRegSequence - Generate machine code for REG_SEQUENCE nodes.</td>
    <td class="lineNumber">627</td>
    <td class="codeline">/// EmitRegSequence - Generate machine code for REG_SEQUENCE nodes.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">628</td>
    <td class="codeline">///</td>
    <td class="lineNumber">628</td>
    <td class="codeline">///</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">629</td>
    <td class="codeline">void InstrEmitter::EmitRegSequence(SDNode *Node,</td>
    <td class="lineNumber">629</td>
    <td class="codeline">void InstrEmitter::EmitRegSequence(SDNode *Node,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">630</td>
    <td class="codeline">                                  DenseMap<SDValue, Register> &VRBaseMap,</td>
    <td class="lineNumber">630</td>
    <td class="codeline">                                  DenseMap<SDValue, Register> &VRBaseMap,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">631</td>
    <td class="codeline">                                  bool IsClone, bool IsCloned) {</td>
    <td class="lineNumber">631</td>
    <td class="codeline">                                  bool IsClone, bool IsCloned) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">632</td>
    <td class="codeline">  unsigned DstRCIdx = cast<ConstantSDNode>(Node->getOperand(0))->getZExtValue();</td>
    <td class="lineNumber">632</td>
    <td class="codeline">  unsigned DstRCIdx = cast<ConstantSDNode>(Node->getOperand(0))->getZExtValue();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">633</td>
    <td class="codeline">  const TargetRegisterClass *RC = TRI->getRegClass(DstRCIdx);</td>
    <td class="lineNumber">633</td>
    <td class="codeline">  const TargetRegisterClass *RC = TRI->getRegClass(DstRCIdx);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">634</td>
    <td class="codeline">  Register NewVReg = MRI->createVirtualRegister(TRI->getAllocatableClass(RC));</td>
    <td class="lineNumber">634</td>
    <td class="codeline">  Register NewVReg = MRI->createVirtualRegister(TRI->getAllocatableClass(RC));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">635</td>
    <td class="codeline">  const MCInstrDesc &II = TII->get(TargetOpcode::REG_SEQUENCE);</td>
    <td class="lineNumber">635</td>
    <td class="codeline">  const MCInstrDesc &II = TII->get(TargetOpcode::REG_SEQUENCE);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">636</td>
    <td class="codeline">  MachineInstrBuilder MIB = BuildMI(*MF, Node->getDebugLoc(), II, NewVReg);</td>
    <td class="lineNumber">636</td>
    <td class="codeline">  MachineInstrBuilder MIB = BuildMI(*MF, Node->getDebugLoc(), II, NewVReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">637</td>
    <td class="codeline">  unsigned NumOps = Node->getNumOperands();</td>
    <td class="lineNumber">637</td>
    <td class="codeline">  unsigned NumOps = Node->getNumOperands();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">638</td>
    <td class="codeline">  // If the input pattern has a chain, then the root of the corresponding</td>
    <td class="lineNumber">638</td>
    <td class="codeline">  // If the input pattern has a chain, then the root of the corresponding</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">639</td>
    <td class="codeline">  // output pattern will get a chain as well. This can happen to be a</td>
    <td class="lineNumber">639</td>
    <td class="codeline">  // output pattern will get a chain as well. This can happen to be a</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">640</td>
    <td class="codeline">  // REG_SEQUENCE (which is not "guarded" by countOperands/CountResults).</td>
    <td class="lineNumber">640</td>
    <td class="codeline">  // REG_SEQUENCE (which is not "guarded" by countOperands/CountResults).</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">641</td>
    <td class="codeline">  if (NumOps && Node->getOperand(NumOps-1).getValueType() == MVT::Other)</td>
    <td class="lineNumber">641</td>
    <td class="codeline">  if (NumOps && Node->getOperand(NumOps-1).getValueType() == MVT::Other)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">642</td>
    <td class="codeline">    --NumOps; // Ignore chain if it exists.</td>
    <td class="lineNumber">642</td>
    <td class="codeline">    --NumOps; // Ignore chain if it exists.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">643</td>
    <td class="codeline"></td>
    <td class="lineNumber">643</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">644</td>
    <td class="codeline">  assert((NumOps & 1) == 1 &&</td>
    <td class="lineNumber">644</td>
    <td class="codeline">  assert((NumOps & 1) == 1 &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">645</td>
    <td class="codeline">         "REG_SEQUENCE must have an odd number of operands!");</td>
    <td class="lineNumber">645</td>
    <td class="codeline">         "REG_SEQUENCE must have an odd number of operands!");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">646</td>
    <td class="codeline">  for (unsigned i = 1; i != NumOps; ++i) {</td>
    <td class="lineNumber">646</td>
    <td class="codeline">  for (unsigned i = 1; i != NumOps; ++i) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">647</td>
    <td class="codeline">    SDValue Op = Node->getOperand(i);</td>
    <td class="lineNumber">647</td>
    <td class="codeline">    SDValue Op = Node->getOperand(i);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">648</td>
    <td class="codeline">    if ((i & 1) == 0) {</td>
    <td class="lineNumber">648</td>
    <td class="codeline">    if ((i & 1) == 0) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">649</td>
    <td class="codeline">      RegisterSDNode *R = dyn_cast<RegisterSDNode>(Node->getOperand(i-1));</td>
    <td class="lineNumber">649</td>
    <td class="codeline">      RegisterSDNode *R = dyn_cast<RegisterSDNode>(Node->getOperand(i-1));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">650</td>
    <td class="codeline">      // Skip physical registers as they don't have a vreg to get and we'll</td>
    <td class="lineNumber">650</td>
    <td class="codeline">      // Skip physical registers as they don't have a vreg to get and we'll</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">651</td>
    <td class="codeline">      // insert copies for them in TwoAddressInstructionPass anyway.</td>
    <td class="lineNumber">651</td>
    <td class="codeline">      // insert copies for them in TwoAddressInstructionPass anyway.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">652</td>
    <td class="codeline">      if (!R || !R->getReg().isPhysical()) {</td>
    <td class="lineNumber">652</td>
    <td class="codeline">      if (!R || !R->getReg().isPhysical()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">653</td>
    <td class="codeline">        unsigned SubIdx = cast<ConstantSDNode>(Op)->getZExtValue();</td>
    <td class="lineNumber">653</td>
    <td class="codeline">        unsigned SubIdx = cast<ConstantSDNode>(Op)->getZExtValue();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">654</td>
    <td class="codeline">        unsigned SubReg = getVR(Node->getOperand(i-1), VRBaseMap);</td>
    <td class="lineNumber">654</td>
    <td class="codeline">        unsigned SubReg = getVR(Node->getOperand(i-1), VRBaseMap);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">655</td>
    <td class="codeline">        const TargetRegisterClass *TRC = MRI->getRegClass(SubReg);</td>
    <td class="lineNumber">655</td>
    <td class="codeline">        const TargetRegisterClass *TRC = MRI->getRegClass(SubReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">656</td>
    <td class="codeline">        const TargetRegisterClass *SRC =</td>
    <td class="lineNumber">656</td>
    <td class="codeline">        const TargetRegisterClass *SRC =</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">657</td>
    <td class="codeline">        TRI->getMatchingSuperRegClass(RC, TRC, SubIdx);</td>
    <td class="lineNumber">657</td>
    <td class="codeline">        TRI->getMatchingSuperRegClass(RC, TRC, SubIdx);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">658</td>
    <td class="codeline">        if (SRC && SRC != RC) {</td>
    <td class="lineNumber">658</td>
    <td class="codeline">        if (SRC && SRC != RC) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">659</td>
    <td class="codeline">          MRI->setRegClass(NewVReg, SRC);</td>
    <td class="lineNumber">659</td>
    <td class="codeline">          MRI->setRegClass(NewVReg, SRC);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">660</td>
    <td class="codeline">          RC = SRC;</td>
    <td class="lineNumber">660</td>
    <td class="codeline">          RC = SRC;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">661</td>
    <td class="codeline">        }</td>
    <td class="lineNumber">661</td>
    <td class="codeline">        }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">662</td>
    <td class="codeline">      }</td>
    <td class="lineNumber">662</td>
    <td class="codeline">      }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">663</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">663</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">664</td>
    <td class="codeline">    AddOperand(MIB, Op, i+1, &II, VRBaseMap, /*IsDebug=*/false,</td>
    <td class="lineNumber">664</td>
    <td class="codeline">    AddOperand(MIB, Op, i+1, &II, VRBaseMap, /*IsDebug=*/false,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">665</td>
    <td class="codeline">               IsClone, IsCloned);</td>
    <td class="lineNumber">665</td>
    <td class="codeline">               IsClone, IsCloned);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">666</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">666</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">667</td>
    <td class="codeline"></td>
    <td class="lineNumber">667</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">668</td>
    <td class="codeline">  MBB->insert(InsertPos, MIB);</td>
    <td class="lineNumber">668</td>
    <td class="codeline">  MBB->insert(InsertPos, MIB);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">669</td>
    <td class="codeline">  SDValue Op(Node, 0);</td>
    <td class="lineNumber">669</td>
    <td class="codeline">  SDValue Op(Node, 0);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">670</td>
    <td class="codeline">  bool isNew = VRBaseMap.insert(std::make_pair(Op, NewVReg)).second;</td>
    <td class="lineNumber">670</td>
    <td class="codeline">  bool isNew = VRBaseMap.insert(std::make_pair(Op, NewVReg)).second;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">671</td>
    <td class="codeline">  (void)isNew; // Silence compiler warning.</td>
    <td class="lineNumber">671</td>
    <td class="codeline">  (void)isNew; // Silence compiler warning.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">672</td>
    <td class="codeline">  assert(isNew && "Node emitted out of order - early");</td>
    <td class="lineNumber">672</td>
    <td class="codeline">  assert(isNew && "Node emitted out of order - early");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">673</td>
    <td class="codeline">}</td>
    <td class="lineNumber">673</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">674</td>
    <td class="codeline"></td>
    <td class="lineNumber">674</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">675</td>
    <td class="codeline">/// EmitDbgValue - Generate machine instruction for a dbg_value node.</td>
    <td class="lineNumber">675</td>
    <td class="codeline">/// EmitDbgValue - Generate machine instruction for a dbg_value node.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">676</td>
    <td class="codeline">///</td>
    <td class="lineNumber">676</td>
    <td class="codeline">///</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">677</td>
    <td class="codeline">MachineInstr *</td>
    <td class="lineNumber">677</td>
    <td class="codeline">MachineInstr *</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">678</td>
    <td class="codeline">InstrEmitter::EmitDbgValue(SDDbgValue *SD,</td>
    <td class="lineNumber">678</td>
    <td class="codeline">InstrEmitter::EmitDbgValue(SDDbgValue *SD,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">679</td>
    <td class="codeline">                           DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">679</td>
    <td class="codeline">                           DenseMap<SDValue, Register> &VRBaseMap) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">680</td>
    <td class="codeline">  DebugLoc DL = SD->getDebugLoc();</td>
    <td class="lineNumber">680</td>
    <td class="codeline">  DebugLoc DL = SD->getDebugLoc();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">681</td>
    <td class="codeline">  assert(cast<DILocalVariable>(SD->getVariable())</td>
    <td class="lineNumber">681</td>
    <td class="codeline">  assert(cast<DILocalVariable>(SD->getVariable())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">682</td>
    <td class="codeline">             ->isValidLocationForIntrinsic(DL) &&</td>
    <td class="lineNumber">682</td>
    <td class="codeline">             ->isValidLocationForIntrinsic(DL) &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">683</td>
    <td class="codeline">         "Expected inlined-at fields to agree");</td>
    <td class="lineNumber">683</td>
    <td class="codeline">         "Expected inlined-at fields to agree");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">684</td>
    <td class="codeline"></td>
    <td class="lineNumber">684</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">685</td>
    <td class="codeline">  SD->setIsEmitted();</td>
    <td class="lineNumber">685</td>
    <td class="codeline">  SD->setIsEmitted();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">686</td>
    <td class="codeline"></td>
    <td class="lineNumber">686</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">687</td>
    <td class="codeline">  assert(!SD->getLocationOps().empty() &&</td>
    <td class="lineNumber">687</td>
    <td class="codeline">  assert(!SD->getLocationOps().empty() &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">688</td>
    <td class="codeline">         "dbg_value with no location operands?");</td>
    <td class="lineNumber">688</td>
    <td class="codeline">         "dbg_value with no location operands?");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">689</td>
    <td class="codeline"></td>
    <td class="lineNumber">689</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">690</td>
    <td class="codeline">  if (SD->isInvalidated())</td>
    <td class="lineNumber">690</td>
    <td class="codeline">  if (SD->isInvalidated())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">691</td>
    <td class="codeline">    return EmitDbgNoLocation(SD);</td>
    <td class="lineNumber">691</td>
    <td class="codeline">    return EmitDbgNoLocation(SD);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">692</td>
    <td class="codeline"></td>
    <td class="lineNumber">692</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">693</td>
    <td class="codeline">  // Attempt to produce a DBG_INSTR_REF if we've been asked to.</td>
    <td class="lineNumber">693</td>
    <td class="codeline">  // Attempt to produce a DBG_INSTR_REF if we've been asked to.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">694</td>
    <td class="codeline">  if (EmitDebugInstrRefs)</td>
    <td class="lineNumber">694</td>
    <td class="codeline">  if (EmitDebugInstrRefs)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">695</td>
    <td class="codeline">    if (auto *InstrRef = EmitDbgInstrRef(SD, VRBaseMap))</td>
    <td class="lineNumber">695</td>
    <td class="codeline">    if (auto *InstrRef = EmitDbgInstrRef(SD, VRBaseMap))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">696</td>
    <td class="codeline">      return InstrRef;</td>
    <td class="lineNumber">696</td>
    <td class="codeline">      return InstrRef;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">697</td>
    <td class="codeline"></td>
    <td class="lineNumber">697</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">698</td>
    <td class="codeline">  // Emit variadic dbg_value nodes as DBG_VALUE_LIST if they have not been</td>
    <td class="lineNumber">698</td>
    <td class="codeline">  // Emit variadic dbg_value nodes as DBG_VALUE_LIST if they have not been</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">699</td>
    <td class="codeline">  // emitted as instruction references.</td>
    <td class="lineNumber">699</td>
    <td class="codeline">  // emitted as instruction references.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">700</td>
    <td class="codeline">  if (SD->isVariadic())</td>
    <td class="lineNumber">700</td>
    <td class="codeline">  if (SD->isVariadic())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">701</td>
    <td class="codeline">    return EmitDbgValueList(SD, VRBaseMap);</td>
    <td class="lineNumber">701</td>
    <td class="codeline">    return EmitDbgValueList(SD, VRBaseMap);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">702</td>
    <td class="codeline"></td>
    <td class="lineNumber">702</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">703</td>
    <td class="codeline">  // Emit single-location dbg_value nodes as DBG_VALUE if they have not been</td>
    <td class="lineNumber">703</td>
    <td class="codeline">  // Emit single-location dbg_value nodes as DBG_VALUE if they have not been</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">704</td>
    <td class="codeline">  // emitted as instruction references.</td>
    <td class="lineNumber">704</td>
    <td class="codeline">  // emitted as instruction references.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">705</td>
    <td class="codeline">  return EmitDbgValueFromSingleOp(SD, VRBaseMap);</td>
    <td class="lineNumber">705</td>
    <td class="codeline">  return EmitDbgValueFromSingleOp(SD, VRBaseMap);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">706</td>
    <td class="codeline">}</td>
    <td class="lineNumber">706</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">707</td>
    <td class="codeline"></td>
    <td class="lineNumber">707</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">708</td>
    <td class="codeline">MachineOperand GetMOForConstDbgOp(const SDDbgOperand &Op) {</td>
    <td class="lineNumber">708</td>
    <td class="codeline">MachineOperand GetMOForConstDbgOp(const SDDbgOperand &Op) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">709</td>
    <td class="codeline">  const Value *V = Op.getConst();</td>
    <td class="lineNumber">709</td>
    <td class="codeline">  const Value *V = Op.getConst();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">710</td>
    <td class="codeline">  if (const ConstantInt *CI = dyn_cast<ConstantInt>(V)) {</td>
    <td class="lineNumber">710</td>
    <td class="codeline">  if (const ConstantInt *CI = dyn_cast<ConstantInt>(V)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">711</td>
    <td class="codeline">    if (CI->getBitWidth() > 64)</td>
    <td class="lineNumber">711</td>
    <td class="codeline">    if (CI->getBitWidth() > 64)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">712</td>
    <td class="codeline">      return MachineOperand::CreateCImm(CI);</td>
    <td class="lineNumber">712</td>
    <td class="codeline">      return MachineOperand::CreateCImm(CI);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">713</td>
    <td class="codeline">    return MachineOperand::CreateImm(CI->getSExtValue());</td>
    <td class="lineNumber">713</td>
    <td class="codeline">    return MachineOperand::CreateImm(CI->getSExtValue());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">714</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">714</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">715</td>
    <td class="codeline">  if (const ConstantFP *CF = dyn_cast<ConstantFP>(V))</td>
    <td class="lineNumber">715</td>
    <td class="codeline">  if (const ConstantFP *CF = dyn_cast<ConstantFP>(V))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">716</td>
    <td class="codeline">    return MachineOperand::CreateFPImm(CF);</td>
    <td class="lineNumber">716</td>
    <td class="codeline">    return MachineOperand::CreateFPImm(CF);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">717</td>
    <td class="codeline">  // Note: This assumes that all nullptr constants are zero-valued.</td>
    <td class="lineNumber">717</td>
    <td class="codeline">  // Note: This assumes that all nullptr constants are zero-valued.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">718</td>
    <td class="codeline">  if (isa<ConstantPointerNull>(V))</td>
    <td class="lineNumber">718</td>
    <td class="codeline">  if (isa<ConstantPointerNull>(V))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">719</td>
    <td class="codeline">    return MachineOperand::CreateImm(0);</td>
    <td class="lineNumber">719</td>
    <td class="codeline">    return MachineOperand::CreateImm(0);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">720</td>
    <td class="codeline">  // Undef or unhandled value type, so return an undef operand.</td>
    <td class="lineNumber">720</td>
    <td class="codeline">  // Undef or unhandled value type, so return an undef operand.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">721</td>
    <td class="codeline">  return MachineOperand::CreateReg(</td>
    <td class="lineNumber">721</td>
    <td class="codeline">  return MachineOperand::CreateReg(</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">722</td>
    <td class="codeline">      /* Reg */ 0U, /* isDef */ false, /* isImp */ false,</td>
    <td class="lineNumber">722</td>
    <td class="codeline">      /* Reg */ 0U, /* isDef */ false, /* isImp */ false,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">723</td>
    <td class="codeline">      /* isKill */ false, /* isDead */ false,</td>
    <td class="lineNumber">723</td>
    <td class="codeline">      /* isKill */ false, /* isDead */ false,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">724</td>
    <td class="codeline">      /* isUndef */ false, /* isEarlyClobber */ false,</td>
    <td class="lineNumber">724</td>
    <td class="codeline">      /* isUndef */ false, /* isEarlyClobber */ false,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">725</td>
    <td class="codeline">      /* SubReg */ 0, /* isDebug */ true);</td>
    <td class="lineNumber">725</td>
    <td class="codeline">      /* SubReg */ 0, /* isDebug */ true);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">726</td>
    <td class="codeline">}</td>
    <td class="lineNumber">726</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">727</td>
    <td class="codeline"></td>
    <td class="lineNumber">727</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">728</td>
    <td class="codeline">void InstrEmitter::AddDbgValueLocationOps(</td>
    <td class="lineNumber">728</td>
    <td class="codeline">void InstrEmitter::AddDbgValueLocationOps(</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">729</td>
    <td class="codeline">    MachineInstrBuilder &MIB, const MCInstrDesc &DbgValDesc,</td>
    <td class="lineNumber">729</td>
    <td class="codeline">    MachineInstrBuilder &MIB, const MCInstrDesc &DbgValDesc,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">730</td>
    <td class="codeline">    ArrayRef<SDDbgOperand> LocationOps,</td>
    <td class="lineNumber">730</td>
    <td class="codeline">    ArrayRef<SDDbgOperand> LocationOps,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">731</td>
    <td class="codeline">    DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">731</td>
    <td class="codeline">    DenseMap<SDValue, Register> &VRBaseMap) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">732</td>
    <td class="codeline">  for (const SDDbgOperand &Op : LocationOps) {</td>
    <td class="lineNumber">732</td>
    <td class="codeline">  for (const SDDbgOperand &Op : LocationOps) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">733</td>
    <td class="codeline">    switch (Op.getKind()) {</td>
    <td class="lineNumber">733</td>
    <td class="codeline">    switch (Op.getKind()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">734</td>
    <td class="codeline">    case SDDbgOperand::FRAMEIX:</td>
    <td class="lineNumber">734</td>
    <td class="codeline">    case SDDbgOperand::FRAMEIX:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">735</td>
    <td class="codeline">      MIB.addFrameIndex(Op.getFrameIx());</td>
    <td class="lineNumber">735</td>
    <td class="codeline">      MIB.addFrameIndex(Op.getFrameIx());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">736</td>
    <td class="codeline">      break;</td>
    <td class="lineNumber">736</td>
    <td class="codeline">      break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">737</td>
    <td class="codeline">    case SDDbgOperand::VREG:</td>
    <td class="lineNumber">737</td>
    <td class="codeline">    case SDDbgOperand::VREG:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">738</td>
    <td class="codeline">      MIB.addReg(Op.getVReg());</td>
    <td class="lineNumber">738</td>
    <td class="codeline">      MIB.addReg(Op.getVReg());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">739</td>
    <td class="codeline">      break;</td>
    <td class="lineNumber">739</td>
    <td class="codeline">      break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">740</td>
    <td class="codeline">    case SDDbgOperand::SDNODE: {</td>
    <td class="lineNumber">740</td>
    <td class="codeline">    case SDDbgOperand::SDNODE: {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">741</td>
    <td class="codeline">      SDValue V = SDValue(Op.getSDNode(), Op.getResNo());</td>
    <td class="lineNumber">741</td>
    <td class="codeline">      SDValue V = SDValue(Op.getSDNode(), Op.getResNo());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">742</td>
    <td class="codeline">      // It's possible we replaced this SDNode with other(s) and therefore</td>
    <td class="lineNumber">742</td>
    <td class="codeline">      // It's possible we replaced this SDNode with other(s) and therefore</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">743</td>
    <td class="codeline">      // didn't generate code for it. It's better to catch these cases where</td>
    <td class="lineNumber">743</td>
    <td class="codeline">      // didn't generate code for it. It's better to catch these cases where</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">744</td>
    <td class="codeline">      // they happen and transfer the debug info, but trying to guarantee that</td>
    <td class="lineNumber">744</td>
    <td class="codeline">      // they happen and transfer the debug info, but trying to guarantee that</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">745</td>
    <td class="codeline">      // in all cases would be very fragile; this is a safeguard for any</td>
    <td class="lineNumber">745</td>
    <td class="codeline">      // in all cases would be very fragile; this is a safeguard for any</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">746</td>
    <td class="codeline">      // that were missed.</td>
    <td class="lineNumber">746</td>
    <td class="codeline">      // that were missed.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">747</td>
    <td class="codeline">      if (VRBaseMap.count(V) == 0)</td>
    <td class="lineNumber">747</td>
    <td class="codeline">      if (VRBaseMap.count(V) == 0)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">748</td>
    <td class="codeline">        MIB.addReg(0U); // undef</td>
    <td class="lineNumber">748</td>
    <td class="codeline">        MIB.addReg(0U); // undef</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">749</td>
    <td class="codeline">      else</td>
    <td class="lineNumber">749</td>
    <td class="codeline">      else</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">750</td>
    <td class="codeline">        AddOperand(MIB, V, (*MIB).getNumOperands(), &DbgValDesc, VRBaseMap,</td>
    <td class="lineNumber">750</td>
    <td class="codeline">        AddOperand(MIB, V, (*MIB).getNumOperands(), &DbgValDesc, VRBaseMap,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">751</td>
    <td class="codeline">                   /*IsDebug=*/true, /*IsClone=*/false, /*IsCloned=*/false);</td>
    <td class="lineNumber">751</td>
    <td class="codeline">                   /*IsDebug=*/true, /*IsClone=*/false, /*IsCloned=*/false);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">752</td>
    <td class="codeline">    } break;</td>
    <td class="lineNumber">752</td>
    <td class="codeline">    } break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">753</td>
    <td class="codeline">    case SDDbgOperand::CONST:</td>
    <td class="lineNumber">753</td>
    <td class="codeline">    case SDDbgOperand::CONST:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">754</td>
    <td class="codeline">      MIB.add(GetMOForConstDbgOp(Op));</td>
    <td class="lineNumber">754</td>
    <td class="codeline">      MIB.add(GetMOForConstDbgOp(Op));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">755</td>
    <td class="codeline">      break;</td>
    <td class="lineNumber">755</td>
    <td class="codeline">      break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">756</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">756</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">757</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">757</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">758</td>
    <td class="codeline">}</td>
    <td class="lineNumber">758</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">759</td>
    <td class="codeline"></td>
    <td class="lineNumber">759</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">760</td>
    <td class="codeline">MachineInstr *</td>
    <td class="lineNumber">760</td>
    <td class="codeline">MachineInstr *</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">761</td>
    <td class="codeline">InstrEmitter::EmitDbgInstrRef(SDDbgValue *SD,</td>
    <td class="lineNumber">761</td>
    <td class="codeline">InstrEmitter::EmitDbgInstrRef(SDDbgValue *SD,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">762</td>
    <td class="codeline">                              DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">762</td>
    <td class="codeline">                              DenseMap<SDValue, Register> &VRBaseMap) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">763</td>
    <td class="codeline">  MDNode *Var = SD->getVariable();</td>
    <td class="lineNumber">763</td>
    <td class="codeline">  MDNode *Var = SD->getVariable();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">764</td>
    <td class="codeline">  const DIExpression *Expr = (DIExpression *)SD->getExpression();</td>
    <td class="lineNumber">764</td>
    <td class="codeline">  const DIExpression *Expr = (DIExpression *)SD->getExpression();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">765</td>
    <td class="codeline">  DebugLoc DL = SD->getDebugLoc();</td>
    <td class="lineNumber">765</td>
    <td class="codeline">  DebugLoc DL = SD->getDebugLoc();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">766</td>
    <td class="codeline">  const MCInstrDesc &RefII = TII->get(TargetOpcode::DBG_INSTR_REF);</td>
    <td class="lineNumber">766</td>
    <td class="codeline">  const MCInstrDesc &RefII = TII->get(TargetOpcode::DBG_INSTR_REF);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">767</td>
    <td class="codeline"></td>
    <td class="lineNumber">767</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">768</td>
    <td class="codeline">  // Returns true if the given operand is not a legal debug operand for a</td>
    <td class="lineNumber">768</td>
    <td class="codeline">  // Returns true if the given operand is not a legal debug operand for a</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">769</td>
    <td class="codeline">  // DBG_INSTR_REF.</td>
    <td class="lineNumber">769</td>
    <td class="codeline">  // DBG_INSTR_REF.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">770</td>
    <td class="codeline">  auto IsInvalidOp = [](SDDbgOperand DbgOp) {</td>
    <td class="lineNumber">770</td>
    <td class="codeline">  auto IsInvalidOp = [](SDDbgOperand DbgOp) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">771</td>
    <td class="codeline">    return DbgOp.getKind() == SDDbgOperand::FRAMEIX;</td>
    <td class="lineNumber">771</td>
    <td class="codeline">    return DbgOp.getKind() == SDDbgOperand::FRAMEIX;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">772</td>
    <td class="codeline">  };</td>
    <td class="lineNumber">772</td>
    <td class="codeline">  };</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">773</td>
    <td class="codeline">  // Returns true if the given operand is not itself an instruction reference</td>
    <td class="lineNumber">773</td>
    <td class="codeline">  // Returns true if the given operand is not itself an instruction reference</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">774</td>
    <td class="codeline">  // but is a legal debug operand for a DBG_INSTR_REF.</td>
    <td class="lineNumber">774</td>
    <td class="codeline">  // but is a legal debug operand for a DBG_INSTR_REF.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">775</td>
    <td class="codeline">  auto IsNonInstrRefOp = [](SDDbgOperand DbgOp) {</td>
    <td class="lineNumber">775</td>
    <td class="codeline">  auto IsNonInstrRefOp = [](SDDbgOperand DbgOp) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">776</td>
    <td class="codeline">    return DbgOp.getKind() == SDDbgOperand::CONST;</td>
    <td class="lineNumber">776</td>
    <td class="codeline">    return DbgOp.getKind() == SDDbgOperand::CONST;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">777</td>
    <td class="codeline">  };</td>
    <td class="lineNumber">777</td>
    <td class="codeline">  };</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">778</td>
    <td class="codeline"></td>
    <td class="lineNumber">778</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">779</td>
    <td class="codeline">  // If this variable location does not depend on any instructions or contains</td>
    <td class="lineNumber">779</td>
    <td class="codeline">  // If this variable location does not depend on any instructions or contains</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">780</td>
    <td class="codeline">  // any stack locations, produce it as a standard debug value instead.</td>
    <td class="lineNumber">780</td>
    <td class="codeline">  // any stack locations, produce it as a standard debug value instead.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">781</td>
    <td class="codeline">  if (any_of(SD->getLocationOps(), IsInvalidOp) ||</td>
    <td class="lineNumber">781</td>
    <td class="codeline">  if (any_of(SD->getLocationOps(), IsInvalidOp) ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">782</td>
    <td class="codeline">      all_of(SD->getLocationOps(), IsNonInstrRefOp)) {</td>
    <td class="lineNumber">782</td>
    <td class="codeline">      all_of(SD->getLocationOps(), IsNonInstrRefOp)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">783</td>
    <td class="codeline">    if (SD->isVariadic())</td>
    <td class="lineNumber">783</td>
    <td class="codeline">    if (SD->isVariadic())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">784</td>
    <td class="codeline">      return EmitDbgValueList(SD, VRBaseMap);</td>
    <td class="lineNumber">784</td>
    <td class="codeline">      return EmitDbgValueList(SD, VRBaseMap);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">785</td>
    <td class="codeline">    return EmitDbgValueFromSingleOp(SD, VRBaseMap);</td>
    <td class="lineNumber">785</td>
    <td class="codeline">    return EmitDbgValueFromSingleOp(SD, VRBaseMap);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">786</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">786</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">787</td>
    <td class="codeline"></td>
    <td class="lineNumber">787</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">788</td>
    <td class="codeline">  // Immediately fold any indirectness from the LLVM-IR intrinsic into the</td>
    <td class="lineNumber">788</td>
    <td class="codeline">  // Immediately fold any indirectness from the LLVM-IR intrinsic into the</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">789</td>
    <td class="codeline">  // expression:</td>
    <td class="lineNumber">789</td>
    <td class="codeline">  // expression:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">790</td>
    <td class="codeline">  if (SD->isIndirect())</td>
    <td class="lineNumber">790</td>
    <td class="codeline">  if (SD->isIndirect())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">791</td>
    <td class="codeline">    Expr = DIExpression::append(Expr, dwarf::DW_OP_deref);</td>
    <td class="lineNumber">791</td>
    <td class="codeline">    Expr = DIExpression::append(Expr, dwarf::DW_OP_deref);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">792</td>
    <td class="codeline">  // If this is not already a variadic expression, it must be modified to become</td>
    <td class="lineNumber">792</td>
    <td class="codeline">  // If this is not already a variadic expression, it must be modified to become</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">793</td>
    <td class="codeline">  // one.</td>
    <td class="lineNumber">793</td>
    <td class="codeline">  // one.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">794</td>
    <td class="codeline">  if (!SD->isVariadic())</td>
    <td class="lineNumber">794</td>
    <td class="codeline">  if (!SD->isVariadic())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">795</td>
    <td class="codeline">    Expr = DIExpression::convertToVariadicExpression(Expr);</td>
    <td class="lineNumber">795</td>
    <td class="codeline">    Expr = DIExpression::convertToVariadicExpression(Expr);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">796</td>
    <td class="codeline"></td>
    <td class="lineNumber">796</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">797</td>
    <td class="codeline">  SmallVector<MachineOperand> MOs;</td>
    <td class="lineNumber">797</td>
    <td class="codeline">  SmallVector<MachineOperand> MOs;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">798</td>
    <td class="codeline"></td>
    <td class="lineNumber">798</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">799</td>
    <td class="codeline">  // It may not be immediately possible to identify the MachineInstr that</td>
    <td class="lineNumber">799</td>
    <td class="codeline">  // It may not be immediately possible to identify the MachineInstr that</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">800</td>
    <td class="codeline">  // defines a VReg, it can depend for example on the order blocks are</td>
    <td class="lineNumber">800</td>
    <td class="codeline">  // defines a VReg, it can depend for example on the order blocks are</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">801</td>
    <td class="codeline">  // emitted in. When this happens, or when further analysis is needed later,</td>
    <td class="lineNumber">801</td>
    <td class="codeline">  // emitted in. When this happens, or when further analysis is needed later,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">802</td>
    <td class="codeline">  // produce an instruction like this:</td>
    <td class="lineNumber">802</td>
    <td class="codeline">  // produce an instruction like this:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">803</td>
    <td class="codeline">  //</td>
    <td class="lineNumber">803</td>
    <td class="codeline">  //</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">804</td>
    <td class="codeline">  //    DBG_INSTR_REF !123, !456, %0:gr64</td>
    <td class="lineNumber">804</td>
    <td class="codeline">  //    DBG_INSTR_REF !123, !456, %0:gr64</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">805</td>
    <td class="codeline">  //</td>
    <td class="lineNumber">805</td>
    <td class="codeline">  //</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">806</td>
    <td class="codeline">  // i.e., point the instruction at the vreg, and patch it up later in</td>
    <td class="lineNumber">806</td>
    <td class="codeline">  // i.e., point the instruction at the vreg, and patch it up later in</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">807</td>
    <td class="codeline">  // MachineFunction::finalizeDebugInstrRefs.</td>
    <td class="lineNumber">807</td>
    <td class="codeline">  // MachineFunction::finalizeDebugInstrRefs.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">808</td>
    <td class="codeline">  auto AddVRegOp = [&](unsigned VReg) {</td>
    <td class="lineNumber">808</td>
    <td class="codeline">  auto AddVRegOp = [&](unsigned VReg) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">809</td>
    <td class="codeline">    MOs.push_back(MachineOperand::CreateReg(</td>
    <td class="lineNumber">809</td>
    <td class="codeline">    MOs.push_back(MachineOperand::CreateReg(</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">810</td>
    <td class="codeline">        /* Reg */ VReg, /* isDef */ false, /* isImp */ false,</td>
    <td class="lineNumber">810</td>
    <td class="codeline">        /* Reg */ VReg, /* isDef */ false, /* isImp */ false,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">811</td>
    <td class="codeline">        /* isKill */ false, /* isDead */ false,</td>
    <td class="lineNumber">811</td>
    <td class="codeline">        /* isKill */ false, /* isDead */ false,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">812</td>
    <td class="codeline">        /* isUndef */ false, /* isEarlyClobber */ false,</td>
    <td class="lineNumber">812</td>
    <td class="codeline">        /* isUndef */ false, /* isEarlyClobber */ false,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">813</td>
    <td class="codeline">        /* SubReg */ 0, /* isDebug */ true));</td>
    <td class="lineNumber">813</td>
    <td class="codeline">        /* SubReg */ 0, /* isDebug */ true));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">814</td>
    <td class="codeline">  };</td>
    <td class="lineNumber">814</td>
    <td class="codeline">  };</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">815</td>
    <td class="codeline">  unsigned OpCount = SD->getLocationOps().size();</td>
    <td class="lineNumber">815</td>
    <td class="codeline">  unsigned OpCount = SD->getLocationOps().size();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">816</td>
    <td class="codeline">  for (unsigned OpIdx = 0; OpIdx < OpCount; ++OpIdx) {</td>
    <td class="lineNumber">816</td>
    <td class="codeline">  for (unsigned OpIdx = 0; OpIdx < OpCount; ++OpIdx) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">817</td>
    <td class="codeline">    SDDbgOperand DbgOperand = SD->getLocationOps()[OpIdx];</td>
    <td class="lineNumber">817</td>
    <td class="codeline">    SDDbgOperand DbgOperand = SD->getLocationOps()[OpIdx];</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">818</td>
    <td class="codeline"></td>
    <td class="lineNumber">818</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">819</td>
    <td class="codeline">    // Try to find both the defined register and the instruction defining it.</td>
    <td class="lineNumber">819</td>
    <td class="codeline">    // Try to find both the defined register and the instruction defining it.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">820</td>
    <td class="codeline">    MachineInstr *DefMI = nullptr;</td>
    <td class="lineNumber">820</td>
    <td class="codeline">    MachineInstr *DefMI = nullptr;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">821</td>
    <td class="codeline">    unsigned VReg;</td>
    <td class="lineNumber">821</td>
    <td class="codeline">    unsigned VReg;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">822</td>
    <td class="codeline"></td>
    <td class="lineNumber">822</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">823</td>
    <td class="codeline">    if (DbgOperand.getKind() == SDDbgOperand::VREG) {</td>
    <td class="lineNumber">823</td>
    <td class="codeline">    if (DbgOperand.getKind() == SDDbgOperand::VREG) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">824</td>
    <td class="codeline">      VReg = DbgOperand.getVReg();</td>
    <td class="lineNumber">824</td>
    <td class="codeline">      VReg = DbgOperand.getVReg();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">825</td>
    <td class="codeline"></td>
    <td class="lineNumber">825</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">826</td>
    <td class="codeline">      // No definition means that block hasn't been emitted yet. Leave a vreg</td>
    <td class="lineNumber">826</td>
    <td class="codeline">      // No definition means that block hasn't been emitted yet. Leave a vreg</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">827</td>
    <td class="codeline">      // reference to be fixed later.</td>
    <td class="lineNumber">827</td>
    <td class="codeline">      // reference to be fixed later.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">828</td>
    <td class="codeline">      if (!MRI->hasOneDef(VReg)) {</td>
    <td class="lineNumber">828</td>
    <td class="codeline">      if (!MRI->hasOneDef(VReg)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">829</td>
    <td class="codeline">        AddVRegOp(VReg);</td>
    <td class="lineNumber">829</td>
    <td class="codeline">        AddVRegOp(VReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">830</td>
    <td class="codeline">        continue;</td>
    <td class="lineNumber">830</td>
    <td class="codeline">        continue;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">831</td>
    <td class="codeline">      }</td>
    <td class="lineNumber">831</td>
    <td class="codeline">      }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">832</td>
    <td class="codeline"></td>
    <td class="lineNumber">832</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">833</td>
    <td class="codeline">      DefMI = &*MRI->def_instr_begin(VReg);</td>
    <td class="lineNumber">833</td>
    <td class="codeline">      DefMI = &*MRI->def_instr_begin(VReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">834</td>
    <td class="codeline">    } else if (DbgOperand.getKind() == SDDbgOperand::SDNODE) {</td>
    <td class="lineNumber">834</td>
    <td class="codeline">    } else if (DbgOperand.getKind() == SDDbgOperand::SDNODE) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">835</td>
    <td class="codeline">      // Look up the corresponding VReg for the given SDNode, if any.</td>
    <td class="lineNumber">835</td>
    <td class="codeline">      // Look up the corresponding VReg for the given SDNode, if any.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">836</td>
    <td class="codeline">      SDNode *Node = DbgOperand.getSDNode();</td>
    <td class="lineNumber">836</td>
    <td class="codeline">      SDNode *Node = DbgOperand.getSDNode();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">837</td>
    <td class="codeline">      SDValue Op = SDValue(Node, DbgOperand.getResNo());</td>
    <td class="lineNumber">837</td>
    <td class="codeline">      SDValue Op = SDValue(Node, DbgOperand.getResNo());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">838</td>
    <td class="codeline">      DenseMap<SDValue, Register>::iterator I = VRBaseMap.find(Op);</td>
    <td class="lineNumber">838</td>
    <td class="codeline">      DenseMap<SDValue, Register>::iterator I = VRBaseMap.find(Op);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">839</td>
    <td class="codeline">      // No VReg -> produce a DBG_VALUE $noreg instead.</td>
    <td class="lineNumber">839</td>
    <td class="codeline">      // No VReg -> produce a DBG_VALUE $noreg instead.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">840</td>
    <td class="codeline">      if (I == VRBaseMap.end())</td>
    <td class="lineNumber">840</td>
    <td class="codeline">      if (I == VRBaseMap.end())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">841</td>
    <td class="codeline">        break;</td>
    <td class="lineNumber">841</td>
    <td class="codeline">        break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">842</td>
    <td class="codeline"></td>
    <td class="lineNumber">842</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">843</td>
    <td class="codeline">      // Try to pick out a defining instruction at this point.</td>
    <td class="lineNumber">843</td>
    <td class="codeline">      // Try to pick out a defining instruction at this point.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">844</td>
    <td class="codeline">      VReg = getVR(Op, VRBaseMap);</td>
    <td class="lineNumber">844</td>
    <td class="codeline">      VReg = getVR(Op, VRBaseMap);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">845</td>
    <td class="codeline"></td>
    <td class="lineNumber">845</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">846</td>
    <td class="codeline">      // Again, if there's no instruction defining the VReg right now, fix it up</td>
    <td class="lineNumber">846</td>
    <td class="codeline">      // Again, if there's no instruction defining the VReg right now, fix it up</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">847</td>
    <td class="codeline">      // later.</td>
    <td class="lineNumber">847</td>
    <td class="codeline">      // later.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">848</td>
    <td class="codeline">      if (!MRI->hasOneDef(VReg)) {</td>
    <td class="lineNumber">848</td>
    <td class="codeline">      if (!MRI->hasOneDef(VReg)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">849</td>
    <td class="codeline">        AddVRegOp(VReg);</td>
    <td class="lineNumber">849</td>
    <td class="codeline">        AddVRegOp(VReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">850</td>
    <td class="codeline">        continue;</td>
    <td class="lineNumber">850</td>
    <td class="codeline">        continue;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">851</td>
    <td class="codeline">      }</td>
    <td class="lineNumber">851</td>
    <td class="codeline">      }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">852</td>
    <td class="codeline"></td>
    <td class="lineNumber">852</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">853</td>
    <td class="codeline">      DefMI = &*MRI->def_instr_begin(VReg);</td>
    <td class="lineNumber">853</td>
    <td class="codeline">      DefMI = &*MRI->def_instr_begin(VReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">854</td>
    <td class="codeline">    } else {</td>
    <td class="lineNumber">854</td>
    <td class="codeline">    } else {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">855</td>
    <td class="codeline">      assert(DbgOperand.getKind() == SDDbgOperand::CONST);</td>
    <td class="lineNumber">855</td>
    <td class="codeline">      assert(DbgOperand.getKind() == SDDbgOperand::CONST);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">856</td>
    <td class="codeline">      MOs.push_back(GetMOForConstDbgOp(DbgOperand));</td>
    <td class="lineNumber">856</td>
    <td class="codeline">      MOs.push_back(GetMOForConstDbgOp(DbgOperand));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">857</td>
    <td class="codeline">      continue;</td>
    <td class="lineNumber">857</td>
    <td class="codeline">      continue;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">858</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">858</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">859</td>
    <td class="codeline"></td>
    <td class="lineNumber">859</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">860</td>
    <td class="codeline">    // Avoid copy like instructions: they don't define values, only move them.</td>
    <td class="lineNumber">860</td>
    <td class="codeline">    // Avoid copy like instructions: they don't define values, only move them.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">861</td>
    <td class="codeline">    // Leave a virtual-register reference until it can be fixed up later, to</td>
    <td class="lineNumber">861</td>
    <td class="codeline">    // Leave a virtual-register reference until it can be fixed up later, to</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">862</td>
    <td class="codeline">    // find the underlying value definition.</td>
    <td class="lineNumber">862</td>
    <td class="codeline">    // find the underlying value definition.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">863</td>
    <td class="codeline">    if (DefMI->isCopyLike() || TII->isCopyInstr(*DefMI)) {</td>
    <td class="lineNumber">863</td>
    <td class="codeline">    if (DefMI->isCopyLike() || TII->isCopyInstr(*DefMI)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">864</td>
    <td class="codeline">      AddVRegOp(VReg);</td>
    <td class="lineNumber">864</td>
    <td class="codeline">      AddVRegOp(VReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">865</td>
    <td class="codeline">      continue;</td>
    <td class="lineNumber">865</td>
    <td class="codeline">      continue;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">866</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">866</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">867</td>
    <td class="codeline"></td>
    <td class="lineNumber">867</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">868</td>
    <td class="codeline">    // Find the operand number which defines the specified VReg.</td>
    <td class="lineNumber">868</td>
    <td class="codeline">    // Find the operand number which defines the specified VReg.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">869</td>
    <td class="codeline">    unsigned OperandIdx = 0;</td>
    <td class="lineNumber">869</td>
    <td class="codeline">    unsigned OperandIdx = 0;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">870</td>
    <td class="codeline">    for (const auto &MO : DefMI->operands()) {</td>
    <td class="lineNumber">870</td>
    <td class="codeline">    for (const auto &MO : DefMI->operands()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">871</td>
    <td class="codeline">      if (MO.isReg() && MO.isDef() && MO.getReg() == VReg)</td>
    <td class="lineNumber">871</td>
    <td class="codeline">      if (MO.isReg() && MO.isDef() && MO.getReg() == VReg)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">872</td>
    <td class="codeline">        break;</td>
    <td class="lineNumber">872</td>
    <td class="codeline">        break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">873</td>
    <td class="codeline">      ++OperandIdx;</td>
    <td class="lineNumber">873</td>
    <td class="codeline">      ++OperandIdx;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">874</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">874</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">875</td>
    <td class="codeline">    assert(OperandIdx < DefMI->getNumOperands());</td>
    <td class="lineNumber">875</td>
    <td class="codeline">    assert(OperandIdx < DefMI->getNumOperands());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">876</td>
    <td class="codeline"></td>
    <td class="lineNumber">876</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">877</td>
    <td class="codeline">    // Make the DBG_INSTR_REF refer to that instruction, and that operand.</td>
    <td class="lineNumber">877</td>
    <td class="codeline">    // Make the DBG_INSTR_REF refer to that instruction, and that operand.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">878</td>
    <td class="codeline">    unsigned InstrNum = DefMI->getDebugInstrNum();</td>
    <td class="lineNumber">878</td>
    <td class="codeline">    unsigned InstrNum = DefMI->getDebugInstrNum();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">879</td>
    <td class="codeline">    MOs.push_back(MachineOperand::CreateDbgInstrRef(InstrNum, OperandIdx));</td>
    <td class="lineNumber">879</td>
    <td class="codeline">    MOs.push_back(MachineOperand::CreateDbgInstrRef(InstrNum, OperandIdx));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">880</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">880</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">881</td>
    <td class="codeline"></td>
    <td class="lineNumber">881</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">882</td>
    <td class="codeline">  // If we haven't created a valid MachineOperand for every DbgOp, abort and</td>
    <td class="lineNumber">882</td>
    <td class="codeline">  // If we haven't created a valid MachineOperand for every DbgOp, abort and</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">883</td>
    <td class="codeline">  // produce an undef DBG_VALUE.</td>
    <td class="lineNumber">883</td>
    <td class="codeline">  // produce an undef DBG_VALUE.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">884</td>
    <td class="codeline">  if (MOs.size() != OpCount)</td>
    <td class="lineNumber">884</td>
    <td class="codeline">  if (MOs.size() != OpCount)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">885</td>
    <td class="codeline">    return EmitDbgNoLocation(SD);</td>
    <td class="lineNumber">885</td>
    <td class="codeline">    return EmitDbgNoLocation(SD);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">886</td>
    <td class="codeline"></td>
    <td class="lineNumber">886</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">887</td>
    <td class="codeline">  return BuildMI(*MF, DL, RefII, false, MOs, Var, Expr);</td>
    <td class="lineNumber">887</td>
    <td class="codeline">  return BuildMI(*MF, DL, RefII, false, MOs, Var, Expr);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">888</td>
    <td class="codeline">}</td>
    <td class="lineNumber">888</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">889</td>
    <td class="codeline"></td>
    <td class="lineNumber">889</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">890</td>
    <td class="codeline">MachineInstr *InstrEmitter::EmitDbgNoLocation(SDDbgValue *SD) {</td>
    <td class="lineNumber">890</td>
    <td class="codeline">MachineInstr *InstrEmitter::EmitDbgNoLocation(SDDbgValue *SD) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">891</td>
    <td class="codeline">  // An invalidated SDNode must generate an undef DBG_VALUE: although the</td>
    <td class="lineNumber">891</td>
    <td class="codeline">  // An invalidated SDNode must generate an undef DBG_VALUE: although the</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">892</td>
    <td class="codeline">  // original value is no longer computed, earlier DBG_VALUEs live ranges</td>
    <td class="lineNumber">892</td>
    <td class="codeline">  // original value is no longer computed, earlier DBG_VALUEs live ranges</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">893</td>
    <td class="codeline">  // must not leak into later code.</td>
    <td class="lineNumber">893</td>
    <td class="codeline">  // must not leak into later code.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">894</td>
    <td class="codeline">  DIVariable *Var = SD->getVariable();</td>
    <td class="lineNumber">894</td>
    <td class="codeline">  DIVariable *Var = SD->getVariable();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">895</td>
    <td class="codeline">  const DIExpression *Expr =</td>
    <td class="lineNumber">895</td>
    <td class="codeline">  const DIExpression *Expr =</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">896</td>
    <td class="codeline">      DIExpression::convertToUndefExpression(SD->getExpression());</td>
    <td class="lineNumber">896</td>
    <td class="codeline">      DIExpression::convertToUndefExpression(SD->getExpression());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">897</td>
    <td class="codeline">  DebugLoc DL = SD->getDebugLoc();</td>
    <td class="lineNumber">897</td>
    <td class="codeline">  DebugLoc DL = SD->getDebugLoc();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">898</td>
    <td class="codeline">  const MCInstrDesc &Desc = TII->get(TargetOpcode::DBG_VALUE);</td>
    <td class="lineNumber">898</td>
    <td class="codeline">  const MCInstrDesc &Desc = TII->get(TargetOpcode::DBG_VALUE);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">899</td>
    <td class="codeline">  return BuildMI(*MF, DL, Desc, false, 0U, Var, Expr);</td>
    <td class="lineNumber">899</td>
    <td class="codeline">  return BuildMI(*MF, DL, Desc, false, 0U, Var, Expr);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">900</td>
    <td class="codeline">}</td>
    <td class="lineNumber">900</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">901</td>
    <td class="codeline"></td>
    <td class="lineNumber">901</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">902</td>
    <td class="codeline">MachineInstr *</td>
    <td class="lineNumber">902</td>
    <td class="codeline">MachineInstr *</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">903</td>
    <td class="codeline">InstrEmitter::EmitDbgValueList(SDDbgValue *SD,</td>
    <td class="lineNumber">903</td>
    <td class="codeline">InstrEmitter::EmitDbgValueList(SDDbgValue *SD,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">904</td>
    <td class="codeline">                               DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">904</td>
    <td class="codeline">                               DenseMap<SDValue, Register> &VRBaseMap) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">905</td>
    <td class="codeline">  MDNode *Var = SD->getVariable();</td>
    <td class="lineNumber">905</td>
    <td class="codeline">  MDNode *Var = SD->getVariable();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">906</td>
    <td class="codeline">  DIExpression *Expr = SD->getExpression();</td>
    <td class="lineNumber">906</td>
    <td class="codeline">  DIExpression *Expr = SD->getExpression();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">907</td>
    <td class="codeline">  DebugLoc DL = SD->getDebugLoc();</td>
    <td class="lineNumber">907</td>
    <td class="codeline">  DebugLoc DL = SD->getDebugLoc();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">908</td>
    <td class="codeline">  // DBG_VALUE_LIST := "DBG_VALUE_LIST" var, expression, loc (, loc)*</td>
    <td class="lineNumber">908</td>
    <td class="codeline">  // DBG_VALUE_LIST := "DBG_VALUE_LIST" var, expression, loc (, loc)*</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">909</td>
    <td class="codeline">  const MCInstrDesc &DbgValDesc = TII->get(TargetOpcode::DBG_VALUE_LIST);</td>
    <td class="lineNumber">909</td>
    <td class="codeline">  const MCInstrDesc &DbgValDesc = TII->get(TargetOpcode::DBG_VALUE_LIST);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">910</td>
    <td class="codeline">  // Build the DBG_VALUE_LIST instruction base.</td>
    <td class="lineNumber">910</td>
    <td class="codeline">  // Build the DBG_VALUE_LIST instruction base.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">911</td>
    <td class="codeline">  auto MIB = BuildMI(*MF, DL, DbgValDesc);</td>
    <td class="lineNumber">911</td>
    <td class="codeline">  auto MIB = BuildMI(*MF, DL, DbgValDesc);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">912</td>
    <td class="codeline">  MIB.addMetadata(Var);</td>
    <td class="lineNumber">912</td>
    <td class="codeline">  MIB.addMetadata(Var);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">913</td>
    <td class="codeline">  MIB.addMetadata(Expr);</td>
    <td class="lineNumber">913</td>
    <td class="codeline">  MIB.addMetadata(Expr);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">914</td>
    <td class="codeline">  AddDbgValueLocationOps(MIB, DbgValDesc, SD->getLocationOps(), VRBaseMap);</td>
    <td class="lineNumber">914</td>
    <td class="codeline">  AddDbgValueLocationOps(MIB, DbgValDesc, SD->getLocationOps(), VRBaseMap);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">915</td>
    <td class="codeline">  return &*MIB;</td>
    <td class="lineNumber">915</td>
    <td class="codeline">  return &*MIB;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">916</td>
    <td class="codeline">}</td>
    <td class="lineNumber">916</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">917</td>
    <td class="codeline"></td>
    <td class="lineNumber">917</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">918</td>
    <td class="codeline">MachineInstr *</td>
    <td class="lineNumber">918</td>
    <td class="codeline">MachineInstr *</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">919</td>
    <td class="codeline">InstrEmitter::EmitDbgValueFromSingleOp(SDDbgValue *SD,</td>
    <td class="lineNumber">919</td>
    <td class="codeline">InstrEmitter::EmitDbgValueFromSingleOp(SDDbgValue *SD,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">920</td>
    <td class="codeline">                                       DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">920</td>
    <td class="codeline">                                       DenseMap<SDValue, Register> &VRBaseMap) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">921</td>
    <td class="codeline">  MDNode *Var = SD->getVariable();</td>
    <td class="lineNumber">921</td>
    <td class="codeline">  MDNode *Var = SD->getVariable();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">922</td>
    <td class="codeline">  DIExpression *Expr = SD->getExpression();</td>
    <td class="lineNumber">922</td>
    <td class="codeline">  DIExpression *Expr = SD->getExpression();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">923</td>
    <td class="codeline">  DebugLoc DL = SD->getDebugLoc();</td>
    <td class="lineNumber">923</td>
    <td class="codeline">  DebugLoc DL = SD->getDebugLoc();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">924</td>
    <td class="codeline">  const MCInstrDesc &II = TII->get(TargetOpcode::DBG_VALUE);</td>
    <td class="lineNumber">924</td>
    <td class="codeline">  const MCInstrDesc &II = TII->get(TargetOpcode::DBG_VALUE);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">925</td>
    <td class="codeline"></td>
    <td class="lineNumber">925</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">926</td>
    <td class="codeline">  assert(SD->getLocationOps().size() == 1 &&</td>
    <td class="lineNumber">926</td>
    <td class="codeline">  assert(SD->getLocationOps().size() == 1 &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">927</td>
    <td class="codeline">         "Non variadic dbg_value should have only one location op");</td>
    <td class="lineNumber">927</td>
    <td class="codeline">         "Non variadic dbg_value should have only one location op");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">928</td>
    <td class="codeline"></td>
    <td class="lineNumber">928</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">929</td>
    <td class="codeline">  // See about constant-folding the expression.</td>
    <td class="lineNumber">929</td>
    <td class="codeline">  // See about constant-folding the expression.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">930</td>
    <td class="codeline">  // Copy the location operand in case we replace it.</td>
    <td class="lineNumber">930</td>
    <td class="codeline">  // Copy the location operand in case we replace it.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">931</td>
    <td class="codeline">  SmallVector<SDDbgOperand, 1> LocationOps(1, SD->getLocationOps()[0]);</td>
    <td class="lineNumber">931</td>
    <td class="codeline">  SmallVector<SDDbgOperand, 1> LocationOps(1, SD->getLocationOps()[0]);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">932</td>
    <td class="codeline">  if (Expr && LocationOps[0].getKind() == SDDbgOperand::CONST) {</td>
    <td class="lineNumber">932</td>
    <td class="codeline">  if (Expr && LocationOps[0].getKind() == SDDbgOperand::CONST) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">933</td>
    <td class="codeline">    const Value *V = LocationOps[0].getConst();</td>
    <td class="lineNumber">933</td>
    <td class="codeline">    const Value *V = LocationOps[0].getConst();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">934</td>
    <td class="codeline">    if (auto *C = dyn_cast<ConstantInt>(V)) {</td>
    <td class="lineNumber">934</td>
    <td class="codeline">    if (auto *C = dyn_cast<ConstantInt>(V)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">935</td>
    <td class="codeline">      std::tie(Expr, C) = Expr->constantFold(C);</td>
    <td class="lineNumber">935</td>
    <td class="codeline">      std::tie(Expr, C) = Expr->constantFold(C);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">936</td>
    <td class="codeline">      LocationOps[0] = SDDbgOperand::fromConst(C);</td>
    <td class="lineNumber">936</td>
    <td class="codeline">      LocationOps[0] = SDDbgOperand::fromConst(C);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">937</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">937</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">938</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">938</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">939</td>
    <td class="codeline"></td>
    <td class="lineNumber">939</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">940</td>
    <td class="codeline">  // Emit non-variadic dbg_value nodes as DBG_VALUE.</td>
    <td class="lineNumber">940</td>
    <td class="codeline">  // Emit non-variadic dbg_value nodes as DBG_VALUE.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">941</td>
    <td class="codeline">  // DBG_VALUE := "DBG_VALUE" loc, isIndirect, var, expr</td>
    <td class="lineNumber">941</td>
    <td class="codeline">  // DBG_VALUE := "DBG_VALUE" loc, isIndirect, var, expr</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">942</td>
    <td class="codeline">  auto MIB = BuildMI(*MF, DL, II);</td>
    <td class="lineNumber">942</td>
    <td class="codeline">  auto MIB = BuildMI(*MF, DL, II);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">943</td>
    <td class="codeline">  AddDbgValueLocationOps(MIB, II, LocationOps, VRBaseMap);</td>
    <td class="lineNumber">943</td>
    <td class="codeline">  AddDbgValueLocationOps(MIB, II, LocationOps, VRBaseMap);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">944</td>
    <td class="codeline"></td>
    <td class="lineNumber">944</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">945</td>
    <td class="codeline">  if (SD->isIndirect())</td>
    <td class="lineNumber">945</td>
    <td class="codeline">  if (SD->isIndirect())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">946</td>
    <td class="codeline">    MIB.addImm(0U);</td>
    <td class="lineNumber">946</td>
    <td class="codeline">    MIB.addImm(0U);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">947</td>
    <td class="codeline">  else</td>
    <td class="lineNumber">947</td>
    <td class="codeline">  else</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">948</td>
    <td class="codeline">    MIB.addReg(0U);</td>
    <td class="lineNumber">948</td>
    <td class="codeline">    MIB.addReg(0U);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">949</td>
    <td class="codeline"></td>
    <td class="lineNumber">949</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">950</td>
    <td class="codeline">  return MIB.addMetadata(Var).addMetadata(Expr);</td>
    <td class="lineNumber">950</td>
    <td class="codeline">  return MIB.addMetadata(Var).addMetadata(Expr);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">951</td>
    <td class="codeline">}</td>
    <td class="lineNumber">951</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">952</td>
    <td class="codeline"></td>
    <td class="lineNumber">952</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">953</td>
    <td class="codeline">MachineInstr *</td>
    <td class="lineNumber">953</td>
    <td class="codeline">MachineInstr *</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">954</td>
    <td class="codeline">InstrEmitter::EmitDbgLabel(SDDbgLabel *SD) {</td>
    <td class="lineNumber">954</td>
    <td class="codeline">InstrEmitter::EmitDbgLabel(SDDbgLabel *SD) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">955</td>
    <td class="codeline">  MDNode *Label = SD->getLabel();</td>
    <td class="lineNumber">955</td>
    <td class="codeline">  MDNode *Label = SD->getLabel();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">956</td>
    <td class="codeline">  DebugLoc DL = SD->getDebugLoc();</td>
    <td class="lineNumber">956</td>
    <td class="codeline">  DebugLoc DL = SD->getDebugLoc();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">957</td>
    <td class="codeline">  assert(cast<DILabel>(Label)->isValidLocationForIntrinsic(DL) &&</td>
    <td class="lineNumber">957</td>
    <td class="codeline">  assert(cast<DILabel>(Label)->isValidLocationForIntrinsic(DL) &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">958</td>
    <td class="codeline">         "Expected inlined-at fields to agree");</td>
    <td class="lineNumber">958</td>
    <td class="codeline">         "Expected inlined-at fields to agree");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">959</td>
    <td class="codeline"></td>
    <td class="lineNumber">959</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">960</td>
    <td class="codeline">  const MCInstrDesc &II = TII->get(TargetOpcode::DBG_LABEL);</td>
    <td class="lineNumber">960</td>
    <td class="codeline">  const MCInstrDesc &II = TII->get(TargetOpcode::DBG_LABEL);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">961</td>
    <td class="codeline">  MachineInstrBuilder MIB = BuildMI(*MF, DL, II);</td>
    <td class="lineNumber">961</td>
    <td class="codeline">  MachineInstrBuilder MIB = BuildMI(*MF, DL, II);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">962</td>
    <td class="codeline">  MIB.addMetadata(Label);</td>
    <td class="lineNumber">962</td>
    <td class="codeline">  MIB.addMetadata(Label);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">963</td>
    <td class="codeline"></td>
    <td class="lineNumber">963</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">964</td>
    <td class="codeline">  return &*MIB;</td>
    <td class="lineNumber">964</td>
    <td class="codeline">  return &*MIB;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">965</td>
    <td class="codeline">}</td>
    <td class="lineNumber">965</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">966</td>
    <td class="codeline"></td>
    <td class="lineNumber">966</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">967</td>
    <td class="codeline">/// EmitMachineNode - Generate machine code for a target-specific node and</td>
    <td class="lineNumber">967</td>
    <td class="codeline">/// EmitMachineNode - Generate machine code for a target-specific node and</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">968</td>
    <td class="codeline">/// needed dependencies.</td>
    <td class="lineNumber">968</td>
    <td class="codeline">/// needed dependencies.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">969</td>
    <td class="codeline">///</td>
    <td class="lineNumber">969</td>
    <td class="codeline">///</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">970</td>
    <td class="codeline">void InstrEmitter::</td>
    <td class="lineNumber">970</td>
    <td class="codeline">void InstrEmitter::</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">971</td>
    <td class="codeline">EmitMachineNode(SDNode *Node, bool IsClone, bool IsCloned,</td>
    <td class="lineNumber">971</td>
    <td class="codeline">EmitMachineNode(SDNode *Node, bool IsClone, bool IsCloned,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">972</td>
    <td class="codeline">                DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">972</td>
    <td class="codeline">                DenseMap<SDValue, Register> &VRBaseMap) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">973</td>
    <td class="codeline">  unsigned Opc = Node->getMachineOpcode();</td>
    <td class="lineNumber">973</td>
    <td class="codeline">  unsigned Opc = Node->getMachineOpcode();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">974</td>
    <td class="codeline"></td>
    <td class="lineNumber">974</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">975</td>
    <td class="codeline">  // Handle subreg insert/extract specially</td>
    <td class="lineNumber">975</td>
    <td class="codeline">  // Handle subreg insert/extract specially</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">976</td>
    <td class="codeline">  if (Opc == TargetOpcode::EXTRACT_SUBREG ||</td>
    <td class="lineNumber">976</td>
    <td class="codeline">  if (Opc == TargetOpcode::EXTRACT_SUBREG ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">977</td>
    <td class="codeline">      Opc == TargetOpcode::INSERT_SUBREG ||</td>
    <td class="lineNumber">977</td>
    <td class="codeline">      Opc == TargetOpcode::INSERT_SUBREG ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">978</td>
    <td class="codeline">      Opc == TargetOpcode::SUBREG_TO_REG) {</td>
    <td class="lineNumber">978</td>
    <td class="codeline">      Opc == TargetOpcode::SUBREG_TO_REG) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">979</td>
    <td class="codeline">    EmitSubregNode(Node, VRBaseMap, IsClone, IsCloned);</td>
    <td class="lineNumber">979</td>
    <td class="codeline">    EmitSubregNode(Node, VRBaseMap, IsClone, IsCloned);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">980</td>
    <td class="codeline">    return;</td>
    <td class="lineNumber">980</td>
    <td class="codeline">    return;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">981</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">981</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">982</td>
    <td class="codeline"></td>
    <td class="lineNumber">982</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">983</td>
    <td class="codeline">  // Handle COPY_TO_REGCLASS specially.</td>
    <td class="lineNumber">983</td>
    <td class="codeline">  // Handle COPY_TO_REGCLASS specially.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">984</td>
    <td class="codeline">  if (Opc == TargetOpcode::COPY_TO_REGCLASS) {</td>
    <td class="lineNumber">984</td>
    <td class="codeline">  if (Opc == TargetOpcode::COPY_TO_REGCLASS) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">985</td>
    <td class="codeline">    EmitCopyToRegClassNode(Node, VRBaseMap);</td>
    <td class="lineNumber">985</td>
    <td class="codeline">    EmitCopyToRegClassNode(Node, VRBaseMap);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">986</td>
    <td class="codeline">    return;</td>
    <td class="lineNumber">986</td>
    <td class="codeline">    return;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">987</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">987</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">988</td>
    <td class="codeline"></td>
    <td class="lineNumber">988</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">989</td>
    <td class="codeline">  // Handle REG_SEQUENCE specially.</td>
    <td class="lineNumber">989</td>
    <td class="codeline">  // Handle REG_SEQUENCE specially.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">990</td>
    <td class="codeline">  if (Opc == TargetOpcode::REG_SEQUENCE) {</td>
    <td class="lineNumber">990</td>
    <td class="codeline">  if (Opc == TargetOpcode::REG_SEQUENCE) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">991</td>
    <td class="codeline">    EmitRegSequence(Node, VRBaseMap, IsClone, IsCloned);</td>
    <td class="lineNumber">991</td>
    <td class="codeline">    EmitRegSequence(Node, VRBaseMap, IsClone, IsCloned);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">992</td>
    <td class="codeline">    return;</td>
    <td class="lineNumber">992</td>
    <td class="codeline">    return;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">993</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">993</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">994</td>
    <td class="codeline"></td>
    <td class="lineNumber">994</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">995</td>
    <td class="codeline">  if (Opc == TargetOpcode::IMPLICIT_DEF)</td>
    <td class="lineNumber">995</td>
    <td class="codeline">  if (Opc == TargetOpcode::IMPLICIT_DEF)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">996</td>
    <td class="codeline">    // We want a unique VR for each IMPLICIT_DEF use.</td>
    <td class="lineNumber">996</td>
    <td class="codeline">    // We want a unique VR for each IMPLICIT_DEF use.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">997</td>
    <td class="codeline">    return;</td>
    <td class="lineNumber">997</td>
    <td class="codeline">    return;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">998</td>
    <td class="codeline"></td>
    <td class="lineNumber">998</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">999</td>
    <td class="codeline">  const MCInstrDesc &II = TII->get(Opc);</td>
    <td class="lineNumber">999</td>
    <td class="codeline">  const MCInstrDesc &II = TII->get(Opc);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1000</td>
    <td class="codeline">  unsigned NumResults = CountResults(Node);</td>
    <td class="lineNumber">1000</td>
    <td class="codeline">  unsigned NumResults = CountResults(Node);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1001</td>
    <td class="codeline">  unsigned NumDefs = II.getNumDefs();</td>
    <td class="lineNumber">1001</td>
    <td class="codeline">  unsigned NumDefs = II.getNumDefs();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1002</td>
    <td class="codeline">  const MCPhysReg *ScratchRegs = nullptr;</td>
    <td class="lineNumber">1002</td>
    <td class="codeline">  const MCPhysReg *ScratchRegs = nullptr;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1003</td>
    <td class="codeline"></td>
    <td class="lineNumber">1003</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1004</td>
    <td class="codeline">  // Handle STACKMAP and PATCHPOINT specially and then use the generic code.</td>
    <td class="lineNumber">1004</td>
    <td class="codeline">  // Handle STACKMAP and PATCHPOINT specially and then use the generic code.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1005</td>
    <td class="codeline">  if (Opc == TargetOpcode::STACKMAP || Opc == TargetOpcode::PATCHPOINT) {</td>
    <td class="lineNumber">1005</td>
    <td class="codeline">  if (Opc == TargetOpcode::STACKMAP || Opc == TargetOpcode::PATCHPOINT) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1006</td>
    <td class="codeline">    // Stackmaps do not have arguments and do not preserve their calling</td>
    <td class="lineNumber">1006</td>
    <td class="codeline">    // Stackmaps do not have arguments and do not preserve their calling</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1007</td>
    <td class="codeline">    // convention. However, to simplify runtime support, they clobber the same</td>
    <td class="lineNumber">1007</td>
    <td class="codeline">    // convention. However, to simplify runtime support, they clobber the same</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1008</td>
    <td class="codeline">    // scratch registers as AnyRegCC.</td>
    <td class="lineNumber">1008</td>
    <td class="codeline">    // scratch registers as AnyRegCC.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1009</td>
    <td class="codeline">    unsigned CC = CallingConv::AnyReg;</td>
    <td class="lineNumber">1009</td>
    <td class="codeline">    unsigned CC = CallingConv::AnyReg;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1010</td>
    <td class="codeline">    if (Opc == TargetOpcode::PATCHPOINT) {</td>
    <td class="lineNumber">1010</td>
    <td class="codeline">    if (Opc == TargetOpcode::PATCHPOINT) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1011</td>
    <td class="codeline">      CC = Node->getConstantOperandVal(PatchPointOpers::CCPos);</td>
    <td class="lineNumber">1011</td>
    <td class="codeline">      CC = Node->getConstantOperandVal(PatchPointOpers::CCPos);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1012</td>
    <td class="codeline">      NumDefs = NumResults;</td>
    <td class="lineNumber">1012</td>
    <td class="codeline">      NumDefs = NumResults;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1013</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">1013</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1014</td>
    <td class="codeline">    ScratchRegs = TLI->getScratchRegisters((CallingConv::ID) CC);</td>
    <td class="lineNumber">1014</td>
    <td class="codeline">    ScratchRegs = TLI->getScratchRegisters((CallingConv::ID) CC);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1015</td>
    <td class="codeline">  } else if (Opc == TargetOpcode::STATEPOINT) {</td>
    <td class="lineNumber">1015</td>
    <td class="codeline">  } else if (Opc == TargetOpcode::STATEPOINT) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1016</td>
    <td class="codeline">    NumDefs = NumResults;</td>
    <td class="lineNumber">1016</td>
    <td class="codeline">    NumDefs = NumResults;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1017</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">1017</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1018</td>
    <td class="codeline"></td>
    <td class="lineNumber">1018</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1019</td>
    <td class="codeline">  unsigned NumImpUses = 0;</td>
    <td class="lineNumber">1019</td>
    <td class="codeline">  unsigned NumImpUses = 0;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1020</td>
    <td class="codeline">  unsigned NodeOperands =</td>
    <td class="lineNumber">1020</td>
    <td class="codeline">  unsigned NodeOperands =</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1021</td>
    <td class="codeline">    countOperands(Node, II.getNumOperands() - NumDefs, NumImpUses);</td>
    <td class="lineNumber">1021</td>
    <td class="codeline">    countOperands(Node, II.getNumOperands() - NumDefs, NumImpUses);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1022</td>
    <td class="codeline">  bool HasVRegVariadicDefs = !MF->getTarget().usesPhysRegsForValues() &&</td>
    <td class="lineNumber">1022</td>
    <td class="codeline">  bool HasVRegVariadicDefs = !MF->getTarget().usesPhysRegsForValues() &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1023</td>
    <td class="codeline">                             II.isVariadic() && II.variadicOpsAreDefs();</td>
    <td class="lineNumber">1023</td>
    <td class="codeline">                             II.isVariadic() && II.variadicOpsAreDefs();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1024</td>
    <td class="codeline">  bool HasPhysRegOuts = NumResults > NumDefs && !II.implicit_defs().empty() &&</td>
    <td class="lineNumber">1024</td>
    <td class="codeline">  bool HasPhysRegOuts = NumResults > NumDefs && !II.implicit_defs().empty() &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1025</td>
    <td class="codeline">                        !HasVRegVariadicDefs;</td>
    <td class="lineNumber">1025</td>
    <td class="codeline">                        !HasVRegVariadicDefs;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1026</td>
    <td class="codeline">#ifndef NDEBUG</td>
    <td class="lineNumber">1026</td>
    <td class="codeline">#ifndef NDEBUG</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1027</td>
    <td class="codeline">  unsigned NumMIOperands = NodeOperands + NumResults;</td>
    <td class="lineNumber">1027</td>
    <td class="codeline">  unsigned NumMIOperands = NodeOperands + NumResults;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1028</td>
    <td class="codeline">  if (II.isVariadic())</td>
    <td class="lineNumber">1028</td>
    <td class="codeline">  if (II.isVariadic())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1029</td>
    <td class="codeline">    assert(NumMIOperands >= II.getNumOperands() &&</td>
    <td class="lineNumber">1029</td>
    <td class="codeline">    assert(NumMIOperands >= II.getNumOperands() &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1030</td>
    <td class="codeline">           "Too few operands for a variadic node!");</td>
    <td class="lineNumber">1030</td>
    <td class="codeline">           "Too few operands for a variadic node!");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1031</td>
    <td class="codeline">  else</td>
    <td class="lineNumber">1031</td>
    <td class="codeline">  else</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1032</td>
    <td class="codeline">    assert(NumMIOperands >= II.getNumOperands() &&</td>
    <td class="lineNumber">1032</td>
    <td class="codeline">    assert(NumMIOperands >= II.getNumOperands() &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1033</td>
    <td class="codeline">           NumMIOperands <=</td>
    <td class="lineNumber">1033</td>
    <td class="codeline">           NumMIOperands <=</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1034</td>
    <td class="codeline">               II.getNumOperands() + II.implicit_defs().size() + NumImpUses &&</td>
    <td class="lineNumber">1034</td>
    <td class="codeline">               II.getNumOperands() + II.implicit_defs().size() + NumImpUses &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1035</td>
    <td class="codeline">           "#operands for dag node doesn't match .td file!");</td>
    <td class="lineNumber">1035</td>
    <td class="codeline">           "#operands for dag node doesn't match .td file!");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1036</td>
    <td class="codeline">#endif</td>
    <td class="lineNumber">1036</td>
    <td class="codeline">#endif</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1037</td>
    <td class="codeline"></td>
    <td class="lineNumber">1037</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1038</td>
    <td class="codeline">  // Create the new machine instruction.</td>
    <td class="lineNumber">1038</td>
    <td class="codeline">  // Create the new machine instruction.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1039</td>
    <td class="codeline">  MachineInstrBuilder MIB = BuildMI(*MF, Node->getDebugLoc(), II);</td>
    <td class="lineNumber">1039</td>
    <td class="codeline">  MachineInstrBuilder MIB = BuildMI(*MF, Node->getDebugLoc(), II);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1040</td>
    <td class="codeline"></td>
    <td class="lineNumber">1040</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1041</td>
    <td class="codeline">  // Add result register values for things that are defined by this</td>
    <td class="lineNumber">1041</td>
    <td class="codeline">  // Add result register values for things that are defined by this</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1042</td>
    <td class="codeline">  // instruction.</td>
    <td class="lineNumber">1042</td>
    <td class="codeline">  // instruction.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1043</td>
    <td class="codeline">  if (NumResults) {</td>
    <td class="lineNumber">1043</td>
    <td class="codeline">  if (NumResults) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1044</td>
    <td class="codeline">    CreateVirtualRegisters(Node, MIB, II, IsClone, IsCloned, VRBaseMap);</td>
    <td class="lineNumber">1044</td>
    <td class="codeline">    CreateVirtualRegisters(Node, MIB, II, IsClone, IsCloned, VRBaseMap);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1045</td>
    <td class="codeline"></td>
    <td class="lineNumber">1045</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1046</td>
    <td class="codeline">    // Transfer any IR flags from the SDNode to the MachineInstr</td>
    <td class="lineNumber">1046</td>
    <td class="codeline">    // Transfer any IR flags from the SDNode to the MachineInstr</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1047</td>
    <td class="codeline">    MachineInstr *MI = MIB.getInstr();</td>
    <td class="lineNumber">1047</td>
    <td class="codeline">    MachineInstr *MI = MIB.getInstr();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1048</td>
    <td class="codeline">    const SDNodeFlags Flags = Node->getFlags();</td>
    <td class="lineNumber">1048</td>
    <td class="codeline">    const SDNodeFlags Flags = Node->getFlags();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1049</td>
    <td class="codeline">    if (Flags.hasNoSignedZeros())</td>
    <td class="lineNumber">1049</td>
    <td class="codeline">    if (Flags.hasNoSignedZeros())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1050</td>
    <td class="codeline">      MI->setFlag(MachineInstr::MIFlag::FmNsz);</td>
    <td class="lineNumber">1050</td>
    <td class="codeline">      MI->setFlag(MachineInstr::MIFlag::FmNsz);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1051</td>
    <td class="codeline"></td>
    <td class="lineNumber">1051</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1052</td>
    <td class="codeline">    if (Flags.hasAllowReciprocal())</td>
    <td class="lineNumber">1052</td>
    <td class="codeline">    if (Flags.hasAllowReciprocal())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1053</td>
    <td class="codeline">      MI->setFlag(MachineInstr::MIFlag::FmArcp);</td>
    <td class="lineNumber">1053</td>
    <td class="codeline">      MI->setFlag(MachineInstr::MIFlag::FmArcp);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1054</td>
    <td class="codeline"></td>
    <td class="lineNumber">1054</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1055</td>
    <td class="codeline">    if (Flags.hasNoNaNs())</td>
    <td class="lineNumber">1055</td>
    <td class="codeline">    if (Flags.hasNoNaNs())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1056</td>
    <td class="codeline">      MI->setFlag(MachineInstr::MIFlag::FmNoNans);</td>
    <td class="lineNumber">1056</td>
    <td class="codeline">      MI->setFlag(MachineInstr::MIFlag::FmNoNans);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1057</td>
    <td class="codeline"></td>
    <td class="lineNumber">1057</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1058</td>
    <td class="codeline">    if (Flags.hasNoInfs())</td>
    <td class="lineNumber">1058</td>
    <td class="codeline">    if (Flags.hasNoInfs())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1059</td>
    <td class="codeline">      MI->setFlag(MachineInstr::MIFlag::FmNoInfs);</td>
    <td class="lineNumber">1059</td>
    <td class="codeline">      MI->setFlag(MachineInstr::MIFlag::FmNoInfs);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1060</td>
    <td class="codeline"></td>
    <td class="lineNumber">1060</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1061</td>
    <td class="codeline">    if (Flags.hasAllowContract())</td>
    <td class="lineNumber">1061</td>
    <td class="codeline">    if (Flags.hasAllowContract())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1062</td>
    <td class="codeline">      MI->setFlag(MachineInstr::MIFlag::FmContract);</td>
    <td class="lineNumber">1062</td>
    <td class="codeline">      MI->setFlag(MachineInstr::MIFlag::FmContract);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1063</td>
    <td class="codeline"></td>
    <td class="lineNumber">1063</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1064</td>
    <td class="codeline">    if (Flags.hasApproximateFuncs())</td>
    <td class="lineNumber">1064</td>
    <td class="codeline">    if (Flags.hasApproximateFuncs())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1065</td>
    <td class="codeline">      MI->setFlag(MachineInstr::MIFlag::FmAfn);</td>
    <td class="lineNumber">1065</td>
    <td class="codeline">      MI->setFlag(MachineInstr::MIFlag::FmAfn);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1066</td>
    <td class="codeline"></td>
    <td class="lineNumber">1066</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1067</td>
    <td class="codeline">    if (Flags.hasAllowReassociation())</td>
    <td class="lineNumber">1067</td>
    <td class="codeline">    if (Flags.hasAllowReassociation())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1068</td>
    <td class="codeline">      MI->setFlag(MachineInstr::MIFlag::FmReassoc);</td>
    <td class="lineNumber">1068</td>
    <td class="codeline">      MI->setFlag(MachineInstr::MIFlag::FmReassoc);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1069</td>
    <td class="codeline"></td>
    <td class="lineNumber">1069</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1070</td>
    <td class="codeline">    if (Flags.hasNoUnsignedWrap())</td>
    <td class="lineNumber">1070</td>
    <td class="codeline">    if (Flags.hasNoUnsignedWrap())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1071</td>
    <td class="codeline">      MI->setFlag(MachineInstr::MIFlag::NoUWrap);</td>
    <td class="lineNumber">1071</td>
    <td class="codeline">      MI->setFlag(MachineInstr::MIFlag::NoUWrap);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1072</td>
    <td class="codeline"></td>
    <td class="lineNumber">1072</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1073</td>
    <td class="codeline">    if (Flags.hasNoSignedWrap())</td>
    <td class="lineNumber">1073</td>
    <td class="codeline">    if (Flags.hasNoSignedWrap())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1074</td>
    <td class="codeline">      MI->setFlag(MachineInstr::MIFlag::NoSWrap);</td>
    <td class="lineNumber">1074</td>
    <td class="codeline">      MI->setFlag(MachineInstr::MIFlag::NoSWrap);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1075</td>
    <td class="codeline"></td>
    <td class="lineNumber">1075</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1076</td>
    <td class="codeline">    if (Flags.hasExact())</td>
    <td class="lineNumber">1076</td>
    <td class="codeline">    if (Flags.hasExact())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1077</td>
    <td class="codeline">      MI->setFlag(MachineInstr::MIFlag::IsExact);</td>
    <td class="lineNumber">1077</td>
    <td class="codeline">      MI->setFlag(MachineInstr::MIFlag::IsExact);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1078</td>
    <td class="codeline"></td>
    <td class="lineNumber">1078</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1079</td>
    <td class="codeline">    if (Flags.hasNoFPExcept())</td>
    <td class="lineNumber">1079</td>
    <td class="codeline">    if (Flags.hasNoFPExcept())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1080</td>
    <td class="codeline">      MI->setFlag(MachineInstr::MIFlag::NoFPExcept);</td>
    <td class="lineNumber">1080</td>
    <td class="codeline">      MI->setFlag(MachineInstr::MIFlag::NoFPExcept);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1081</td>
    <td class="codeline"></td>
    <td class="lineNumber">1081</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1082</td>
    <td class="codeline">    if (Flags.hasUnpredictable())</td>
    <td class="lineNumber">1082</td>
    <td class="codeline">    if (Flags.hasUnpredictable())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1083</td>
    <td class="codeline">      MI->setFlag(MachineInstr::MIFlag::Unpredictable);</td>
    <td class="lineNumber">1083</td>
    <td class="codeline">      MI->setFlag(MachineInstr::MIFlag::Unpredictable);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1084</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">1084</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1085</td>
    <td class="codeline"></td>
    <td class="lineNumber">1085</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1086</td>
    <td class="codeline">  // Emit all of the actual operands of this instruction, adding them to the</td>
    <td class="lineNumber">1086</td>
    <td class="codeline">  // Emit all of the actual operands of this instruction, adding them to the</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1087</td>
    <td class="codeline">  // instruction as appropriate.</td>
    <td class="lineNumber">1087</td>
    <td class="codeline">  // instruction as appropriate.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1088</td>
    <td class="codeline">  bool HasOptPRefs = NumDefs > NumResults;</td>
    <td class="lineNumber">1088</td>
    <td class="codeline">  bool HasOptPRefs = NumDefs > NumResults;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1089</td>
    <td class="codeline">  assert((!HasOptPRefs || !HasPhysRegOuts) &&</td>
    <td class="lineNumber">1089</td>
    <td class="codeline">  assert((!HasOptPRefs || !HasPhysRegOuts) &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1090</td>
    <td class="codeline">         "Unable to cope with optional defs and phys regs defs!");</td>
    <td class="lineNumber">1090</td>
    <td class="codeline">         "Unable to cope with optional defs and phys regs defs!");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1091</td>
    <td class="codeline">  unsigned NumSkip = HasOptPRefs ? NumDefs - NumResults : 0;</td>
    <td class="lineNumber">1091</td>
    <td class="codeline">  unsigned NumSkip = HasOptPRefs ? NumDefs - NumResults : 0;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1092</td>
    <td class="codeline">  for (unsigned i = NumSkip; i != NodeOperands; ++i)</td>
    <td class="lineNumber">1092</td>
    <td class="codeline">  for (unsigned i = NumSkip; i != NodeOperands; ++i)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1093</td>
    <td class="codeline">    AddOperand(MIB, Node->getOperand(i), i-NumSkip+NumDefs, &II,</td>
    <td class="lineNumber">1093</td>
    <td class="codeline">    AddOperand(MIB, Node->getOperand(i), i-NumSkip+NumDefs, &II,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1094</td>
    <td class="codeline">               VRBaseMap, /*IsDebug=*/false, IsClone, IsCloned);</td>
    <td class="lineNumber">1094</td>
    <td class="codeline">               VRBaseMap, /*IsDebug=*/false, IsClone, IsCloned);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1095</td>
    <td class="codeline"></td>
    <td class="lineNumber">1095</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1096</td>
    <td class="codeline">  // Add scratch registers as implicit def and early clobber</td>
    <td class="lineNumber">1096</td>
    <td class="codeline">  // Add scratch registers as implicit def and early clobber</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1097</td>
    <td class="codeline">  if (ScratchRegs)</td>
    <td class="lineNumber">1097</td>
    <td class="codeline">  if (ScratchRegs)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1098</td>
    <td class="codeline">    for (unsigned i = 0; ScratchRegs[i]; ++i)</td>
    <td class="lineNumber">1098</td>
    <td class="codeline">    for (unsigned i = 0; ScratchRegs[i]; ++i)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1099</td>
    <td class="codeline">      MIB.addReg(ScratchRegs[i], RegState::ImplicitDefine |</td>
    <td class="lineNumber">1099</td>
    <td class="codeline">      MIB.addReg(ScratchRegs[i], RegState::ImplicitDefine |</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1100</td>
    <td class="codeline">                                 RegState::EarlyClobber);</td>
    <td class="lineNumber">1100</td>
    <td class="codeline">                                 RegState::EarlyClobber);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1101</td>
    <td class="codeline"></td>
    <td class="lineNumber">1101</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1102</td>
    <td class="codeline">  // Set the memory reference descriptions of this instruction now that it is</td>
    <td class="lineNumber">1102</td>
    <td class="codeline">  // Set the memory reference descriptions of this instruction now that it is</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1103</td>
    <td class="codeline">  // part of the function.</td>
    <td class="lineNumber">1103</td>
    <td class="codeline">  // part of the function.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1104</td>
    <td class="codeline">  MIB.setMemRefs(cast<MachineSDNode>(Node)->memoperands());</td>
    <td class="lineNumber">1104</td>
    <td class="codeline">  MIB.setMemRefs(cast<MachineSDNode>(Node)->memoperands());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1105</td>
    <td class="codeline"></td>
    <td class="lineNumber">1105</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1106</td>
    <td class="codeline">  // Set the CFI type.</td>
    <td class="lineNumber">1106</td>
    <td class="codeline">  // Set the CFI type.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1107</td>
    <td class="codeline">  MIB->setCFIType(*MF, Node->getCFIType());</td>
    <td class="lineNumber">1107</td>
    <td class="codeline">  MIB->setCFIType(*MF, Node->getCFIType());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1108</td>
    <td class="codeline"></td>
    <td class="lineNumber">1108</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1109</td>
    <td class="codeline">  // Insert the instruction into position in the block. This needs to</td>
    <td class="lineNumber">1109</td>
    <td class="codeline">  // Insert the instruction into position in the block. This needs to</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1110</td>
    <td class="codeline">  // happen before any custom inserter hook is called so that the</td>
    <td class="lineNumber">1110</td>
    <td class="codeline">  // happen before any custom inserter hook is called so that the</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1111</td>
    <td class="codeline">  // hook knows where in the block to insert the replacement code.</td>
    <td class="lineNumber">1111</td>
    <td class="codeline">  // hook knows where in the block to insert the replacement code.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1112</td>
    <td class="codeline">  MBB->insert(InsertPos, MIB);</td>
    <td class="lineNumber">1112</td>
    <td class="codeline">  MBB->insert(InsertPos, MIB);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1113</td>
    <td class="codeline"></td>
    <td class="lineNumber">1113</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1114</td>
    <td class="codeline">  // The MachineInstr may also define physregs instead of virtregs.  These</td>
    <td class="lineNumber">1114</td>
    <td class="codeline">  // The MachineInstr may also define physregs instead of virtregs.  These</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1115</td>
    <td class="codeline">  // physreg values can reach other instructions in different ways:</td>
    <td class="lineNumber">1115</td>
    <td class="codeline">  // physreg values can reach other instructions in different ways:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1116</td>
    <td class="codeline">  //</td>
    <td class="lineNumber">1116</td>
    <td class="codeline">  //</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1117</td>
    <td class="codeline">  // 1. When there is a use of a Node value beyond the explicitly defined</td>
    <td class="lineNumber">1117</td>
    <td class="codeline">  // 1. When there is a use of a Node value beyond the explicitly defined</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1118</td>
    <td class="codeline">  //    virtual registers, we emit a CopyFromReg for one of the implicitly</td>
    <td class="lineNumber">1118</td>
    <td class="codeline">  //    virtual registers, we emit a CopyFromReg for one of the implicitly</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1119</td>
    <td class="codeline">  //    defined physregs.  This only happens when HasPhysRegOuts is true.</td>
    <td class="lineNumber">1119</td>
    <td class="codeline">  //    defined physregs.  This only happens when HasPhysRegOuts is true.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1120</td>
    <td class="codeline">  //</td>
    <td class="lineNumber">1120</td>
    <td class="codeline">  //</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1121</td>
    <td class="codeline">  // 2. A CopyFromReg reading a physreg may be glued to this instruction.</td>
    <td class="lineNumber">1121</td>
    <td class="codeline">  // 2. A CopyFromReg reading a physreg may be glued to this instruction.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1122</td>
    <td class="codeline">  //</td>
    <td class="lineNumber">1122</td>
    <td class="codeline">  //</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1123</td>
    <td class="codeline">  // 3. A glued instruction may implicitly use a physreg.</td>
    <td class="lineNumber">1123</td>
    <td class="codeline">  // 3. A glued instruction may implicitly use a physreg.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1124</td>
    <td class="codeline">  //</td>
    <td class="lineNumber">1124</td>
    <td class="codeline">  //</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1125</td>
    <td class="codeline">  // 4. A glued instruction may use a RegisterSDNode operand.</td>
    <td class="lineNumber">1125</td>
    <td class="codeline">  // 4. A glued instruction may use a RegisterSDNode operand.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1126</td>
    <td class="codeline">  //</td>
    <td class="lineNumber">1126</td>
    <td class="codeline">  //</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1127</td>
    <td class="codeline">  // Collect all the used physreg defs, and make sure that any unused physreg</td>
    <td class="lineNumber">1127</td>
    <td class="codeline">  // Collect all the used physreg defs, and make sure that any unused physreg</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1128</td>
    <td class="codeline">  // defs are marked as dead.</td>
    <td class="lineNumber">1128</td>
    <td class="codeline">  // defs are marked as dead.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1129</td>
    <td class="codeline">  SmallVector<Register, 8> UsedRegs;</td>
    <td class="lineNumber">1129</td>
    <td class="codeline">  SmallVector<Register, 8> UsedRegs;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1130</td>
    <td class="codeline"></td>
    <td class="lineNumber">1130</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1131</td>
    <td class="codeline">  // Additional results must be physical register defs.</td>
    <td class="lineNumber">1131</td>
    <td class="codeline">  // Additional results must be physical register defs.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1132</td>
    <td class="codeline">  if (HasPhysRegOuts) {</td>
    <td class="lineNumber">1132</td>
    <td class="codeline">  if (HasPhysRegOuts) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1133</td>
    <td class="codeline">    for (unsigned i = NumDefs; i < NumResults; ++i) {</td>
    <td class="lineNumber">1133</td>
    <td class="codeline">    for (unsigned i = NumDefs; i < NumResults; ++i) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1134</td>
    <td class="codeline">      Register Reg = II.implicit_defs()[i - NumDefs];</td>
    <td class="lineNumber">1134</td>
    <td class="codeline">      Register Reg = II.implicit_defs()[i - NumDefs];</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1135</td>
    <td class="codeline">      if (!Node->hasAnyUseOfValue(i))</td>
    <td class="lineNumber">1135</td>
    <td class="codeline">      if (!Node->hasAnyUseOfValue(i))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1136</td>
    <td class="codeline">        continue;</td>
    <td class="lineNumber">1136</td>
    <td class="codeline">        continue;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1137</td>
    <td class="codeline">      // This implicitly defined physreg has a use.</td>
    <td class="lineNumber">1137</td>
    <td class="codeline">      // This implicitly defined physreg has a use.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1138</td>
    <td class="codeline">      UsedRegs.push_back(Reg);</td>
    <td class="lineNumber">1138</td>
    <td class="codeline">      UsedRegs.push_back(Reg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1139</td>
    <td class="codeline">      EmitCopyFromReg(Node, i, IsClone, Reg, VRBaseMap);</td>
    <td class="lineNumber">1139</td>
    <td class="codeline">      EmitCopyFromReg(Node, i, IsClone, Reg, VRBaseMap);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1140</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">1140</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1141</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">1141</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1142</td>
    <td class="codeline"></td>
    <td class="lineNumber">1142</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1143</td>
    <td class="codeline">  // Scan the glue chain for any used physregs.</td>
    <td class="lineNumber">1143</td>
    <td class="codeline">  // Scan the glue chain for any used physregs.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1144</td>
    <td class="codeline">  if (Node->getValueType(Node->getNumValues()-1) == MVT::Glue) {</td>
    <td class="lineNumber">1144</td>
    <td class="codeline">  if (Node->getValueType(Node->getNumValues()-1) == MVT::Glue) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1145</td>
    <td class="codeline">    for (SDNode *F = Node->getGluedUser(); F; F = F->getGluedUser()) {</td>
    <td class="lineNumber">1145</td>
    <td class="codeline">    for (SDNode *F = Node->getGluedUser(); F; F = F->getGluedUser()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1146</td>
    <td class="codeline">      if (F->getOpcode() == ISD::CopyFromReg) {</td>
    <td class="lineNumber">1146</td>
    <td class="codeline">      if (F->getOpcode() == ISD::CopyFromReg) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1147</td>
    <td class="codeline">        UsedRegs.push_back(cast<RegisterSDNode>(F->getOperand(1))->getReg());</td>
    <td class="lineNumber">1147</td>
    <td class="codeline">        UsedRegs.push_back(cast<RegisterSDNode>(F->getOperand(1))->getReg());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1148</td>
    <td class="codeline">        continue;</td>
    <td class="lineNumber">1148</td>
    <td class="codeline">        continue;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1149</td>
    <td class="codeline">      } else if (F->getOpcode() == ISD::CopyToReg) {</td>
    <td class="lineNumber">1149</td>
    <td class="codeline">      } else if (F->getOpcode() == ISD::CopyToReg) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1150</td>
    <td class="codeline">        // Skip CopyToReg nodes that are internal to the glue chain.</td>
    <td class="lineNumber">1150</td>
    <td class="codeline">        // Skip CopyToReg nodes that are internal to the glue chain.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1151</td>
    <td class="codeline">        continue;</td>
    <td class="lineNumber">1151</td>
    <td class="codeline">        continue;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1152</td>
    <td class="codeline">      }</td>
    <td class="lineNumber">1152</td>
    <td class="codeline">      }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1153</td>
    <td class="codeline">      // Collect declared implicit uses.</td>
    <td class="lineNumber">1153</td>
    <td class="codeline">      // Collect declared implicit uses.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1154</td>
    <td class="codeline">      const MCInstrDesc &MCID = TII->get(F->getMachineOpcode());</td>
    <td class="lineNumber">1154</td>
    <td class="codeline">      const MCInstrDesc &MCID = TII->get(F->getMachineOpcode());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1155</td>
    <td class="codeline">      append_range(UsedRegs, MCID.implicit_uses());</td>
    <td class="lineNumber">1155</td>
    <td class="codeline">      append_range(UsedRegs, MCID.implicit_uses());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1156</td>
    <td class="codeline">      // In addition to declared implicit uses, we must also check for</td>
    <td class="lineNumber">1156</td>
    <td class="codeline">      // In addition to declared implicit uses, we must also check for</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1157</td>
    <td class="codeline">      // direct RegisterSDNode operands.</td>
    <td class="lineNumber">1157</td>
    <td class="codeline">      // direct RegisterSDNode operands.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1158</td>
    <td class="codeline">      for (unsigned i = 0, e = F->getNumOperands(); i != e; ++i)</td>
    <td class="lineNumber">1158</td>
    <td class="codeline">      for (unsigned i = 0, e = F->getNumOperands(); i != e; ++i)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1159</td>
    <td class="codeline">        if (RegisterSDNode *R = dyn_cast<RegisterSDNode>(F->getOperand(i))) {</td>
    <td class="lineNumber">1159</td>
    <td class="codeline">        if (RegisterSDNode *R = dyn_cast<RegisterSDNode>(F->getOperand(i))) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1160</td>
    <td class="codeline">          Register Reg = R->getReg();</td>
    <td class="lineNumber">1160</td>
    <td class="codeline">          Register Reg = R->getReg();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1161</td>
    <td class="codeline">          if (Reg.isPhysical())</td>
    <td class="lineNumber">1161</td>
    <td class="codeline">          if (Reg.isPhysical())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1162</td>
    <td class="codeline">            UsedRegs.push_back(Reg);</td>
    <td class="lineNumber">1162</td>
    <td class="codeline">            UsedRegs.push_back(Reg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1163</td>
    <td class="codeline">        }</td>
    <td class="lineNumber">1163</td>
    <td class="codeline">        }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1164</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">1164</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1165</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">1165</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1166</td>
    <td class="codeline"></td>
    <td class="lineNumber">1166</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1167</td>
    <td class="codeline">  // Add rounding control registers as implicit def for function call.</td>
    <td class="lineNumber">1167</td>
    <td class="codeline">  // Add rounding control registers as implicit def for function call.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1168</td>
    <td class="codeline">  if (II.isCall() && MF->getFunction().hasFnAttribute(Attribute::StrictFP)) {</td>
    <td class="lineNumber">1168</td>
    <td class="codeline">  if (II.isCall() && MF->getFunction().hasFnAttribute(Attribute::StrictFP)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1169</td>
    <td class="codeline">    ArrayRef<MCPhysReg> RCRegs = TLI->getRoundingControlRegisters();</td>
    <td class="lineNumber">1169</td>
    <td class="codeline">    ArrayRef<MCPhysReg> RCRegs = TLI->getRoundingControlRegisters();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1170</td>
    <td class="codeline">    for (MCPhysReg Reg : RCRegs)</td>
    <td class="lineNumber">1170</td>
    <td class="codeline">    for (MCPhysReg Reg : RCRegs)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1171</td>
    <td class="codeline">      UsedRegs.push_back(Reg);</td>
    <td class="lineNumber">1171</td>
    <td class="codeline">      UsedRegs.push_back(Reg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1172</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">1172</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1173</td>
    <td class="codeline"></td>
    <td class="lineNumber">1173</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1174</td>
    <td class="codeline">  // Finally mark unused registers as dead.</td>
    <td class="lineNumber">1174</td>
    <td class="codeline">  // Finally mark unused registers as dead.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1175</td>
    <td class="codeline">  if (!UsedRegs.empty() || !II.implicit_defs().empty() || II.hasOptionalDef())</td>
    <td class="lineNumber">1175</td>
    <td class="codeline">  if (!UsedRegs.empty() || !II.implicit_defs().empty() || II.hasOptionalDef())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1176</td>
    <td class="codeline">    MIB->setPhysRegsDeadExcept(UsedRegs, *TRI);</td>
    <td class="lineNumber">1176</td>
    <td class="codeline">    MIB->setPhysRegsDeadExcept(UsedRegs, *TRI);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1177</td>
    <td class="codeline"></td>
    <td class="lineNumber">1177</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1178</td>
    <td class="codeline">  // STATEPOINT is too 'dynamic' to have meaningful machine description.</td>
    <td class="lineNumber">1178</td>
    <td class="codeline">  // STATEPOINT is too 'dynamic' to have meaningful machine description.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1179</td>
    <td class="codeline">  // We have to manually tie operands.</td>
    <td class="lineNumber">1179</td>
    <td class="codeline">  // We have to manually tie operands.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1180</td>
    <td class="codeline">  if (Opc == TargetOpcode::STATEPOINT && NumDefs > 0) {</td>
    <td class="lineNumber">1180</td>
    <td class="codeline">  if (Opc == TargetOpcode::STATEPOINT && NumDefs > 0) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1181</td>
    <td class="codeline">    assert(!HasPhysRegOuts && "STATEPOINT mishandled");</td>
    <td class="lineNumber">1181</td>
    <td class="codeline">    assert(!HasPhysRegOuts && "STATEPOINT mishandled");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1182</td>
    <td class="codeline">    MachineInstr *MI = MIB;</td>
    <td class="lineNumber">1182</td>
    <td class="codeline">    MachineInstr *MI = MIB;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1183</td>
    <td class="codeline">    unsigned Def = 0;</td>
    <td class="lineNumber">1183</td>
    <td class="codeline">    unsigned Def = 0;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1184</td>
    <td class="codeline">    int First = StatepointOpers(MI).getFirstGCPtrIdx();</td>
    <td class="lineNumber">1184</td>
    <td class="codeline">    int First = StatepointOpers(MI).getFirstGCPtrIdx();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1185</td>
    <td class="codeline">    assert(First > 0 && "Statepoint has Defs but no GC ptr list");</td>
    <td class="lineNumber">1185</td>
    <td class="codeline">    assert(First > 0 && "Statepoint has Defs but no GC ptr list");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1186</td>
    <td class="codeline">    unsigned Use = (unsigned)First;</td>
    <td class="lineNumber">1186</td>
    <td class="codeline">    unsigned Use = (unsigned)First;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1187</td>
    <td class="codeline">    while (Def < NumDefs) {</td>
    <td class="lineNumber">1187</td>
    <td class="codeline">    while (Def < NumDefs) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1188</td>
    <td class="codeline">      if (MI->getOperand(Use).isReg())</td>
    <td class="lineNumber">1188</td>
    <td class="codeline">      if (MI->getOperand(Use).isReg())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1189</td>
    <td class="codeline">        MI->tieOperands(Def++, Use);</td>
    <td class="lineNumber">1189</td>
    <td class="codeline">        MI->tieOperands(Def++, Use);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1190</td>
    <td class="codeline">      Use = StackMaps::getNextMetaArgIdx(MI, Use);</td>
    <td class="lineNumber">1190</td>
    <td class="codeline">      Use = StackMaps::getNextMetaArgIdx(MI, Use);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1191</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">1191</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1192</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">1192</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1193</td>
    <td class="codeline"></td>
    <td class="lineNumber">1193</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1194</td>
    <td class="codeline">  // Run post-isel target hook to adjust this instruction if needed.</td>
    <td class="lineNumber">1194</td>
    <td class="codeline">  // Run post-isel target hook to adjust this instruction if needed.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1195</td>
    <td class="codeline">  if (II.hasPostISelHook())</td>
    <td class="lineNumber">1195</td>
    <td class="codeline">  if (II.hasPostISelHook())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1196</td>
    <td class="codeline">    TLI->AdjustInstrPostInstrSelection(*MIB, Node);</td>
    <td class="lineNumber">1196</td>
    <td class="codeline">    TLI->AdjustInstrPostInstrSelection(*MIB, Node);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1197</td>
    <td class="codeline">}</td>
    <td class="lineNumber">1197</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1198</td>
    <td class="codeline"></td>
    <td class="lineNumber">1198</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1199</td>
    <td class="codeline">/// EmitSpecialNode - Generate machine code for a target-independent node and</td>
    <td class="lineNumber">1199</td>
    <td class="codeline">/// EmitSpecialNode - Generate machine code for a target-independent node and</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1200</td>
    <td class="codeline">/// needed dependencies.</td>
    <td class="lineNumber">1200</td>
    <td class="codeline">/// needed dependencies.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1201</td>
    <td class="codeline">void InstrEmitter::</td>
    <td class="lineNumber">1201</td>
    <td class="codeline">void InstrEmitter::</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1202</td>
    <td class="codeline">EmitSpecialNode(SDNode *Node, bool IsClone, bool IsCloned,</td>
    <td class="lineNumber">1202</td>
    <td class="codeline">EmitSpecialNode(SDNode *Node, bool IsClone, bool IsCloned,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1203</td>
    <td class="codeline">                DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">1203</td>
    <td class="codeline">                DenseMap<SDValue, Register> &VRBaseMap) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1204</td>
    <td class="codeline">  switch (Node->getOpcode()) {</td>
    <td class="lineNumber">1204</td>
    <td class="codeline">  switch (Node->getOpcode()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1205</td>
    <td class="codeline">  default:</td>
    <td class="lineNumber">1205</td>
    <td class="codeline">  default:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1206</td>
    <td class="codeline">#ifndef NDEBUG</td>
    <td class="lineNumber">1206</td>
    <td class="codeline">#ifndef NDEBUG</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1207</td>
    <td class="codeline">    Node->dump();</td>
    <td class="lineNumber">1207</td>
    <td class="codeline">    Node->dump();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1208</td>
    <td class="codeline">#endif</td>
    <td class="lineNumber">1208</td>
    <td class="codeline">#endif</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1209</td>
    <td class="codeline">    llvm_unreachable("This target-independent node should have been selected!");</td>
    <td class="lineNumber">1209</td>
    <td class="codeline">    llvm_unreachable("This target-independent node should have been selected!");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1210</td>
    <td class="codeline">  case ISD::EntryToken:</td>
    <td class="lineNumber">1210</td>
    <td class="codeline">  case ISD::EntryToken:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1211</td>
    <td class="codeline">  case ISD::MERGE_VALUES:</td>
    <td class="lineNumber">1211</td>
    <td class="codeline">  case ISD::MERGE_VALUES:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1212</td>
    <td class="codeline">  case ISD::TokenFactor: // fall thru</td>
    <td class="lineNumber">1212</td>
    <td class="codeline">  case ISD::TokenFactor: // fall thru</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1213</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">1213</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1214</td>
    <td class="codeline">  case ISD::CopyToReg: {</td>
    <td class="lineNumber">1214</td>
    <td class="codeline">  case ISD::CopyToReg: {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1215</td>
    <td class="codeline">    Register DestReg = cast<RegisterSDNode>(Node->getOperand(1))->getReg();</td>
    <td class="lineNumber">1215</td>
    <td class="codeline">    Register DestReg = cast<RegisterSDNode>(Node->getOperand(1))->getReg();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1216</td>
    <td class="codeline">    SDValue SrcVal = Node->getOperand(2);</td>
    <td class="lineNumber">1216</td>
    <td class="codeline">    SDValue SrcVal = Node->getOperand(2);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1217</td>
    <td class="codeline">    if (DestReg.isVirtual() && SrcVal.isMachineOpcode() &&</td>
    <td class="lineNumber">1217</td>
    <td class="codeline">    if (DestReg.isVirtual() && SrcVal.isMachineOpcode() &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1218</td>
    <td class="codeline">        SrcVal.getMachineOpcode() == TargetOpcode::IMPLICIT_DEF) {</td>
    <td class="lineNumber">1218</td>
    <td class="codeline">        SrcVal.getMachineOpcode() == TargetOpcode::IMPLICIT_DEF) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1219</td>
    <td class="codeline">      // Instead building a COPY to that vreg destination, build an</td>
    <td class="lineNumber">1219</td>
    <td class="codeline">      // Instead building a COPY to that vreg destination, build an</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1220</td>
    <td class="codeline">      // IMPLICIT_DEF instruction instead.</td>
    <td class="lineNumber">1220</td>
    <td class="codeline">      // IMPLICIT_DEF instruction instead.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1221</td>
    <td class="codeline">      BuildMI(*MBB, InsertPos, Node->getDebugLoc(),</td>
    <td class="lineNumber">1221</td>
    <td class="codeline">      BuildMI(*MBB, InsertPos, Node->getDebugLoc(),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1222</td>
    <td class="codeline">              TII->get(TargetOpcode::IMPLICIT_DEF), DestReg);</td>
    <td class="lineNumber">1222</td>
    <td class="codeline">              TII->get(TargetOpcode::IMPLICIT_DEF), DestReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1223</td>
    <td class="codeline">      break;</td>
    <td class="lineNumber">1223</td>
    <td class="codeline">      break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1224</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">1224</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1225</td>
    <td class="codeline">    Register SrcReg;</td>
    <td class="lineNumber">1225</td>
    <td class="codeline">    Register SrcReg;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1226</td>
    <td class="codeline">    if (RegisterSDNode *R = dyn_cast<RegisterSDNode>(SrcVal))</td>
    <td class="lineNumber">1226</td>
    <td class="codeline">    if (RegisterSDNode *R = dyn_cast<RegisterSDNode>(SrcVal))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1227</td>
    <td class="codeline">      SrcReg = R->getReg();</td>
    <td class="lineNumber">1227</td>
    <td class="codeline">      SrcReg = R->getReg();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1228</td>
    <td class="codeline">    else</td>
    <td class="lineNumber">1228</td>
    <td class="codeline">    else</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1229</td>
    <td class="codeline">      SrcReg = getVR(SrcVal, VRBaseMap);</td>
    <td class="lineNumber">1229</td>
    <td class="codeline">      SrcReg = getVR(SrcVal, VRBaseMap);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1230</td>
    <td class="codeline"></td>
    <td class="lineNumber">1230</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1231</td>
    <td class="codeline">    if (SrcReg == DestReg) // Coalesced away the copy? Ignore.</td>
    <td class="lineNumber">1231</td>
    <td class="codeline">    if (SrcReg == DestReg) // Coalesced away the copy? Ignore.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1232</td>
    <td class="codeline">      break;</td>
    <td class="lineNumber">1232</td>
    <td class="codeline">      break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1233</td>
    <td class="codeline"></td>
    <td class="lineNumber">1233</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1234</td>
    <td class="codeline">    BuildMI(*MBB, InsertPos, Node->getDebugLoc(), TII->get(TargetOpcode::COPY),</td>
    <td class="lineNumber">1234</td>
    <td class="codeline">    BuildMI(*MBB, InsertPos, Node->getDebugLoc(), TII->get(TargetOpcode::COPY),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1235</td>
    <td class="codeline">            DestReg).addReg(SrcReg);</td>
    <td class="lineNumber">1235</td>
    <td class="codeline">            DestReg).addReg(SrcReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1236</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">1236</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1237</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">1237</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1238</td>
    <td class="codeline">  case ISD::CopyFromReg: {</td>
    <td class="lineNumber">1238</td>
    <td class="codeline">  case ISD::CopyFromReg: {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1239</td>
    <td class="codeline">    unsigned SrcReg = cast<RegisterSDNode>(Node->getOperand(1))->getReg();</td>
    <td class="lineNumber">1239</td>
    <td class="codeline">    unsigned SrcReg = cast<RegisterSDNode>(Node->getOperand(1))->getReg();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1240</td>
    <td class="codeline">    EmitCopyFromReg(Node, 0, IsClone, SrcReg, VRBaseMap);</td>
    <td class="lineNumber">1240</td>
    <td class="codeline">    EmitCopyFromReg(Node, 0, IsClone, SrcReg, VRBaseMap);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1241</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">1241</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1242</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">1242</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1243</td>
    <td class="codeline">  case ISD::EH_LABEL:</td>
    <td class="lineNumber">1243</td>
    <td class="codeline">  case ISD::EH_LABEL:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1244</td>
    <td class="codeline">  case ISD::ANNOTATION_LABEL: {</td>
    <td class="lineNumber">1244</td>
    <td class="codeline">  case ISD::ANNOTATION_LABEL: {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1245</td>
    <td class="codeline">    unsigned Opc = (Node->getOpcode() == ISD::EH_LABEL)</td>
    <td class="lineNumber">1245</td>
    <td class="codeline">    unsigned Opc = (Node->getOpcode() == ISD::EH_LABEL)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1246</td>
    <td class="codeline">                       ? TargetOpcode::EH_LABEL</td>
    <td class="lineNumber">1246</td>
    <td class="codeline">                       ? TargetOpcode::EH_LABEL</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1247</td>
    <td class="codeline">                       : TargetOpcode::ANNOTATION_LABEL;</td>
    <td class="lineNumber">1247</td>
    <td class="codeline">                       : TargetOpcode::ANNOTATION_LABEL;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1248</td>
    <td class="codeline">    MCSymbol *S = cast<LabelSDNode>(Node)->getLabel();</td>
    <td class="lineNumber">1248</td>
    <td class="codeline">    MCSymbol *S = cast<LabelSDNode>(Node)->getLabel();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1249</td>
    <td class="codeline">    BuildMI(*MBB, InsertPos, Node->getDebugLoc(),</td>
    <td class="lineNumber">1249</td>
    <td class="codeline">    BuildMI(*MBB, InsertPos, Node->getDebugLoc(),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1250</td>
    <td class="codeline">            TII->get(Opc)).addSym(S);</td>
    <td class="lineNumber">1250</td>
    <td class="codeline">            TII->get(Opc)).addSym(S);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1251</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">1251</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1252</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">1252</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1253</td>
    <td class="codeline"></td>
    <td class="lineNumber">1253</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1254</td>
    <td class="codeline">  case ISD::LIFETIME_START:</td>
    <td class="lineNumber">1254</td>
    <td class="codeline">  case ISD::LIFETIME_START:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1255</td>
    <td class="codeline">  case ISD::LIFETIME_END: {</td>
    <td class="lineNumber">1255</td>
    <td class="codeline">  case ISD::LIFETIME_END: {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1256</td>
    <td class="codeline">    unsigned TarOp = (Node->getOpcode() == ISD::LIFETIME_START)</td>
    <td class="lineNumber">1256</td>
    <td class="codeline">    unsigned TarOp = (Node->getOpcode() == ISD::LIFETIME_START)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1257</td>
    <td class="codeline">                         ? TargetOpcode::LIFETIME_START</td>
    <td class="lineNumber">1257</td>
    <td class="codeline">                         ? TargetOpcode::LIFETIME_START</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1258</td>
    <td class="codeline">                         : TargetOpcode::LIFETIME_END;</td>
    <td class="lineNumber">1258</td>
    <td class="codeline">                         : TargetOpcode::LIFETIME_END;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1259</td>
    <td class="codeline">    auto *FI = cast<FrameIndexSDNode>(Node->getOperand(1));</td>
    <td class="lineNumber">1259</td>
    <td class="codeline">    auto *FI = cast<FrameIndexSDNode>(Node->getOperand(1));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1260</td>
    <td class="codeline">    BuildMI(*MBB, InsertPos, Node->getDebugLoc(), TII->get(TarOp))</td>
    <td class="lineNumber">1260</td>
    <td class="codeline">    BuildMI(*MBB, InsertPos, Node->getDebugLoc(), TII->get(TarOp))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1261</td>
    <td class="codeline">    .addFrameIndex(FI->getIndex());</td>
    <td class="lineNumber">1261</td>
    <td class="codeline">    .addFrameIndex(FI->getIndex());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1262</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">1262</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1263</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">1263</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1264</td>
    <td class="codeline"></td>
    <td class="lineNumber">1264</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1265</td>
    <td class="codeline">  case ISD::PSEUDO_PROBE: {</td>
    <td class="lineNumber">1265</td>
    <td class="codeline">  case ISD::PSEUDO_PROBE: {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1266</td>
    <td class="codeline">    unsigned TarOp = TargetOpcode::PSEUDO_PROBE;</td>
    <td class="lineNumber">1266</td>
    <td class="codeline">    unsigned TarOp = TargetOpcode::PSEUDO_PROBE;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1267</td>
    <td class="codeline">    auto Guid = cast<PseudoProbeSDNode>(Node)->getGuid();</td>
    <td class="lineNumber">1267</td>
    <td class="codeline">    auto Guid = cast<PseudoProbeSDNode>(Node)->getGuid();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1268</td>
    <td class="codeline">    auto Index = cast<PseudoProbeSDNode>(Node)->getIndex();</td>
    <td class="lineNumber">1268</td>
    <td class="codeline">    auto Index = cast<PseudoProbeSDNode>(Node)->getIndex();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1269</td>
    <td class="codeline">    auto Attr = cast<PseudoProbeSDNode>(Node)->getAttributes();</td>
    <td class="lineNumber">1269</td>
    <td class="codeline">    auto Attr = cast<PseudoProbeSDNode>(Node)->getAttributes();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1270</td>
    <td class="codeline"></td>
    <td class="lineNumber">1270</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1271</td>
    <td class="codeline">    BuildMI(*MBB, InsertPos, Node->getDebugLoc(), TII->get(TarOp))</td>
    <td class="lineNumber">1271</td>
    <td class="codeline">    BuildMI(*MBB, InsertPos, Node->getDebugLoc(), TII->get(TarOp))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1272</td>
    <td class="codeline">        .addImm(Guid)</td>
    <td class="lineNumber">1272</td>
    <td class="codeline">        .addImm(Guid)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1273</td>
    <td class="codeline">        .addImm(Index)</td>
    <td class="lineNumber">1273</td>
    <td class="codeline">        .addImm(Index)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1274</td>
    <td class="codeline">        .addImm((uint8_t)PseudoProbeType::Block)</td>
    <td class="lineNumber">1274</td>
    <td class="codeline">        .addImm((uint8_t)PseudoProbeType::Block)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1275</td>
    <td class="codeline">        .addImm(Attr);</td>
    <td class="lineNumber">1275</td>
    <td class="codeline">        .addImm(Attr);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1276</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">1276</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1277</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">1277</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1278</td>
    <td class="codeline"></td>
    <td class="lineNumber">1278</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1279</td>
    <td class="codeline">  case ISD::INLINEASM:</td>
    <td class="lineNumber">1279</td>
    <td class="codeline">  case ISD::INLINEASM:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1280</td>
    <td class="codeline">  case ISD::INLINEASM_BR: {</td>
    <td class="lineNumber">1280</td>
    <td class="codeline">  case ISD::INLINEASM_BR: {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1281</td>
    <td class="codeline">    unsigned NumOps = Node->getNumOperands();</td>
    <td class="lineNumber">1281</td>
    <td class="codeline">    unsigned NumOps = Node->getNumOperands();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1282</td>
    <td class="codeline">    if (Node->getOperand(NumOps-1).getValueType() == MVT::Glue)</td>
    <td class="lineNumber">1282</td>
    <td class="codeline">    if (Node->getOperand(NumOps-1).getValueType() == MVT::Glue)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1283</td>
    <td class="codeline">      --NumOps;  // Ignore the glue operand.</td>
    <td class="lineNumber">1283</td>
    <td class="codeline">      --NumOps;  // Ignore the glue operand.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1284</td>
    <td class="codeline"></td>
    <td class="lineNumber">1284</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1285</td>
    <td class="codeline">    // Create the inline asm machine instruction.</td>
    <td class="lineNumber">1285</td>
    <td class="codeline">    // Create the inline asm machine instruction.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1286</td>
    <td class="codeline">    unsigned TgtOpc = Node->getOpcode() == ISD::INLINEASM_BR</td>
    <td class="lineNumber">1286</td>
    <td class="codeline">    unsigned TgtOpc = Node->getOpcode() == ISD::INLINEASM_BR</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1287</td>
    <td class="codeline">                          ? TargetOpcode::INLINEASM_BR</td>
    <td class="lineNumber">1287</td>
    <td class="codeline">                          ? TargetOpcode::INLINEASM_BR</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1288</td>
    <td class="codeline">                          : TargetOpcode::INLINEASM;</td>
    <td class="lineNumber">1288</td>
    <td class="codeline">                          : TargetOpcode::INLINEASM;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1289</td>
    <td class="codeline">    MachineInstrBuilder MIB =</td>
    <td class="lineNumber">1289</td>
    <td class="codeline">    MachineInstrBuilder MIB =</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1290</td>
    <td class="codeline">        BuildMI(*MF, Node->getDebugLoc(), TII->get(TgtOpc));</td>
    <td class="lineNumber">1290</td>
    <td class="codeline">        BuildMI(*MF, Node->getDebugLoc(), TII->get(TgtOpc));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1291</td>
    <td class="codeline"></td>
    <td class="lineNumber">1291</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1292</td>
    <td class="codeline">    // Add the asm string as an external symbol operand.</td>
    <td class="lineNumber">1292</td>
    <td class="codeline">    // Add the asm string as an external symbol operand.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1293</td>
    <td class="codeline">    SDValue AsmStrV = Node->getOperand(InlineAsm::Op_AsmString);</td>
    <td class="lineNumber">1293</td>
    <td class="codeline">    SDValue AsmStrV = Node->getOperand(InlineAsm::Op_AsmString);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1294</td>
    <td class="codeline">    const char *AsmStr = cast<ExternalSymbolSDNode>(AsmStrV)->getSymbol();</td>
    <td class="lineNumber">1294</td>
    <td class="codeline">    const char *AsmStr = cast<ExternalSymbolSDNode>(AsmStrV)->getSymbol();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1295</td>
    <td class="codeline">    MIB.addExternalSymbol(AsmStr);</td>
    <td class="lineNumber">1295</td>
    <td class="codeline">    MIB.addExternalSymbol(AsmStr);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1296</td>
    <td class="codeline"></td>
    <td class="lineNumber">1296</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1297</td>
    <td class="codeline">    // Add the HasSideEffect, isAlignStack, AsmDialect, MayLoad and MayStore</td>
    <td class="lineNumber">1297</td>
    <td class="codeline">    // Add the HasSideEffect, isAlignStack, AsmDialect, MayLoad and MayStore</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1298</td>
    <td class="codeline">    // bits.</td>
    <td class="lineNumber">1298</td>
    <td class="codeline">    // bits.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1299</td>
    <td class="codeline">    int64_t ExtraInfo =</td>
    <td class="lineNumber">1299</td>
    <td class="codeline">    int64_t ExtraInfo =</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1300</td>
    <td class="codeline">      cast<ConstantSDNode>(Node->getOperand(InlineAsm::Op_ExtraInfo))-></td>
    <td class="lineNumber">1300</td>
    <td class="codeline">      cast<ConstantSDNode>(Node->getOperand(InlineAsm::Op_ExtraInfo))-></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1301</td>
    <td class="codeline">                          getZExtValue();</td>
    <td class="lineNumber">1301</td>
    <td class="codeline">                          getZExtValue();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1302</td>
    <td class="codeline">    MIB.addImm(ExtraInfo);</td>
    <td class="lineNumber">1302</td>
    <td class="codeline">    MIB.addImm(ExtraInfo);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1303</td>
    <td class="codeline"></td>
    <td class="lineNumber">1303</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1304</td>
    <td class="codeline">    // Remember to operand index of the group flags.</td>
    <td class="lineNumber">1304</td>
    <td class="codeline">    // Remember to operand index of the group flags.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1305</td>
    <td class="codeline">    SmallVector<unsigned, 8> GroupIdx;</td>
    <td class="lineNumber">1305</td>
    <td class="codeline">    SmallVector<unsigned, 8> GroupIdx;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1306</td>
    <td class="codeline"></td>
    <td class="lineNumber">1306</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1307</td>
    <td class="codeline">    // Remember registers that are part of early-clobber defs.</td>
    <td class="lineNumber">1307</td>
    <td class="codeline">    // Remember registers that are part of early-clobber defs.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1308</td>
    <td class="codeline">    SmallVector<unsigned, 8> ECRegs;</td>
    <td class="lineNumber">1308</td>
    <td class="codeline">    SmallVector<unsigned, 8> ECRegs;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1309</td>
    <td class="codeline"></td>
    <td class="lineNumber">1309</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1310</td>
    <td class="codeline">    // Add all of the operand registers to the instruction.</td>
    <td class="lineNumber">1310</td>
    <td class="codeline">    // Add all of the operand registers to the instruction.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1311</td>
    <td class="codeline">    for (unsigned i = InlineAsm::Op_FirstOperand; i != NumOps;) {</td>
    <td class="lineNumber">1311</td>
    <td class="codeline">    for (unsigned i = InlineAsm::Op_FirstOperand; i != NumOps;) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1312</td>
    <td class="codeline">      unsigned Flags =</td>
    <td class="lineNumber">1312</td>
    <td class="codeline">      unsigned Flags =</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1313</td>
    <td class="codeline">        cast<ConstantSDNode>(Node->getOperand(i))->getZExtValue();</td>
    <td class="lineNumber">1313</td>
    <td class="codeline">        cast<ConstantSDNode>(Node->getOperand(i))->getZExtValue();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1314</td>
    <td class="codeline">      const unsigned NumVals = InlineAsm::getNumOperandRegisters(Flags);</td>
    <td class="lineNumber">1314</td>
    <td class="codeline">      const unsigned NumVals = InlineAsm::getNumOperandRegisters(Flags);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1315</td>
    <td class="codeline"></td>
    <td class="lineNumber">1315</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1316</td>
    <td class="codeline">      GroupIdx.push_back(MIB->getNumOperands());</td>
    <td class="lineNumber">1316</td>
    <td class="codeline">      GroupIdx.push_back(MIB->getNumOperands());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1317</td>
    <td class="codeline">      MIB.addImm(Flags);</td>
    <td class="lineNumber">1317</td>
    <td class="codeline">      MIB.addImm(Flags);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1318</td>
    <td class="codeline">      ++i;  // Skip the ID value.</td>
    <td class="lineNumber">1318</td>
    <td class="codeline">      ++i;  // Skip the ID value.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1319</td>
    <td class="codeline"></td>
    <td class="lineNumber">1319</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1320</td>
    <td class="codeline">      switch (InlineAsm::getKind(Flags)) {</td>
    <td class="lineNumber">1320</td>
    <td class="codeline">      switch (InlineAsm::getKind(Flags)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1321</td>
    <td class="codeline">      default: llvm_unreachable("Bad flags!");</td>
    <td class="lineNumber">1321</td>
    <td class="codeline">      default: llvm_unreachable("Bad flags!");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1322</td>
    <td class="codeline">        case InlineAsm::Kind_RegDef:</td>
    <td class="lineNumber">1322</td>
    <td class="codeline">        case InlineAsm::Kind_RegDef:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1323</td>
    <td class="codeline">        for (unsigned j = 0; j != NumVals; ++j, ++i) {</td>
    <td class="lineNumber">1323</td>
    <td class="codeline">        for (unsigned j = 0; j != NumVals; ++j, ++i) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1324</td>
    <td class="codeline">          Register Reg = cast<RegisterSDNode>(Node->getOperand(i))->getReg();</td>
    <td class="lineNumber">1324</td>
    <td class="codeline">          Register Reg = cast<RegisterSDNode>(Node->getOperand(i))->getReg();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1325</td>
    <td class="codeline">          // FIXME: Add dead flags for physical and virtual registers defined.</td>
    <td class="lineNumber">1325</td>
    <td class="codeline">          // FIXME: Add dead flags for physical and virtual registers defined.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1326</td>
    <td class="codeline">          // For now, mark physical register defs as implicit to help fast</td>
    <td class="lineNumber">1326</td>
    <td class="codeline">          // For now, mark physical register defs as implicit to help fast</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1327</td>
    <td class="codeline">          // regalloc. This makes inline asm look a lot like calls.</td>
    <td class="lineNumber">1327</td>
    <td class="codeline">          // regalloc. This makes inline asm look a lot like calls.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1328</td>
    <td class="codeline">          MIB.addReg(Reg, RegState::Define | getImplRegState(Reg.isPhysical()));</td>
    <td class="lineNumber">1328</td>
    <td class="codeline">          MIB.addReg(Reg, RegState::Define | getImplRegState(Reg.isPhysical()));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1329</td>
    <td class="codeline">        }</td>
    <td class="lineNumber">1329</td>
    <td class="codeline">        }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1330</td>
    <td class="codeline">        break;</td>
    <td class="lineNumber">1330</td>
    <td class="codeline">        break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1331</td>
    <td class="codeline">      case InlineAsm::Kind_RegDefEarlyClobber:</td>
    <td class="lineNumber">1331</td>
    <td class="codeline">      case InlineAsm::Kind_RegDefEarlyClobber:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1332</td>
    <td class="codeline">      case InlineAsm::Kind_Clobber:</td>
    <td class="lineNumber">1332</td>
    <td class="codeline">      case InlineAsm::Kind_Clobber:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1333</td>
    <td class="codeline">        for (unsigned j = 0; j != NumVals; ++j, ++i) {</td>
    <td class="lineNumber">1333</td>
    <td class="codeline">        for (unsigned j = 0; j != NumVals; ++j, ++i) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1334</td>
    <td class="codeline">          Register Reg = cast<RegisterSDNode>(Node->getOperand(i))->getReg();</td>
    <td class="lineNumber">1334</td>
    <td class="codeline">          Register Reg = cast<RegisterSDNode>(Node->getOperand(i))->getReg();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1335</td>
    <td class="codeline">          MIB.addReg(Reg, RegState::Define | RegState::EarlyClobber |</td>
    <td class="lineNumber">1335</td>
    <td class="codeline">          MIB.addReg(Reg, RegState::Define | RegState::EarlyClobber |</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1336</td>
    <td class="codeline">                              getImplRegState(Reg.isPhysical()));</td>
    <td class="lineNumber">1336</td>
    <td class="codeline">                              getImplRegState(Reg.isPhysical()));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1337</td>
    <td class="codeline">          ECRegs.push_back(Reg);</td>
    <td class="lineNumber">1337</td>
    <td class="codeline">          ECRegs.push_back(Reg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1338</td>
    <td class="codeline">        }</td>
    <td class="lineNumber">1338</td>
    <td class="codeline">        }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1339</td>
    <td class="codeline">        break;</td>
    <td class="lineNumber">1339</td>
    <td class="codeline">        break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1340</td>
    <td class="codeline">      case InlineAsm::Kind_RegUse:  // Use of register.</td>
    <td class="lineNumber">1340</td>
    <td class="codeline">      case InlineAsm::Kind_RegUse:  // Use of register.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1341</td>
    <td class="codeline">      case InlineAsm::Kind_Imm:  // Immediate.</td>
    <td class="lineNumber">1341</td>
    <td class="codeline">      case InlineAsm::Kind_Imm:  // Immediate.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1342</td>
    <td class="codeline">      case InlineAsm::Kind_Mem:  // Non-function addressing mode.</td>
    <td class="lineNumber">1342</td>
    <td class="codeline">      case InlineAsm::Kind_Mem:  // Non-function addressing mode.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1343</td>
    <td class="codeline">        // The addressing mode has been selected, just add all of the</td>
    <td class="lineNumber">1343</td>
    <td class="codeline">        // The addressing mode has been selected, just add all of the</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1344</td>
    <td class="codeline">        // operands to the machine instruction.</td>
    <td class="lineNumber">1344</td>
    <td class="codeline">        // operands to the machine instruction.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1345</td>
    <td class="codeline">        for (unsigned j = 0; j != NumVals; ++j, ++i)</td>
    <td class="lineNumber">1345</td>
    <td class="codeline">        for (unsigned j = 0; j != NumVals; ++j, ++i)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1346</td>
    <td class="codeline">          AddOperand(MIB, Node->getOperand(i), 0, nullptr, VRBaseMap,</td>
    <td class="lineNumber">1346</td>
    <td class="codeline">          AddOperand(MIB, Node->getOperand(i), 0, nullptr, VRBaseMap,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1347</td>
    <td class="codeline">                     /*IsDebug=*/false, IsClone, IsCloned);</td>
    <td class="lineNumber">1347</td>
    <td class="codeline">                     /*IsDebug=*/false, IsClone, IsCloned);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1348</td>
    <td class="codeline"></td>
    <td class="lineNumber">1348</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1349</td>
    <td class="codeline">        // Manually set isTied bits.</td>
    <td class="lineNumber">1349</td>
    <td class="codeline">        // Manually set isTied bits.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1350</td>
    <td class="codeline">        if (InlineAsm::getKind(Flags) == InlineAsm::Kind_RegUse) {</td>
    <td class="lineNumber">1350</td>
    <td class="codeline">        if (InlineAsm::getKind(Flags) == InlineAsm::Kind_RegUse) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1351</td>
    <td class="codeline">          unsigned DefGroup = 0;</td>
    <td class="lineNumber">1351</td>
    <td class="codeline">          unsigned DefGroup = 0;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1352</td>
    <td class="codeline">          if (InlineAsm::isUseOperandTiedToDef(Flags, DefGroup)) {</td>
    <td class="lineNumber">1352</td>
    <td class="codeline">          if (InlineAsm::isUseOperandTiedToDef(Flags, DefGroup)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1353</td>
    <td class="codeline">            unsigned DefIdx = GroupIdx[DefGroup] + 1;</td>
    <td class="lineNumber">1353</td>
    <td class="codeline">            unsigned DefIdx = GroupIdx[DefGroup] + 1;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1354</td>
    <td class="codeline">            unsigned UseIdx = GroupIdx.back() + 1;</td>
    <td class="lineNumber">1354</td>
    <td class="codeline">            unsigned UseIdx = GroupIdx.back() + 1;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1355</td>
    <td class="codeline">            for (unsigned j = 0; j != NumVals; ++j)</td>
    <td class="lineNumber">1355</td>
    <td class="codeline">            for (unsigned j = 0; j != NumVals; ++j)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1356</td>
    <td class="codeline">              MIB->tieOperands(DefIdx + j, UseIdx + j);</td>
    <td class="lineNumber">1356</td>
    <td class="codeline">              MIB->tieOperands(DefIdx + j, UseIdx + j);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1357</td>
    <td class="codeline">          }</td>
    <td class="lineNumber">1357</td>
    <td class="codeline">          }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1358</td>
    <td class="codeline">        }</td>
    <td class="lineNumber">1358</td>
    <td class="codeline">        }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1359</td>
    <td class="codeline">        break;</td>
    <td class="lineNumber">1359</td>
    <td class="codeline">        break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1360</td>
    <td class="codeline">      case InlineAsm::Kind_Func: // Function addressing mode.</td>
    <td class="lineNumber">1360</td>
    <td class="codeline">      case InlineAsm::Kind_Func: // Function addressing mode.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1361</td>
    <td class="codeline">        for (unsigned j = 0; j != NumVals; ++j, ++i) {</td>
    <td class="lineNumber">1361</td>
    <td class="codeline">        for (unsigned j = 0; j != NumVals; ++j, ++i) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1362</td>
    <td class="codeline">          SDValue Op = Node->getOperand(i);</td>
    <td class="lineNumber">1362</td>
    <td class="codeline">          SDValue Op = Node->getOperand(i);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1363</td>
    <td class="codeline">          AddOperand(MIB, Op, 0, nullptr, VRBaseMap,</td>
    <td class="lineNumber">1363</td>
    <td class="codeline">          AddOperand(MIB, Op, 0, nullptr, VRBaseMap,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1364</td>
    <td class="codeline">                     /*IsDebug=*/false, IsClone, IsCloned);</td>
    <td class="lineNumber">1364</td>
    <td class="codeline">                     /*IsDebug=*/false, IsClone, IsCloned);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1365</td>
    <td class="codeline"></td>
    <td class="lineNumber">1365</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1366</td>
    <td class="codeline">          // Adjust Target Flags for function reference.</td>
    <td class="lineNumber">1366</td>
    <td class="codeline">          // Adjust Target Flags for function reference.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1367</td>
    <td class="codeline">          if (auto *TGA = dyn_cast<GlobalAddressSDNode>(Op)) {</td>
    <td class="lineNumber">1367</td>
    <td class="codeline">          if (auto *TGA = dyn_cast<GlobalAddressSDNode>(Op)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1368</td>
    <td class="codeline">            unsigned NewFlags =</td>
    <td class="lineNumber">1368</td>
    <td class="codeline">            unsigned NewFlags =</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1369</td>
    <td class="codeline">                MF->getSubtarget().classifyGlobalFunctionReference(</td>
    <td class="lineNumber">1369</td>
    <td class="codeline">                MF->getSubtarget().classifyGlobalFunctionReference(</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1370</td>
    <td class="codeline">                    TGA->getGlobal());</td>
    <td class="lineNumber">1370</td>
    <td class="codeline">                    TGA->getGlobal());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1371</td>
    <td class="codeline">            unsigned LastIdx = MIB.getInstr()->getNumOperands() - 1;</td>
    <td class="lineNumber">1371</td>
    <td class="codeline">            unsigned LastIdx = MIB.getInstr()->getNumOperands() - 1;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1372</td>
    <td class="codeline">            MIB.getInstr()->getOperand(LastIdx).setTargetFlags(NewFlags);</td>
    <td class="lineNumber">1372</td>
    <td class="codeline">            MIB.getInstr()->getOperand(LastIdx).setTargetFlags(NewFlags);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1373</td>
    <td class="codeline">          }</td>
    <td class="lineNumber">1373</td>
    <td class="codeline">          }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1374</td>
    <td class="codeline">        }</td>
    <td class="lineNumber">1374</td>
    <td class="codeline">        }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1375</td>
    <td class="codeline">      }</td>
    <td class="lineNumber">1375</td>
    <td class="codeline">      }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1376</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">1376</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1377</td>
    <td class="codeline"></td>
    <td class="lineNumber">1377</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1378</td>
    <td class="codeline">    // GCC inline assembly allows input operands to also be early-clobber</td>
    <td class="lineNumber">1378</td>
    <td class="codeline">    // GCC inline assembly allows input operands to also be early-clobber</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1379</td>
    <td class="codeline">    // output operands (so long as the operand is written only after it's</td>
    <td class="lineNumber">1379</td>
    <td class="codeline">    // output operands (so long as the operand is written only after it's</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1380</td>
    <td class="codeline">    // used), but this does not match the semantics of our early-clobber flag.</td>
    <td class="lineNumber">1380</td>
    <td class="codeline">    // used), but this does not match the semantics of our early-clobber flag.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1381</td>
    <td class="codeline">    // If an early-clobber operand register is also an input operand register,</td>
    <td class="lineNumber">1381</td>
    <td class="codeline">    // If an early-clobber operand register is also an input operand register,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1382</td>
    <td class="codeline">    // then remove the early-clobber flag.</td>
    <td class="lineNumber">1382</td>
    <td class="codeline">    // then remove the early-clobber flag.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1383</td>
    <td class="codeline">    for (unsigned Reg : ECRegs) {</td>
    <td class="lineNumber">1383</td>
    <td class="codeline">    for (unsigned Reg : ECRegs) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1384</td>
    <td class="codeline">      if (MIB->readsRegister(Reg, TRI)) {</td>
    <td class="lineNumber">1384</td>
    <td class="codeline">      if (MIB->readsRegister(Reg, TRI)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1385</td>
    <td class="codeline">        MachineOperand *MO =</td>
    <td class="lineNumber">1385</td>
    <td class="codeline">        MachineOperand *MO =</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1386</td>
    <td class="codeline">            MIB->findRegisterDefOperand(Reg, false, false, TRI);</td>
    <td class="lineNumber">1386</td>
    <td class="codeline">            MIB->findRegisterDefOperand(Reg, false, false, TRI);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1387</td>
    <td class="codeline">        assert(MO && "No def operand for clobbered register?");</td>
    <td class="lineNumber">1387</td>
    <td class="codeline">        assert(MO && "No def operand for clobbered register?");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1388</td>
    <td class="codeline">        MO->setIsEarlyClobber(false);</td>
    <td class="lineNumber">1388</td>
    <td class="codeline">        MO->setIsEarlyClobber(false);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1389</td>
    <td class="codeline">      }</td>
    <td class="lineNumber">1389</td>
    <td class="codeline">      }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1390</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">1390</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1391</td>
    <td class="codeline"></td>
    <td class="lineNumber">1391</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1392</td>
    <td class="codeline">    // Get the mdnode from the asm if it exists and add it to the instruction.</td>
    <td class="lineNumber">1392</td>
    <td class="codeline">    // Get the mdnode from the asm if it exists and add it to the instruction.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1393</td>
    <td class="codeline">    SDValue MDV = Node->getOperand(InlineAsm::Op_MDNode);</td>
    <td class="lineNumber">1393</td>
    <td class="codeline">    SDValue MDV = Node->getOperand(InlineAsm::Op_MDNode);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1394</td>
    <td class="codeline">    const MDNode *MD = cast<MDNodeSDNode>(MDV)->getMD();</td>
    <td class="lineNumber">1394</td>
    <td class="codeline">    const MDNode *MD = cast<MDNodeSDNode>(MDV)->getMD();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1395</td>
    <td class="codeline">    if (MD)</td>
    <td class="lineNumber">1395</td>
    <td class="codeline">    if (MD)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1396</td>
    <td class="codeline">      MIB.addMetadata(MD);</td>
    <td class="lineNumber">1396</td>
    <td class="codeline">      MIB.addMetadata(MD);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1397</td>
    <td class="codeline"></td>
    <td class="lineNumber">1397</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1398</td>
    <td class="codeline">    MBB->insert(InsertPos, MIB);</td>
    <td class="lineNumber">1398</td>
    <td class="codeline">    MBB->insert(InsertPos, MIB);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1399</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">1399</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1400</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">1400</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1401</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">1401</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1402</td>
    <td class="codeline">}</td>
    <td class="lineNumber">1402</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1403</td>
    <td class="codeline"></td>
    <td class="lineNumber">1403</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1404</td>
    <td class="codeline">/// InstrEmitter - Construct an InstrEmitter and set it to start inserting</td>
    <td class="lineNumber">1404</td>
    <td class="codeline">/// InstrEmitter - Construct an InstrEmitter and set it to start inserting</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1405</td>
    <td class="codeline">/// at the given position in the given block.</td>
    <td class="lineNumber">1405</td>
    <td class="codeline">/// at the given position in the given block.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1406</td>
    <td class="codeline">InstrEmitter::InstrEmitter(const TargetMachine &TM, MachineBasicBlock *mbb,</td>
    <td class="lineNumber">1406</td>
    <td class="codeline">InstrEmitter::InstrEmitter(const TargetMachine &TM, MachineBasicBlock *mbb,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1407</td>
    <td class="codeline">                           MachineBasicBlock::iterator insertpos)</td>
    <td class="lineNumber">1407</td>
    <td class="codeline">                           MachineBasicBlock::iterator insertpos)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1408</td>
    <td class="codeline">    : MF(mbb->getParent()), MRI(&MF->getRegInfo()),</td>
    <td class="lineNumber">1408</td>
    <td class="codeline">    : MF(mbb->getParent()), MRI(&MF->getRegInfo()),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1409</td>
    <td class="codeline">      TII(MF->getSubtarget().getInstrInfo()),</td>
    <td class="lineNumber">1409</td>
    <td class="codeline">      TII(MF->getSubtarget().getInstrInfo()),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1410</td>
    <td class="codeline">      TRI(MF->getSubtarget().getRegisterInfo()),</td>
    <td class="lineNumber">1410</td>
    <td class="codeline">      TRI(MF->getSubtarget().getRegisterInfo()),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1411</td>
    <td class="codeline">      TLI(MF->getSubtarget().getTargetLowering()), MBB(mbb),</td>
    <td class="lineNumber">1411</td>
    <td class="codeline">      TLI(MF->getSubtarget().getTargetLowering()), MBB(mbb),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1412</td>
    <td class="codeline">      InsertPos(insertpos) {</td>
    <td class="lineNumber">1412</td>
    <td class="codeline">      InsertPos(insertpos) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1413</td>
    <td class="codeline">  EmitDebugInstrRefs = mbb->getParent()->useDebugInstrRef();</td>
    <td class="lineNumber">1413</td>
    <td class="codeline">  EmitDebugInstrRefs = mbb->getParent()->useDebugInstrRef();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1414</td>
    <td class="codeline">}</td>
    <td class="lineNumber">1414</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1415</td>
    <td class="codeline"></td>
    <td class="lineNumber">1415</td>
    <td class="codeline"></td>
  </tr>
</table>
    </div>
    <button class="collapsible" type="button">Open Side By Side Comparison</button>
    <div class="content" style="display: none;">
      <hr />
      <h3 class="subheader">Side By Side Comparison</h3>
      <table class="mainTable">
  <tr class="mainTr">
    <th class="mainTh">Line Number</th>
    <th class="mainTh">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
    </th>
    <th class="mainTh">Hit count</th>
    <th class="mainTh">Line Number</th>
    <th class="mainTh">
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </th>
    <th class="mainTh">Hit count</th>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1</td>
    <td class="codeLine">//==--- InstrEmitter.cpp - Emit MachineInstrs for the SelectionDAG class ---==//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1</td>
    <td class="codeLine">//==--- InstrEmitter.cpp - Emit MachineInstrs for the SelectionDAG class ---==//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">2</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">2</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">3</td>
    <td class="codeLine">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">3</td>
    <td class="codeLine">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">4</td>
    <td class="codeLine">// See https://llvm.org/LICENSE.txt for license information.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">4</td>
    <td class="codeLine">// See https://llvm.org/LICENSE.txt for license information.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">5</td>
    <td class="codeLine">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">5</td>
    <td class="codeLine">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">6</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">6</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">7</td>
    <td class="codeLine">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">7</td>
    <td class="codeLine">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">8</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">8</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">9</td>
    <td class="codeLine">// This implements the Emit routines for the SelectionDAG class, which creates</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">9</td>
    <td class="codeLine">// This implements the Emit routines for the SelectionDAG class, which creates</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">10</td>
    <td class="codeLine">// MachineInstrs based on the decisions of the SelectionDAG instruction</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">10</td>
    <td class="codeLine">// MachineInstrs based on the decisions of the SelectionDAG instruction</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">11</td>
    <td class="codeLine">// selection.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">11</td>
    <td class="codeLine">// selection.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">12</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">12</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">13</td>
    <td class="codeLine">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">13</td>
    <td class="codeLine">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">14</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">14</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">15</td>
    <td class="codeLine">#include "InstrEmitter.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">15</td>
    <td class="codeLine">#include "InstrEmitter.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">16</td>
    <td class="codeLine">#include "SDNodeDbgValue.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">16</td>
    <td class="codeLine">#include "SDNodeDbgValue.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">17</td>
    <td class="codeLine">#include "llvm/BinaryFormat/Dwarf.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">17</td>
    <td class="codeLine">#include "llvm/BinaryFormat/Dwarf.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">18</td>
    <td class="codeLine">#include "llvm/CodeGen/MachineConstantPool.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">18</td>
    <td class="codeLine">#include "llvm/CodeGen/MachineConstantPool.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">19</td>
    <td class="codeLine">#include "llvm/CodeGen/MachineFunction.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">19</td>
    <td class="codeLine">#include "llvm/CodeGen/MachineFunction.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">20</td>
    <td class="codeLine">#include "llvm/CodeGen/MachineInstrBuilder.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">20</td>
    <td class="codeLine">#include "llvm/CodeGen/MachineInstrBuilder.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">21</td>
    <td class="codeLine">#include "llvm/CodeGen/MachineRegisterInfo.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">21</td>
    <td class="codeLine">#include "llvm/CodeGen/MachineRegisterInfo.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">22</td>
    <td class="codeLine">#include "llvm/CodeGen/StackMaps.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">22</td>
    <td class="codeLine">#include "llvm/CodeGen/StackMaps.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">23</td>
    <td class="codeLine">#include "llvm/CodeGen/TargetInstrInfo.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">23</td>
    <td class="codeLine">#include "llvm/CodeGen/TargetInstrInfo.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">24</td>
    <td class="codeLine">#include "llvm/CodeGen/TargetLowering.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">24</td>
    <td class="codeLine">#include "llvm/CodeGen/TargetLowering.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">25</td>
    <td class="codeLine">#include "llvm/CodeGen/TargetSubtargetInfo.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">25</td>
    <td class="codeLine">#include "llvm/CodeGen/TargetSubtargetInfo.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">26</td>
    <td class="codeLine">#include "llvm/IR/DebugInfoMetadata.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">26</td>
    <td class="codeLine">#include "llvm/IR/DebugInfoMetadata.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">27</td>
    <td class="codeLine">#include "llvm/IR/PseudoProbe.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">27</td>
    <td class="codeLine">#include "llvm/IR/PseudoProbe.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">28</td>
    <td class="codeLine">#include "llvm/Support/ErrorHandling.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">28</td>
    <td class="codeLine">#include "llvm/Support/ErrorHandling.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">29</td>
    <td class="codeLine">#include "llvm/Target/TargetMachine.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">29</td>
    <td class="codeLine">#include "llvm/Target/TargetMachine.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">30</td>
    <td class="codeLine">using namespace llvm;</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">30</td>
    <td class="codeLine">using namespace llvm;</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">31</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">31</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">32</td>
    <td class="codeLine">#define DEBUG_TYPE "instr-emitter"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">32</td>
    <td class="codeLine">#define DEBUG_TYPE "instr-emitter"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">33</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">33</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">34</td>
    <td class="codeLine">/// MinRCSize - Smallest register class we allow when constraining virtual</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">34</td>
    <td class="codeLine">/// MinRCSize - Smallest register class we allow when constraining virtual</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">35</td>
    <td class="codeLine">/// registers.  If satisfying all register class constraints would require</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">35</td>
    <td class="codeLine">/// registers.  If satisfying all register class constraints would require</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">36</td>
    <td class="codeLine">/// using a smaller register class, emit a COPY to a new virtual register</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">36</td>
    <td class="codeLine">/// using a smaller register class, emit a COPY to a new virtual register</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">37</td>
    <td class="codeLine">/// instead.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">37</td>
    <td class="codeLine">/// instead.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">38</td>
    <td class="codeLine">const unsigned MinRCSize = 4;</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">38</td>
    <td class="codeLine">const unsigned MinRCSize = 4;</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">39</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">39</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">40</td>
    <td class="codeLine">/// CountResults - The results of target nodes have register or immediate</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">40</td>
    <td class="codeLine">/// CountResults - The results of target nodes have register or immediate</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">41</td>
    <td class="codeLine">/// operands first, then an optional chain, and optional glue operands (which do</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">41</td>
    <td class="codeLine">/// operands first, then an optional chain, and optional glue operands (which do</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">42</td>
    <td class="codeLine">/// not go into the resulting MachineInstr).</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">42</td>
    <td class="codeLine">/// not go into the resulting MachineInstr).</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">43</td>
    <td class="codeLine coveredLine">unsigned InstrEmitter::CountResults(SDNode *Node) {</td>
    <td class="lineNumber">25</td>
    <td class="lineNumber">43</td>
    <td class="codeLine coveredLine">unsigned InstrEmitter::CountResults(SDNode *Node) {</td>
    <td class="lineNumber">25</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">44</td>
    <td class="codeLine coveredLine">  unsigned N = Node->getNumValues();</td>
    <td class="lineNumber">25</td>
    <td class="lineNumber">44</td>
    <td class="codeLine coveredLine">  unsigned N = Node->getNumValues();</td>
    <td class="lineNumber">25</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">45</td>
    <td class="codeLine coveredLine">  while (N && Node->getValueType(N - 1) == MVT::Glue)</td>
    <td class="lineNumber">25</td>
    <td class="lineNumber">45</td>
    <td class="codeLine coveredLine">  while (N && Node->getValueType(N - 1) == MVT::Glue)</td>
    <td class="lineNumber">25</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">46</td>
    <td class="codeLine">    --N;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">46</td>
    <td class="codeLine">    --N;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">47</td>
    <td class="codeLine coveredLine">  if (N && Node->getValueType(N - 1) == MVT::Other)</td>
    <td class="lineNumber">25</td>
    <td class="lineNumber">47</td>
    <td class="codeLine coveredLine">  if (N && Node->getValueType(N - 1) == MVT::Other)</td>
    <td class="lineNumber">25</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">48</td>
    <td class="codeLine coveredLine">    --N;    // Skip over chain result.</td>
    <td class="lineNumber">23</td>
    <td class="lineNumber">48</td>
    <td class="codeLine coveredLine">    --N;    // Skip over chain result.</td>
    <td class="lineNumber">23</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">49</td>
    <td class="codeLine coveredLine">  return N;</td>
    <td class="lineNumber">25</td>
    <td class="lineNumber">49</td>
    <td class="codeLine coveredLine">  return N;</td>
    <td class="lineNumber">25</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">50</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">50</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">51</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">51</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">52</td>
    <td class="codeLine">/// countOperands - The inputs to target nodes have any actual inputs first,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">52</td>
    <td class="codeLine">/// countOperands - The inputs to target nodes have any actual inputs first,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">53</td>
    <td class="codeLine">/// followed by an optional chain operand, then an optional glue operand.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">53</td>
    <td class="codeLine">/// followed by an optional chain operand, then an optional glue operand.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">54</td>
    <td class="codeLine">/// Compute the number of actual operands that will go into the resulting</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">54</td>
    <td class="codeLine">/// Compute the number of actual operands that will go into the resulting</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">55</td>
    <td class="codeLine">/// MachineInstr.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">55</td>
    <td class="codeLine">/// MachineInstr.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">56</td>
    <td class="codeLine">///</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">56</td>
    <td class="codeLine">///</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">57</td>
    <td class="codeLine">/// Also count physreg RegisterSDNode and RegisterMaskSDNode operands preceding</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">57</td>
    <td class="codeLine">/// Also count physreg RegisterSDNode and RegisterMaskSDNode operands preceding</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">58</td>
    <td class="codeLine">/// the chain and glue. These operands may be implicit on the machine instr.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">58</td>
    <td class="codeLine">/// the chain and glue. These operands may be implicit on the machine instr.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">59</td>
    <td class="codeLine coveredLine">static unsigned countOperands(SDNode *Node, unsigned NumExpUses,</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">59</td>
    <td class="codeLine coveredLine">static unsigned countOperands(SDNode *Node, unsigned NumExpUses,</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">60</td>
    <td class="codeLine">                              unsigned &NumImpUses) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">60</td>
    <td class="codeLine">                              unsigned &NumImpUses) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">61</td>
    <td class="codeLine coveredLine">  unsigned N = Node->getNumOperands();</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">61</td>
    <td class="codeLine coveredLine">  unsigned N = Node->getNumOperands();</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">62</td>
    <td class="codeLine coveredLine">  while (N && Node->getOperand(N - 1).getValueType() == MVT::Glue)</td>
    <td class="lineNumber">16</td>
    <td class="lineNumber">62</td>
    <td class="codeLine coveredLine">  while (N && Node->getOperand(N - 1).getValueType() == MVT::Glue)</td>
    <td class="lineNumber">16</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">63</td>
    <td class="codeLine coveredLine">    --N;</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">63</td>
    <td class="codeLine coveredLine">    --N;</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">64</td>
    <td class="codeLine coveredLine">  if (N && Node->getOperand(N - 1).getValueType() == MVT::Other)</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">64</td>
    <td class="codeLine coveredLine">  if (N && Node->getOperand(N - 1).getValueType() == MVT::Other)</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">65</td>
    <td class="codeLine coveredLine">    --N; // Ignore chain if it exists.</td>
    <td class="lineNumber">14</td>
    <td class="lineNumber">65</td>
    <td class="codeLine coveredLine">    --N; // Ignore chain if it exists.</td>
    <td class="lineNumber">14</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">66</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">66</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">67</td>
    <td class="codeLine">  // Count RegisterSDNode and RegisterMaskSDNode operands for NumImpUses.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">67</td>
    <td class="codeLine">  // Count RegisterSDNode and RegisterMaskSDNode operands for NumImpUses.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">68</td>
    <td class="codeLine coveredLine">  NumImpUses = N - NumExpUses;</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">68</td>
    <td class="codeLine coveredLine">  NumImpUses = N - NumExpUses;</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">69</td>
    <td class="codeLine coveredLine">  for (unsigned I = N; I > NumExpUses; --I) {</td>
    <td class="lineNumber">16</td>
    <td class="lineNumber">69</td>
    <td class="codeLine coveredLine">  for (unsigned I = N; I > NumExpUses; --I) {</td>
    <td class="lineNumber">16</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">70</td>
    <td class="codeLine coveredLine">    if (isa<RegisterMaskSDNode>(Node->getOperand(I - 1)))</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">70</td>
    <td class="codeLine coveredLine">    if (isa<RegisterMaskSDNode>(Node->getOperand(I - 1)))</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">71</td>
    <td class="codeLine">      continue;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">71</td>
    <td class="codeLine">      continue;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">72</td>
    <td class="codeLine coveredLine">    if (RegisterSDNode *RN = dyn_cast<RegisterSDNode>(Node->getOperand(I - 1)))</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">72</td>
    <td class="codeLine coveredLine">    if (RegisterSDNode *RN = dyn_cast<RegisterSDNode>(Node->getOperand(I - 1)))</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">73</td>
    <td class="codeLine coveredLine">      if (RN->getReg().isPhysical())</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">73</td>
    <td class="codeLine coveredLine">      if (RN->getReg().isPhysical())</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">74</td>
    <td class="codeLine coveredLine">        continue;</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">74</td>
    <td class="codeLine coveredLine">        continue;</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">75</td>
    <td class="codeLine">    NumImpUses = N - I;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">75</td>
    <td class="codeLine">    NumImpUses = N - I;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">76</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">76</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">77</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">77</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">78</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">78</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">79</td>
    <td class="codeLine coveredLine">  return N;</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">79</td>
    <td class="codeLine coveredLine">  return N;</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">80</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">80</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">81</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">81</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">82</td>
    <td class="codeLine">/// EmitCopyFromReg - Generate machine code for an CopyFromReg node or an</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">82</td>
    <td class="codeLine">/// EmitCopyFromReg - Generate machine code for an CopyFromReg node or an</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">83</td>
    <td class="codeLine">/// implicit physical register output.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">83</td>
    <td class="codeLine">/// implicit physical register output.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">84</td>
    <td class="codeLine coveredLine">void InstrEmitter::EmitCopyFromReg(SDNode *Node, unsigned ResNo, bool IsClone,</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">84</td>
    <td class="codeLine coveredLine">void InstrEmitter::EmitCopyFromReg(SDNode *Node, unsigned ResNo, bool IsClone,</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">85</td>
    <td class="codeLine">                                   Register SrcReg,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">85</td>
    <td class="codeLine">                                   Register SrcReg,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">86</td>
    <td class="codeLine">                                   DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">86</td>
    <td class="codeLine">                                   DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">87</td>
    <td class="codeLine coveredLine">  Register VRBase;</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">87</td>
    <td class="codeLine coveredLine">  Register VRBase;</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">88</td>
    <td class="codeLine coveredLine">  if (SrcReg.isVirtual()) {</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">88</td>
    <td class="codeLine coveredLine">  if (SrcReg.isVirtual()) {</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">89</td>
    <td class="codeLine">    // Just use the input register directly!</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">89</td>
    <td class="codeLine">    // Just use the input register directly!</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">90</td>
    <td class="codeLine coveredLine">    SDValue Op(Node, ResNo);</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">90</td>
    <td class="codeLine coveredLine">    SDValue Op(Node, ResNo);</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">91</td>
    <td class="codeLine coveredLine">    if (IsClone)</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">91</td>
    <td class="codeLine coveredLine">    if (IsClone)</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">92</td>
    <td class="codeLine">      VRBaseMap.erase(Op);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">92</td>
    <td class="codeLine">      VRBaseMap.erase(Op);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">93</td>
    <td class="codeLine coveredLine">    bool isNew = VRBaseMap.insert(std::make_pair(Op, SrcReg)).second;</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">93</td>
    <td class="codeLine coveredLine">    bool isNew = VRBaseMap.insert(std::make_pair(Op, SrcReg)).second;</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">94</td>
    <td class="codeLine">    (void)isNew; // Silence compiler warning.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">94</td>
    <td class="codeLine">    (void)isNew; // Silence compiler warning.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">95</td>
    <td class="codeLine coveredLine">    assert(isNew && "Node emitted out of order - early");</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">95</td>
    <td class="codeLine coveredLine">    assert(isNew && "Node emitted out of order - early");</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">96</td>
    <td class="codeLine coveredLine">    return;</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">96</td>
    <td class="codeLine coveredLine">    return;</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">97</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">97</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">98</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">98</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">99</td>
    <td class="codeLine">  // If the node is only used by a CopyToReg and the dest reg is a vreg, use</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">99</td>
    <td class="codeLine">  // If the node is only used by a CopyToReg and the dest reg is a vreg, use</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">100</td>
    <td class="codeLine">  // the CopyToReg'd destination register instead of creating a new vreg.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">100</td>
    <td class="codeLine">  // the CopyToReg'd destination register instead of creating a new vreg.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">101</td>
    <td class="codeLine">  bool MatchReg = true;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">101</td>
    <td class="codeLine">  bool MatchReg = true;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">102</td>
    <td class="codeLine">  const TargetRegisterClass *UseRC = nullptr;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">102</td>
    <td class="codeLine">  const TargetRegisterClass *UseRC = nullptr;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">103</td>
    <td class="codeLine">  MVT VT = Node->getSimpleValueType(ResNo);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">103</td>
    <td class="codeLine">  MVT VT = Node->getSimpleValueType(ResNo);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">104</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">104</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">105</td>
    <td class="codeLine">  // Stick to the preferred register classes for legal types.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">105</td>
    <td class="codeLine">  // Stick to the preferred register classes for legal types.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">106</td>
    <td class="codeLine">  if (TLI->isTypeLegal(VT))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">106</td>
    <td class="codeLine">  if (TLI->isTypeLegal(VT))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">107</td>
    <td class="codeLine">    UseRC = TLI->getRegClassFor(VT, Node->isDivergent());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">107</td>
    <td class="codeLine">    UseRC = TLI->getRegClassFor(VT, Node->isDivergent());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">108</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">108</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">109</td>
    <td class="codeLine">  for (SDNode *User : Node->uses()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">109</td>
    <td class="codeLine">  for (SDNode *User : Node->uses()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">110</td>
    <td class="codeLine">    bool Match = true;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">110</td>
    <td class="codeLine">    bool Match = true;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">111</td>
    <td class="codeLine">    if (User->getOpcode() == ISD::CopyToReg &&</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">111</td>
    <td class="codeLine">    if (User->getOpcode() == ISD::CopyToReg &&</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">112</td>
    <td class="codeLine">        User->getOperand(2).getNode() == Node &&</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">112</td>
    <td class="codeLine">        User->getOperand(2).getNode() == Node &&</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">113</td>
    <td class="codeLine">        User->getOperand(2).getResNo() == ResNo) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">113</td>
    <td class="codeLine">        User->getOperand(2).getResNo() == ResNo) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">114</td>
    <td class="codeLine">      Register DestReg = cast<RegisterSDNode>(User->getOperand(1))->getReg();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">114</td>
    <td class="codeLine">      Register DestReg = cast<RegisterSDNode>(User->getOperand(1))->getReg();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">115</td>
    <td class="codeLine">      if (DestReg.isVirtual()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">115</td>
    <td class="codeLine">      if (DestReg.isVirtual()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">116</td>
    <td class="codeLine">        VRBase = DestReg;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">116</td>
    <td class="codeLine">        VRBase = DestReg;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">117</td>
    <td class="codeLine">        Match = false;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">117</td>
    <td class="codeLine">        Match = false;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">118</td>
    <td class="codeLine">      } else if (DestReg != SrcReg)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">118</td>
    <td class="codeLine">      } else if (DestReg != SrcReg)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">119</td>
    <td class="codeLine">        Match = false;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">119</td>
    <td class="codeLine">        Match = false;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">120</td>
    <td class="codeLine">    } else {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">120</td>
    <td class="codeLine">    } else {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">121</td>
    <td class="codeLine">      for (unsigned i = 0, e = User->getNumOperands(); i != e; ++i) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">121</td>
    <td class="codeLine">      for (unsigned i = 0, e = User->getNumOperands(); i != e; ++i) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">122</td>
    <td class="codeLine">        SDValue Op = User->getOperand(i);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">122</td>
    <td class="codeLine">        SDValue Op = User->getOperand(i);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">123</td>
    <td class="codeLine">        if (Op.getNode() != Node || Op.getResNo() != ResNo)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">123</td>
    <td class="codeLine">        if (Op.getNode() != Node || Op.getResNo() != ResNo)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">124</td>
    <td class="codeLine">          continue;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">124</td>
    <td class="codeLine">          continue;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">125</td>
    <td class="codeLine">        MVT VT = Node->getSimpleValueType(Op.getResNo());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">125</td>
    <td class="codeLine">        MVT VT = Node->getSimpleValueType(Op.getResNo());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">126</td>
    <td class="codeLine">        if (VT == MVT::Other || VT == MVT::Glue)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">126</td>
    <td class="codeLine">        if (VT == MVT::Other || VT == MVT::Glue)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">127</td>
    <td class="codeLine">          continue;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">127</td>
    <td class="codeLine">          continue;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">128</td>
    <td class="codeLine">        Match = false;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">128</td>
    <td class="codeLine">        Match = false;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">129</td>
    <td class="codeLine">        if (User->isMachineOpcode()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">129</td>
    <td class="codeLine">        if (User->isMachineOpcode()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">130</td>
    <td class="codeLine">          const MCInstrDesc &II = TII->get(User->getMachineOpcode());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">130</td>
    <td class="codeLine">          const MCInstrDesc &II = TII->get(User->getMachineOpcode());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">131</td>
    <td class="codeLine">          const TargetRegisterClass *RC = nullptr;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">131</td>
    <td class="codeLine">          const TargetRegisterClass *RC = nullptr;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">132</td>
    <td class="codeLine">          if (i + II.getNumDefs() < II.getNumOperands()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">132</td>
    <td class="codeLine">          if (i + II.getNumDefs() < II.getNumOperands()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">133</td>
    <td class="codeLine">            RC = TRI->getAllocatableClass(</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">133</td>
    <td class="codeLine">            RC = TRI->getAllocatableClass(</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">134</td>
    <td class="codeLine">                TII->getRegClass(II, i + II.getNumDefs(), TRI, *MF));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">134</td>
    <td class="codeLine">                TII->getRegClass(II, i + II.getNumDefs(), TRI, *MF));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">135</td>
    <td class="codeLine">          }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">135</td>
    <td class="codeLine">          }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">136</td>
    <td class="codeLine">          if (!UseRC)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">136</td>
    <td class="codeLine">          if (!UseRC)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">137</td>
    <td class="codeLine">            UseRC = RC;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">137</td>
    <td class="codeLine">            UseRC = RC;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">138</td>
    <td class="codeLine">          else if (RC) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">138</td>
    <td class="codeLine">          else if (RC) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">139</td>
    <td class="codeLine">            const TargetRegisterClass *ComRC =</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">139</td>
    <td class="codeLine">            const TargetRegisterClass *ComRC =</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">140</td>
    <td class="codeLine">                TRI->getCommonSubClass(UseRC, RC);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">140</td>
    <td class="codeLine">                TRI->getCommonSubClass(UseRC, RC);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">141</td>
    <td class="codeLine">            // If multiple uses expect disjoint register classes, we emit</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">141</td>
    <td class="codeLine">            // If multiple uses expect disjoint register classes, we emit</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">142</td>
    <td class="codeLine">            // copies in AddRegisterOperand.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">142</td>
    <td class="codeLine">            // copies in AddRegisterOperand.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">143</td>
    <td class="codeLine">            if (ComRC)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">143</td>
    <td class="codeLine">            if (ComRC)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">144</td>
    <td class="codeLine">              UseRC = ComRC;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">144</td>
    <td class="codeLine">              UseRC = ComRC;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">145</td>
    <td class="codeLine">          }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">145</td>
    <td class="codeLine">          }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">146</td>
    <td class="codeLine">        }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">146</td>
    <td class="codeLine">        }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">147</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">147</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">148</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">148</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">149</td>
    <td class="codeLine">    MatchReg &= Match;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">149</td>
    <td class="codeLine">    MatchReg &= Match;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">150</td>
    <td class="codeLine">    if (VRBase)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">150</td>
    <td class="codeLine">    if (VRBase)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">151</td>
    <td class="codeLine">      break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">151</td>
    <td class="codeLine">      break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">152</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">152</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">153</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">153</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">154</td>
    <td class="codeLine">  const TargetRegisterClass *SrcRC = nullptr, *DstRC = nullptr;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">154</td>
    <td class="codeLine">  const TargetRegisterClass *SrcRC = nullptr, *DstRC = nullptr;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">155</td>
    <td class="codeLine">  SrcRC = TRI->getMinimalPhysRegClass(SrcReg, VT);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">155</td>
    <td class="codeLine">  SrcRC = TRI->getMinimalPhysRegClass(SrcReg, VT);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">156</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">156</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">157</td>
    <td class="codeLine">  // Figure out the register class to create for the destreg.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">157</td>
    <td class="codeLine">  // Figure out the register class to create for the destreg.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">158</td>
    <td class="codeLine">  if (VRBase) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">158</td>
    <td class="codeLine">  if (VRBase) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">159</td>
    <td class="codeLine">    DstRC = MRI->getRegClass(VRBase);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">159</td>
    <td class="codeLine">    DstRC = MRI->getRegClass(VRBase);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">160</td>
    <td class="codeLine">  } else if (UseRC) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">160</td>
    <td class="codeLine">  } else if (UseRC) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">161</td>
    <td class="codeLine">    assert(TRI->isTypeLegalForClass(*UseRC, VT) &&</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">161</td>
    <td class="codeLine">    assert(TRI->isTypeLegalForClass(*UseRC, VT) &&</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">162</td>
    <td class="codeLine">           "Incompatible phys register def and uses!");</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">162</td>
    <td class="codeLine">           "Incompatible phys register def and uses!");</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">163</td>
    <td class="codeLine">    DstRC = UseRC;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">163</td>
    <td class="codeLine">    DstRC = UseRC;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">164</td>
    <td class="codeLine">  } else</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">164</td>
    <td class="codeLine">  } else</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">165</td>
    <td class="codeLine">    DstRC = SrcRC;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">165</td>
    <td class="codeLine">    DstRC = SrcRC;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">166</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">166</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">167</td>
    <td class="codeLine">  // If all uses are reading from the src physical register and copying the</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">167</td>
    <td class="codeLine">  // If all uses are reading from the src physical register and copying the</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">168</td>
    <td class="codeLine">  // register is either impossible or very expensive, then don't create a copy.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">168</td>
    <td class="codeLine">  // register is either impossible or very expensive, then don't create a copy.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">169</td>
    <td class="codeLine">  if (MatchReg && SrcRC->getCopyCost() < 0) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">169</td>
    <td class="codeLine">  if (MatchReg && SrcRC->getCopyCost() < 0) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">170</td>
    <td class="codeLine">    VRBase = SrcReg;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">170</td>
    <td class="codeLine">    VRBase = SrcReg;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">171</td>
    <td class="codeLine">  } else {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">171</td>
    <td class="codeLine">  } else {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">172</td>
    <td class="codeLine">    // Create the reg, emit the copy.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">172</td>
    <td class="codeLine">    // Create the reg, emit the copy.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">173</td>
    <td class="codeLine">    VRBase = MRI->createVirtualRegister(DstRC);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">173</td>
    <td class="codeLine">    VRBase = MRI->createVirtualRegister(DstRC);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">174</td>
    <td class="codeLine">    BuildMI(*MBB, InsertPos, Node->getDebugLoc(), TII->get(TargetOpcode::COPY),</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">174</td>
    <td class="codeLine">    BuildMI(*MBB, InsertPos, Node->getDebugLoc(), TII->get(TargetOpcode::COPY),</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">175</td>
    <td class="codeLine">            VRBase).addReg(SrcReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">175</td>
    <td class="codeLine">            VRBase).addReg(SrcReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">176</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">176</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">177</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">177</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">178</td>
    <td class="codeLine">  SDValue Op(Node, ResNo);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">178</td>
    <td class="codeLine">  SDValue Op(Node, ResNo);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">179</td>
    <td class="codeLine">  if (IsClone)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">179</td>
    <td class="codeLine">  if (IsClone)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">180</td>
    <td class="codeLine">    VRBaseMap.erase(Op);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">180</td>
    <td class="codeLine">    VRBaseMap.erase(Op);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">181</td>
    <td class="codeLine">  bool isNew = VRBaseMap.insert(std::make_pair(Op, VRBase)).second;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">181</td>
    <td class="codeLine">  bool isNew = VRBaseMap.insert(std::make_pair(Op, VRBase)).second;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">182</td>
    <td class="codeLine">  (void)isNew; // Silence compiler warning.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">182</td>
    <td class="codeLine">  (void)isNew; // Silence compiler warning.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">183</td>
    <td class="codeLine">  assert(isNew && "Node emitted out of order - early");</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">183</td>
    <td class="codeLine">  assert(isNew && "Node emitted out of order - early");</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">184</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">184</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">185</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">185</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">186</td>
    <td class="codeLine coveredLine">void InstrEmitter::CreateVirtualRegisters(SDNode *Node,</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">186</td>
    <td class="codeLine coveredLine">void InstrEmitter::CreateVirtualRegisters(SDNode *Node,</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">187</td>
    <td class="codeLine">                                       MachineInstrBuilder &MIB,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">187</td>
    <td class="codeLine">                                       MachineInstrBuilder &MIB,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">188</td>
    <td class="codeLine">                                       const MCInstrDesc &II,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">188</td>
    <td class="codeLine">                                       const MCInstrDesc &II,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">189</td>
    <td class="codeLine">                                       bool IsClone, bool IsCloned,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">189</td>
    <td class="codeLine">                                       bool IsClone, bool IsCloned,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">190</td>
    <td class="codeLine">                                       DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">190</td>
    <td class="codeLine">                                       DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">191</td>
    <td class="codeLine coveredLine">  assert(Node->getMachineOpcode() != TargetOpcode::IMPLICIT_DEF &&</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">191</td>
    <td class="codeLine coveredLine">  assert(Node->getMachineOpcode() != TargetOpcode::IMPLICIT_DEF &&</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">192</td>
    <td class="codeLine">         "IMPLICIT_DEF should have been handled as a special case elsewhere!");</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">192</td>
    <td class="codeLine">         "IMPLICIT_DEF should have been handled as a special case elsewhere!");</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">193</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">193</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">194</td>
    <td class="codeLine coveredLine">  unsigned NumResults = CountResults(Node);</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">194</td>
    <td class="codeLine coveredLine">  unsigned NumResults = CountResults(Node);</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">195</td>
    <td class="codeLine coveredLine">  bool HasVRegVariadicDefs = !MF->getTarget().usesPhysRegsForValues() &&</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">195</td>
    <td class="codeLine coveredLine">  bool HasVRegVariadicDefs = !MF->getTarget().usesPhysRegsForValues() &&</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">196</td>
    <td class="codeLine coveredLine">                             II.isVariadic() && II.variadicOpsAreDefs();</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">196</td>
    <td class="codeLine coveredLine">                             II.isVariadic() && II.variadicOpsAreDefs();</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">197</td>
    <td class="codeLine coveredLine">  unsigned NumVRegs = HasVRegVariadicDefs ? NumResults : II.getNumDefs();</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">197</td>
    <td class="codeLine coveredLine">  unsigned NumVRegs = HasVRegVariadicDefs ? NumResults : II.getNumDefs();</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">198</td>
    <td class="codeLine coveredLine">  if (Node->getMachineOpcode() == TargetOpcode::STATEPOINT)</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">198</td>
    <td class="codeLine coveredLine">  if (Node->getMachineOpcode() == TargetOpcode::STATEPOINT)</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">199</td>
    <td class="codeLine">    NumVRegs = NumResults;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">199</td>
    <td class="codeLine">    NumVRegs = NumResults;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">200</td>
    <td class="codeLine coveredLine">  for (unsigned i = 0; i < NumVRegs; ++i) {</td>
    <td class="lineNumber">12</td>
    <td class="lineNumber">200</td>
    <td class="codeLine coveredLine">  for (unsigned i = 0; i < NumVRegs; ++i) {</td>
    <td class="lineNumber">12</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">201</td>
    <td class="codeLine">    // If the specific node value is only used by a CopyToReg and the dest reg</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">201</td>
    <td class="codeLine">    // If the specific node value is only used by a CopyToReg and the dest reg</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">202</td>
    <td class="codeLine">    // is a vreg in the same register class, use the CopyToReg'd destination</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">202</td>
    <td class="codeLine">    // is a vreg in the same register class, use the CopyToReg'd destination</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">203</td>
    <td class="codeLine">    // register instead of creating a new vreg.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">203</td>
    <td class="codeLine">    // register instead of creating a new vreg.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">204</td>
    <td class="codeLine coveredLine">    Register VRBase;</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">204</td>
    <td class="codeLine coveredLine">    Register VRBase;</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">205</td>
    <td class="codeLine">    const TargetRegisterClass *RC =</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">205</td>
    <td class="codeLine">    const TargetRegisterClass *RC =</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">206</td>
    <td class="codeLine coveredLine">      TRI->getAllocatableClass(TII->getRegClass(II, i, TRI, *MF));</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">206</td>
    <td class="codeLine coveredLine">      TRI->getAllocatableClass(TII->getRegClass(II, i, TRI, *MF));</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">207</td>
    <td class="codeLine">    // Always let the value type influence the used register class. The</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">207</td>
    <td class="codeLine">    // Always let the value type influence the used register class. The</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">208</td>
    <td class="codeLine">    // constraints on the instruction may be too lax to represent the value</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">208</td>
    <td class="codeLine">    // constraints on the instruction may be too lax to represent the value</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">209</td>
    <td class="codeLine">    // type correctly. For example, a 64-bit float (X86::FR64) can't live in</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">209</td>
    <td class="codeLine">    // type correctly. For example, a 64-bit float (X86::FR64) can't live in</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">210</td>
    <td class="codeLine">    // the 32-bit float super-class (X86::FR32).</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">210</td>
    <td class="codeLine">    // the 32-bit float super-class (X86::FR32).</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">211</td>
    <td class="codeLine coveredLine">    if (i < NumResults && TLI->isTypeLegal(Node->getSimpleValueType(i))) {</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">211</td>
    <td class="codeLine coveredLine">    if (i < NumResults && TLI->isTypeLegal(Node->getSimpleValueType(i))) {</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">212</td>
    <td class="codeLine coveredLine">      const TargetRegisterClass *VTRC = TLI->getRegClassFor(</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">212</td>
    <td class="codeLine coveredLine">      const TargetRegisterClass *VTRC = TLI->getRegClassFor(</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">213</td>
    <td class="codeLine">          Node->getSimpleValueType(i),</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">213</td>
    <td class="codeLine">          Node->getSimpleValueType(i),</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">214</td>
    <td class="codeLine coveredLine">          (Node->isDivergent() || (RC && TRI->isDivergentRegClass(RC))));</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">214</td>
    <td class="codeLine coveredLine">          (Node->isDivergent() || (RC && TRI->isDivergentRegClass(RC))));</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">215</td>
    <td class="codeLine coveredLine">      if (RC)</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">215</td>
    <td class="codeLine coveredLine">      if (RC)</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">216</td>
    <td class="codeLine coveredLine">        VTRC = TRI->getCommonSubClass(RC, VTRC);</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">216</td>
    <td class="codeLine coveredLine">        VTRC = TRI->getCommonSubClass(RC, VTRC);</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">217</td>
    <td class="codeLine coveredLine">      if (VTRC)</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">217</td>
    <td class="codeLine coveredLine">      if (VTRC)</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">218</td>
    <td class="codeLine coveredLine">        RC = VTRC;</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">218</td>
    <td class="codeLine coveredLine">        RC = VTRC;</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">219</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">219</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">220</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">220</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">221</td>
    <td class="codeLine coveredLine">    if (!II.operands().empty() && II.operands()[i].isOptionalDef()) {</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">221</td>
    <td class="codeLine coveredLine">    if (!II.operands().empty() && II.operands()[i].isOptionalDef()) {</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">222</td>
    <td class="codeLine">      // Optional def must be a physical register.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">222</td>
    <td class="codeLine">      // Optional def must be a physical register.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">223</td>
    <td class="codeLine">      VRBase = cast<RegisterSDNode>(Node->getOperand(i-NumResults))->getReg();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">223</td>
    <td class="codeLine">      VRBase = cast<RegisterSDNode>(Node->getOperand(i-NumResults))->getReg();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">224</td>
    <td class="codeLine">      assert(VRBase.isPhysical());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">224</td>
    <td class="codeLine">      assert(VRBase.isPhysical());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">225</td>
    <td class="codeLine">      MIB.addReg(VRBase, RegState::Define);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">225</td>
    <td class="codeLine">      MIB.addReg(VRBase, RegState::Define);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">226</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">226</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">227</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">227</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">228</td>
    <td class="codeLine coveredLine">    if (!VRBase && !IsClone && !IsCloned)</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">228</td>
    <td class="codeLine coveredLine">    if (!VRBase && !IsClone && !IsCloned)</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">229</td>
    <td class="codeLine coveredLine">      for (SDNode *User : Node->uses()) {</td>
    <td class="lineNumber">14</td>
    <td class="lineNumber">229</td>
    <td class="codeLine coveredLine">      for (SDNode *User : Node->uses()) {</td>
    <td class="lineNumber">14</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">230</td>
    <td class="codeLine coveredLine">        if (User->getOpcode() == ISD::CopyToReg &&</td>
    <td class="lineNumber">9</td>
    <td class="lineNumber">230</td>
    <td class="codeLine coveredLine">        if (User->getOpcode() == ISD::CopyToReg &&</td>
    <td class="lineNumber">9</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">231</td>
    <td class="codeLine coveredLine">            User->getOperand(2).getNode() == Node &&</td>
    <td class="lineNumber">9</td>
    <td class="lineNumber">231</td>
    <td class="codeLine coveredLine">            User->getOperand(2).getNode() == Node &&</td>
    <td class="lineNumber">9</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">232</td>
    <td class="codeLine coveredLine">            User->getOperand(2).getResNo() == i) {</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">232</td>
    <td class="codeLine coveredLine">            User->getOperand(2).getResNo() == i) {</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">233</td>
    <td class="codeLine coveredLine">          Register Reg = cast<RegisterSDNode>(User->getOperand(1))->getReg();</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">233</td>
    <td class="codeLine coveredLine">          Register Reg = cast<RegisterSDNode>(User->getOperand(1))->getReg();</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">234</td>
    <td class="codeLine coveredLine">          if (Reg.isVirtual()) {</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">234</td>
    <td class="codeLine coveredLine">          if (Reg.isVirtual()) {</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">235</td>
    <td class="codeLine">            const TargetRegisterClass *RegRC = MRI->getRegClass(Reg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">235</td>
    <td class="codeLine">            const TargetRegisterClass *RegRC = MRI->getRegClass(Reg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">236</td>
    <td class="codeLine">            if (RegRC == RC) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">236</td>
    <td class="codeLine">            if (RegRC == RC) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">237</td>
    <td class="codeLine">              VRBase = Reg;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">237</td>
    <td class="codeLine">              VRBase = Reg;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">238</td>
    <td class="codeLine">              MIB.addReg(VRBase, RegState::Define);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">238</td>
    <td class="codeLine">              MIB.addReg(VRBase, RegState::Define);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">239</td>
    <td class="codeLine">              break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">239</td>
    <td class="codeLine">              break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">240</td>
    <td class="codeLine">            }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">240</td>
    <td class="codeLine">            }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">241</td>
    <td class="codeLine">          }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">241</td>
    <td class="codeLine">          }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">242</td>
    <td class="codeLine">        }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">242</td>
    <td class="codeLine">        }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">243</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">243</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">244</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">244</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">245</td>
    <td class="codeLine">    // Create the result registers for this node and add the result regs to</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">245</td>
    <td class="codeLine">    // Create the result registers for this node and add the result regs to</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">246</td>
    <td class="codeLine">    // the machine instruction.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">246</td>
    <td class="codeLine">    // the machine instruction.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">247</td>
    <td class="codeLine coveredLine">    if (VRBase == 0) {</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">247</td>
    <td class="codeLine coveredLine">    if (VRBase == 0) {</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">248</td>
    <td class="codeLine coveredLine">      assert(RC && "Isn't a register operand!");</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">248</td>
    <td class="codeLine coveredLine">      assert(RC && "Isn't a register operand!");</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">249</td>
    <td class="codeLine coveredLine">      VRBase = MRI->createVirtualRegister(RC);</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">249</td>
    <td class="codeLine coveredLine">      VRBase = MRI->createVirtualRegister(RC);</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">250</td>
    <td class="codeLine coveredLine">      MIB.addReg(VRBase, RegState::Define);</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">250</td>
    <td class="codeLine coveredLine">      MIB.addReg(VRBase, RegState::Define);</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">251</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">251</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">252</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">252</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">253</td>
    <td class="codeLine">    // If this def corresponds to a result of the SDNode insert the VRBase into</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">253</td>
    <td class="codeLine">    // If this def corresponds to a result of the SDNode insert the VRBase into</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">254</td>
    <td class="codeLine">    // the lookup map.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">254</td>
    <td class="codeLine">    // the lookup map.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">255</td>
    <td class="codeLine coveredLine">    if (i < NumResults) {</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">255</td>
    <td class="codeLine coveredLine">    if (i < NumResults) {</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">256</td>
    <td class="codeLine coveredLine">      SDValue Op(Node, i);</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">256</td>
    <td class="codeLine coveredLine">      SDValue Op(Node, i);</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">257</td>
    <td class="codeLine coveredLine">      if (IsClone)</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">257</td>
    <td class="codeLine coveredLine">      if (IsClone)</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">258</td>
    <td class="codeLine">        VRBaseMap.erase(Op);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">258</td>
    <td class="codeLine">        VRBaseMap.erase(Op);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">259</td>
    <td class="codeLine coveredLine">      bool isNew = VRBaseMap.insert(std::make_pair(Op, VRBase)).second;</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">259</td>
    <td class="codeLine coveredLine">      bool isNew = VRBaseMap.insert(std::make_pair(Op, VRBase)).second;</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">260</td>
    <td class="codeLine">      (void)isNew; // Silence compiler warning.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">260</td>
    <td class="codeLine">      (void)isNew; // Silence compiler warning.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">261</td>
    <td class="codeLine coveredLine">      assert(isNew && "Node emitted out of order - early");</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">261</td>
    <td class="codeLine coveredLine">      assert(isNew && "Node emitted out of order - early");</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">262</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">262</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">263</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">263</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">264</td>
    <td class="codeLine coveredLine">}</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">264</td>
    <td class="codeLine coveredLine">}</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">265</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">265</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">266</td>
    <td class="codeLine">/// getVR - Return the virtual register corresponding to the specified result</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">266</td>
    <td class="codeLine">/// getVR - Return the virtual register corresponding to the specified result</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">267</td>
    <td class="codeLine">/// of the specified node.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">267</td>
    <td class="codeLine">/// of the specified node.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">268</td>
    <td class="codeLine coveredLine">Register InstrEmitter::getVR(SDValue Op,</td>
    <td class="lineNumber">8</td>
    <td class="lineNumber">268</td>
    <td class="codeLine coveredLine">Register InstrEmitter::getVR(SDValue Op,</td>
    <td class="lineNumber">8</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">269</td>
    <td class="codeLine">                             DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">269</td>
    <td class="codeLine">                             DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">270</td>
    <td class="codeLine coveredLine">  if (Op.isMachineOpcode() &&</td>
    <td class="lineNumber">14</td>
    <td class="lineNumber">270</td>
    <td class="codeLine coveredLine">  if (Op.isMachineOpcode() &&</td>
    <td class="lineNumber">14</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">271</td>
    <td class="codeLine coveredLine">      Op.getMachineOpcode() == TargetOpcode::IMPLICIT_DEF) {</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">271</td>
    <td class="codeLine coveredLine">      Op.getMachineOpcode() == TargetOpcode::IMPLICIT_DEF) {</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">272</td>
    <td class="codeLine">    // Add an IMPLICIT_DEF instruction before every use.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">272</td>
    <td class="codeLine">    // Add an IMPLICIT_DEF instruction before every use.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">273</td>
    <td class="codeLine">    // IMPLICIT_DEF can produce any type of result so its MCInstrDesc</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">273</td>
    <td class="codeLine">    // IMPLICIT_DEF can produce any type of result so its MCInstrDesc</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">274</td>
    <td class="codeLine">    // does not include operand register class info.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">274</td>
    <td class="codeLine">    // does not include operand register class info.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">275</td>
    <td class="codeLine">    const TargetRegisterClass *RC = TLI->getRegClassFor(</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">275</td>
    <td class="codeLine">    const TargetRegisterClass *RC = TLI->getRegClassFor(</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">276</td>
    <td class="codeLine">        Op.getSimpleValueType(), Op.getNode()->isDivergent());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">276</td>
    <td class="codeLine">        Op.getSimpleValueType(), Op.getNode()->isDivergent());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">277</td>
    <td class="codeLine">    Register VReg = MRI->createVirtualRegister(RC);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">277</td>
    <td class="codeLine">    Register VReg = MRI->createVirtualRegister(RC);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">278</td>
    <td class="codeLine">    BuildMI(*MBB, InsertPos, Op.getDebugLoc(),</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">278</td>
    <td class="codeLine">    BuildMI(*MBB, InsertPos, Op.getDebugLoc(),</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">279</td>
    <td class="codeLine">            TII->get(TargetOpcode::IMPLICIT_DEF), VReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">279</td>
    <td class="codeLine">            TII->get(TargetOpcode::IMPLICIT_DEF), VReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">280</td>
    <td class="codeLine">    return VReg;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">280</td>
    <td class="codeLine">    return VReg;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">281</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">281</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">282</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">282</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">283</td>
    <td class="codeLine coveredLine">  DenseMap<SDValue, Register>::iterator I = VRBaseMap.find(Op);</td>
    <td class="lineNumber">8</td>
    <td class="lineNumber">283</td>
    <td class="codeLine coveredLine">  DenseMap<SDValue, Register>::iterator I = VRBaseMap.find(Op);</td>
    <td class="lineNumber">8</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">284</td>
    <td class="codeLine coveredLine">  assert(I != VRBaseMap.end() && "Node emitted out of order - late");</td>
    <td class="lineNumber">8</td>
    <td class="lineNumber">284</td>
    <td class="codeLine coveredLine">  assert(I != VRBaseMap.end() && "Node emitted out of order - late");</td>
    <td class="lineNumber">8</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">285</td>
    <td class="codeLine coveredLine">  return I->second;</td>
    <td class="lineNumber">8</td>
    <td class="lineNumber">285</td>
    <td class="codeLine coveredLine">  return I->second;</td>
    <td class="lineNumber">8</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">286</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">286</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">287</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">287</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">288</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">288</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">289</td>
    <td class="codeLine">/// AddRegisterOperand - Add the specified register as an operand to the</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">289</td>
    <td class="codeLine">/// AddRegisterOperand - Add the specified register as an operand to the</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">290</td>
    <td class="codeLine">/// specified machine instr. Insert register copies if the register is</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">290</td>
    <td class="codeLine">/// specified machine instr. Insert register copies if the register is</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">291</td>
    <td class="codeLine">/// not in the required register class.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">291</td>
    <td class="codeLine">/// not in the required register class.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">292</td>
    <td class="codeLine">void</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">292</td>
    <td class="codeLine">void</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">293</td>
    <td class="codeLine coveredLine">InstrEmitter::AddRegisterOperand(MachineInstrBuilder &MIB,</td>
    <td class="lineNumber">7</td>
    <td class="lineNumber">293</td>
    <td class="codeLine coveredLine">InstrEmitter::AddRegisterOperand(MachineInstrBuilder &MIB,</td>
    <td class="lineNumber">7</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">294</td>
    <td class="codeLine">                                 SDValue Op,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">294</td>
    <td class="codeLine">                                 SDValue Op,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">295</td>
    <td class="codeLine">                                 unsigned IIOpNum,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">295</td>
    <td class="codeLine">                                 unsigned IIOpNum,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">296</td>
    <td class="codeLine">                                 const MCInstrDesc *II,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">296</td>
    <td class="codeLine">                                 const MCInstrDesc *II,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">297</td>
    <td class="codeLine">                                 DenseMap<SDValue, Register> &VRBaseMap,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">297</td>
    <td class="codeLine">                                 DenseMap<SDValue, Register> &VRBaseMap,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">298</td>
    <td class="codeLine">                                 bool IsDebug, bool IsClone, bool IsCloned) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">298</td>
    <td class="codeLine">                                 bool IsDebug, bool IsClone, bool IsCloned) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">299</td>
    <td class="codeLine coveredLine">  assert(Op.getValueType() != MVT::Other &&</td>
    <td class="lineNumber">7</td>
    <td class="lineNumber">299</td>
    <td class="codeLine coveredLine">  assert(Op.getValueType() != MVT::Other &&</td>
    <td class="lineNumber">7</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">300</td>
    <td class="codeLine">         Op.getValueType() != MVT::Glue &&</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">300</td>
    <td class="codeLine">         Op.getValueType() != MVT::Glue &&</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">301</td>
    <td class="codeLine">         "Chain and glue operands should occur at end of operand list!");</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">301</td>
    <td class="codeLine">         "Chain and glue operands should occur at end of operand list!");</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">302</td>
    <td class="codeLine">  // Get/emit the operand.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">302</td>
    <td class="codeLine">  // Get/emit the operand.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">303</td>
    <td class="codeLine coveredLine">  Register VReg = getVR(Op, VRBaseMap);</td>
    <td class="lineNumber">7</td>
    <td class="lineNumber">303</td>
    <td class="codeLine coveredLine">  Register VReg = getVR(Op, VRBaseMap);</td>
    <td class="lineNumber">7</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">304</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">304</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">305</td>
    <td class="codeLine coveredLine">  const MCInstrDesc &MCID = MIB->getDesc();</td>
    <td class="lineNumber">7</td>
    <td class="lineNumber">305</td>
    <td class="codeLine coveredLine">  const MCInstrDesc &MCID = MIB->getDesc();</td>
    <td class="lineNumber">7</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">306</td>
    <td class="codeLine coveredLine">  bool isOptDef = IIOpNum < MCID.getNumOperands() &&</td>
    <td class="lineNumber">14</td>
    <td class="lineNumber">306</td>
    <td class="codeLine coveredLine">  bool isOptDef = IIOpNum < MCID.getNumOperands() &&</td>
    <td class="lineNumber">14</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">307</td>
    <td class="codeLine coveredLine">                  MCID.operands()[IIOpNum].isOptionalDef();</td>
    <td class="lineNumber">7</td>
    <td class="lineNumber">307</td>
    <td class="codeLine coveredLine">                  MCID.operands()[IIOpNum].isOptionalDef();</td>
    <td class="lineNumber">7</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">308</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">308</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">309</td>
    <td class="codeLine">  // If the instruction requires a register in a different class, create</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">309</td>
    <td class="codeLine">  // If the instruction requires a register in a different class, create</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">310</td>
    <td class="codeLine">  // a new virtual register and copy the value into it, but first attempt to</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">310</td>
    <td class="codeLine">  // a new virtual register and copy the value into it, but first attempt to</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">311</td>
    <td class="codeLine">  // shrink VReg's register class within reason.  For example, if VReg == GR32</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">311</td>
    <td class="codeLine">  // shrink VReg's register class within reason.  For example, if VReg == GR32</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">312</td>
    <td class="codeLine">  // and II requires a GR32_NOSP, just constrain VReg to GR32_NOSP.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">312</td>
    <td class="codeLine">  // and II requires a GR32_NOSP, just constrain VReg to GR32_NOSP.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">313</td>
    <td class="codeLine coveredLine">  if (II) {</td>
    <td class="lineNumber">7</td>
    <td class="lineNumber">313</td>
    <td class="codeLine coveredLine">  if (II) {</td>
    <td class="lineNumber">7</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">314</td>
    <td class="codeLine coveredLine">    const TargetRegisterClass *OpRC = nullptr;</td>
    <td class="lineNumber">7</td>
    <td class="lineNumber">314</td>
    <td class="codeLine coveredLine">    const TargetRegisterClass *OpRC = nullptr;</td>
    <td class="lineNumber">7</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">315</td>
    <td class="codeLine coveredLine">    if (IIOpNum < II->getNumOperands())</td>
    <td class="lineNumber">7</td>
    <td class="lineNumber">315</td>
    <td class="codeLine coveredLine">    if (IIOpNum < II->getNumOperands())</td>
    <td class="lineNumber">7</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">316</td>
    <td class="codeLine coveredLine">      OpRC = TII->getRegClass(*II, IIOpNum, TRI, *MF);</td>
    <td class="lineNumber">7</td>
    <td class="lineNumber">316</td>
    <td class="codeLine coveredLine">      OpRC = TII->getRegClass(*II, IIOpNum, TRI, *MF);</td>
    <td class="lineNumber">7</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">317</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">317</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">318</td>
    <td class="codeLine coveredLine">    if (OpRC) {</td>
    <td class="lineNumber">7</td>
    <td class="lineNumber">318</td>
    <td class="codeLine coveredLine">    if (OpRC) {</td>
    <td class="lineNumber">7</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">319</td>
    <td class="codeLine coveredLine">      unsigned MinNumRegs = MinRCSize;</td>
    <td class="lineNumber">7</td>
    <td class="lineNumber">319</td>
    <td class="codeLine coveredLine">      unsigned MinNumRegs = MinRCSize;</td>
    <td class="lineNumber">7</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">320</td>
    <td class="codeLine">      // Don't apply any RC size limit for IMPLICIT_DEF. Each use has a unique</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">320</td>
    <td class="codeLine">      // Don't apply any RC size limit for IMPLICIT_DEF. Each use has a unique</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">321</td>
    <td class="codeLine">      // virtual register.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">321</td>
    <td class="codeLine">      // virtual register.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">322</td>
    <td class="codeLine coveredLine">      if (Op.isMachineOpcode() &&</td>
    <td class="lineNumber">12</td>
    <td class="lineNumber">322</td>
    <td class="codeLine coveredLine">      if (Op.isMachineOpcode() &&</td>
    <td class="lineNumber">12</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">323</td>
    <td class="codeLine coveredLine">          Op.getMachineOpcode() == TargetOpcode::IMPLICIT_DEF)</td>
    <td class="lineNumber">5</td>
    <td class="lineNumber">323</td>
    <td class="codeLine coveredLine">          Op.getMachineOpcode() == TargetOpcode::IMPLICIT_DEF)</td>
    <td class="lineNumber">5</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">324</td>
    <td class="codeLine">        MinNumRegs = 0;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">324</td>
    <td class="codeLine">        MinNumRegs = 0;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">325</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">325</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">326</td>
    <td class="codeLine">      const TargetRegisterClass *ConstrainedRC</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">326</td>
    <td class="codeLine">      const TargetRegisterClass *ConstrainedRC</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">327</td>
    <td class="codeLine coveredLine">        = MRI->constrainRegClass(VReg, OpRC, MinNumRegs);</td>
    <td class="lineNumber">7</td>
    <td class="lineNumber">327</td>
    <td class="codeLine coveredLine">        = MRI->constrainRegClass(VReg, OpRC, MinNumRegs);</td>
    <td class="lineNumber">7</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">328</td>
    <td class="codeLine coveredLine">      if (!ConstrainedRC) {</td>
    <td class="lineNumber">7</td>
    <td class="lineNumber">328</td>
    <td class="codeLine coveredLine">      if (!ConstrainedRC) {</td>
    <td class="lineNumber">7</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">329</td>
    <td class="codeLine">        OpRC = TRI->getAllocatableClass(OpRC);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">329</td>
    <td class="codeLine">        OpRC = TRI->getAllocatableClass(OpRC);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">330</td>
    <td class="codeLine">        assert(OpRC && "Constraints cannot be fulfilled for allocation");</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">330</td>
    <td class="codeLine">        assert(OpRC && "Constraints cannot be fulfilled for allocation");</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">331</td>
    <td class="codeLine">        Register NewVReg = MRI->createVirtualRegister(OpRC);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">331</td>
    <td class="codeLine">        Register NewVReg = MRI->createVirtualRegister(OpRC);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">332</td>
    <td class="codeLine">        BuildMI(*MBB, InsertPos, Op.getNode()->getDebugLoc(),</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">332</td>
    <td class="codeLine">        BuildMI(*MBB, InsertPos, Op.getNode()->getDebugLoc(),</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">333</td>
    <td class="codeLine">                TII->get(TargetOpcode::COPY), NewVReg).addReg(VReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">333</td>
    <td class="codeLine">                TII->get(TargetOpcode::COPY), NewVReg).addReg(VReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">334</td>
    <td class="codeLine">        VReg = NewVReg;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">334</td>
    <td class="codeLine">        VReg = NewVReg;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">335</td>
    <td class="codeLine">      } else {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">335</td>
    <td class="codeLine">      } else {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">336</td>
    <td class="codeLine coveredLine">        assert(ConstrainedRC->isAllocatable() &&</td>
    <td class="lineNumber">7</td>
    <td class="lineNumber">336</td>
    <td class="codeLine coveredLine">        assert(ConstrainedRC->isAllocatable() &&</td>
    <td class="lineNumber">7</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">337</td>
    <td class="codeLine">           "Constraining an allocatable VReg produced an unallocatable class?");</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">337</td>
    <td class="codeLine">           "Constraining an allocatable VReg produced an unallocatable class?");</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">338</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">338</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">339</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">339</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">340</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">340</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">341</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">341</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">342</td>
    <td class="codeLine">  // If this value has only one use, that use is a kill. This is a</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">342</td>
    <td class="codeLine">  // If this value has only one use, that use is a kill. This is a</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">343</td>
    <td class="codeLine">  // conservative approximation. InstrEmitter does trivial coalescing</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">343</td>
    <td class="codeLine">  // conservative approximation. InstrEmitter does trivial coalescing</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">344</td>
    <td class="codeLine">  // with CopyFromReg nodes, so don't emit kill flags for them.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">344</td>
    <td class="codeLine">  // with CopyFromReg nodes, so don't emit kill flags for them.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">345</td>
    <td class="codeLine">  // Avoid kill flags on Schedule cloned nodes, since there will be</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">345</td>
    <td class="codeLine">  // Avoid kill flags on Schedule cloned nodes, since there will be</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">346</td>
    <td class="codeLine">  // multiple uses.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">346</td>
    <td class="codeLine">  // multiple uses.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">347</td>
    <td class="codeLine">  // Tied operands are never killed, so we need to check that. And that</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">347</td>
    <td class="codeLine">  // Tied operands are never killed, so we need to check that. And that</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">348</td>
    <td class="codeLine">  // means we need to determine the index of the operand.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">348</td>
    <td class="codeLine">  // means we need to determine the index of the operand.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">349</td>
    <td class="codeLine coveredLine">  bool isKill = Op.hasOneUse() &&</td>
    <td class="lineNumber">14</td>
    <td class="lineNumber">349</td>
    <td class="codeLine coveredLine">  bool isKill = Op.hasOneUse() &&</td>
    <td class="lineNumber">14</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">350</td>
    <td class="codeLine coveredLine">                Op.getNode()->getOpcode() != ISD::CopyFromReg &&</td>
    <td class="lineNumber">7</td>
    <td class="lineNumber">350</td>
    <td class="codeLine coveredLine">                Op.getNode()->getOpcode() != ISD::CopyFromReg &&</td>
    <td class="lineNumber">7</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">351</td>
    <td class="codeLine coveredLine">                !IsDebug &&</td>
    <td class="lineNumber">19</td>
    <td class="lineNumber">351</td>
    <td class="codeLine coveredLine">                !IsDebug &&</td>
    <td class="lineNumber">19</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">352</td>
    <td class="codeLine coveredLine">                !(IsClone || IsCloned);</td>
    <td class="lineNumber">5</td>
    <td class="lineNumber">352</td>
    <td class="codeLine coveredLine">                !(IsClone || IsCloned);</td>
    <td class="lineNumber">5</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">353</td>
    <td class="codeLine coveredLine">  if (isKill) {</td>
    <td class="lineNumber">7</td>
    <td class="lineNumber">353</td>
    <td class="codeLine coveredLine">  if (isKill) {</td>
    <td class="lineNumber">7</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">354</td>
    <td class="codeLine coveredLine">    unsigned Idx = MIB->getNumOperands();</td>
    <td class="lineNumber">5</td>
    <td class="lineNumber">354</td>
    <td class="codeLine coveredLine">    unsigned Idx = MIB->getNumOperands();</td>
    <td class="lineNumber">5</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">355</td>
    <td class="codeLine coveredLine">    while (Idx > 0 &&</td>
    <td class="lineNumber">8</td>
    <td class="lineNumber">355</td>
    <td class="codeLine coveredLine">    while (Idx > 0 &&</td>
    <td class="lineNumber">8</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">356</td>
    <td class="codeLine coveredLine">           MIB->getOperand(Idx-1).isReg() &&</td>
    <td class="lineNumber">9</td>
    <td class="lineNumber">356</td>
    <td class="codeLine coveredLine">           MIB->getOperand(Idx-1).isReg() &&</td>
    <td class="lineNumber">9</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">357</td>
    <td class="codeLine coveredLine">           MIB->getOperand(Idx-1).isImplicit())</td>
    <td class="lineNumber">3</td>
    <td class="lineNumber">357</td>
    <td class="codeLine coveredLine">           MIB->getOperand(Idx-1).isImplicit())</td>
    <td class="lineNumber">3</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">358</td>
    <td class="codeLine coveredLine">      --Idx;</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">358</td>
    <td class="codeLine coveredLine">      --Idx;</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">359</td>
    <td class="codeLine coveredLine">    bool isTied = MCID.getOperandConstraint(Idx, MCOI::TIED_TO) != -1;</td>
    <td class="lineNumber">5</td>
    <td class="lineNumber">359</td>
    <td class="codeLine coveredLine">    bool isTied = MCID.getOperandConstraint(Idx, MCOI::TIED_TO) != -1;</td>
    <td class="lineNumber">5</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">360</td>
    <td class="codeLine coveredLine">    if (isTied)</td>
    <td class="lineNumber">5</td>
    <td class="lineNumber">360</td>
    <td class="codeLine coveredLine">    if (isTied)</td>
    <td class="lineNumber">5</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">361</td>
    <td class="codeLine">      isKill = false;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">361</td>
    <td class="codeLine">      isKill = false;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">362</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">362</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">363</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">363</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">364</td>
    <td class="codeLine coveredLine">  MIB.addReg(VReg, getDefRegState(isOptDef) | getKillRegState(isKill) |</td>
    <td class="lineNumber">14</td>
    <td class="lineNumber">364</td>
    <td class="codeLine coveredLine">  MIB.addReg(VReg, getDefRegState(isOptDef) | getKillRegState(isKill) |</td>
    <td class="lineNumber">14</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">365</td>
    <td class="codeLine coveredLine">             getDebugRegState(IsDebug));</td>
    <td class="lineNumber">7</td>
    <td class="lineNumber">365</td>
    <td class="codeLine coveredLine">             getDebugRegState(IsDebug));</td>
    <td class="lineNumber">7</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">366</td>
    <td class="codeLine coveredLine">}</td>
    <td class="lineNumber">7</td>
    <td class="lineNumber">366</td>
    <td class="codeLine coveredLine">}</td>
    <td class="lineNumber">7</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">367</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">367</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">368</td>
    <td class="codeLine">/// AddOperand - Add the specified operand to the specified machine instr.  II</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">368</td>
    <td class="codeLine">/// AddOperand - Add the specified operand to the specified machine instr.  II</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">369</td>
    <td class="codeLine">/// specifies the instruction information for the node, and IIOpNum is the</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">369</td>
    <td class="codeLine">/// specifies the instruction information for the node, and IIOpNum is the</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">370</td>
    <td class="codeLine">/// operand number (in the II) that we are adding.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">370</td>
    <td class="codeLine">/// operand number (in the II) that we are adding.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">371</td>
    <td class="codeLine coveredLine">void InstrEmitter::AddOperand(MachineInstrBuilder &MIB,</td>
    <td class="lineNumber">31</td>
    <td class="lineNumber">371</td>
    <td class="codeLine coveredLine">void InstrEmitter::AddOperand(MachineInstrBuilder &MIB,</td>
    <td class="lineNumber">31</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">372</td>
    <td class="codeLine">                              SDValue Op,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">372</td>
    <td class="codeLine">                              SDValue Op,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">373</td>
    <td class="codeLine">                              unsigned IIOpNum,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">373</td>
    <td class="codeLine">                              unsigned IIOpNum,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">374</td>
    <td class="codeLine">                              const MCInstrDesc *II,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">374</td>
    <td class="codeLine">                              const MCInstrDesc *II,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">375</td>
    <td class="codeLine">                              DenseMap<SDValue, Register> &VRBaseMap,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">375</td>
    <td class="codeLine">                              DenseMap<SDValue, Register> &VRBaseMap,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">376</td>
    <td class="codeLine">                              bool IsDebug, bool IsClone, bool IsCloned) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">376</td>
    <td class="codeLine">                              bool IsDebug, bool IsClone, bool IsCloned) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">377</td>
    <td class="codeLine coveredLine">  if (Op.isMachineOpcode()) {</td>
    <td class="lineNumber">31</td>
    <td class="lineNumber">377</td>
    <td class="codeLine coveredLine">  if (Op.isMachineOpcode()) {</td>
    <td class="lineNumber">31</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">378</td>
    <td class="codeLine coveredLine">    AddRegisterOperand(MIB, Op, IIOpNum, II, VRBaseMap,</td>
    <td class="lineNumber">5</td>
    <td class="lineNumber">378</td>
    <td class="codeLine coveredLine">    AddRegisterOperand(MIB, Op, IIOpNum, II, VRBaseMap,</td>
    <td class="lineNumber">5</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">379</td>
    <td class="codeLine">                       IsDebug, IsClone, IsCloned);</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">379</td>
    <td class="codeLine">                       IsDebug, IsClone, IsCloned);</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">380</td>
    <td class="codeLine coveredLine">  } else if (ConstantSDNode *C = dyn_cast<ConstantSDNode>(Op)) {</td>
    <td class="lineNumber">26</td>
    <td class="lineNumber">380</td>
    <td class="codeLine coveredLine">  } else if (ConstantSDNode *C = dyn_cast<ConstantSDNode>(Op)) {</td>
    <td class="lineNumber">26</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">381</td>
    <td class="codeLine coveredLine">    MIB.addImm(C->getSExtValue());</td>
    <td class="lineNumber">9</td>
    <td class="lineNumber">381</td>
    <td class="codeLine coveredLine">    MIB.addImm(C->getSExtValue());</td>
    <td class="lineNumber">9</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">382</td>
    <td class="codeLine coveredLine">  } else if (ConstantFPSDNode *F = dyn_cast<ConstantFPSDNode>(Op)) {</td>
    <td class="lineNumber">17</td>
    <td class="lineNumber">382</td>
    <td class="codeLine coveredLine">  } else if (ConstantFPSDNode *F = dyn_cast<ConstantFPSDNode>(Op)) {</td>
    <td class="lineNumber">17</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">383</td>
    <td class="codeLine">    MIB.addFPImm(F->getConstantFPValue());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">383</td>
    <td class="codeLine">    MIB.addFPImm(F->getConstantFPValue());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">384</td>
    <td class="codeLine coveredLine">  } else if (RegisterSDNode *R = dyn_cast<RegisterSDNode>(Op)) {</td>
    <td class="lineNumber">17</td>
    <td class="lineNumber">384</td>
    <td class="codeLine coveredLine">  } else if (RegisterSDNode *R = dyn_cast<RegisterSDNode>(Op)) {</td>
    <td class="lineNumber">17</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">385</td>
    <td class="codeLine coveredLine">    Register VReg = R->getReg();</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">385</td>
    <td class="codeLine coveredLine">    Register VReg = R->getReg();</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">386</td>
    <td class="codeLine coveredLine">    MVT OpVT = Op.getSimpleValueType();</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">386</td>
    <td class="codeLine coveredLine">    MVT OpVT = Op.getSimpleValueType();</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">387</td>
    <td class="codeLine">    const TargetRegisterClass *IIRC =</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">387</td>
    <td class="codeLine">    const TargetRegisterClass *IIRC =</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">388</td>
    <td class="codeLine coveredLine">        II ? TRI->getAllocatableClass(TII->getRegClass(*II, IIOpNum, TRI, *MF))</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">388</td>
    <td class="codeLine coveredLine">        II ? TRI->getAllocatableClass(TII->getRegClass(*II, IIOpNum, TRI, *MF))</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">389</td>
    <td class="codeLine coveredLine">           : nullptr;</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">389</td>
    <td class="codeLine coveredLine">           : nullptr;</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">390</td>
    <td class="codeLine">    const TargetRegisterClass *OpRC =</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">390</td>
    <td class="codeLine">    const TargetRegisterClass *OpRC =</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">391</td>
    <td class="codeLine coveredLine">        TLI->isTypeLegal(OpVT)</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">391</td>
    <td class="codeLine coveredLine">        TLI->isTypeLegal(OpVT)</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">392</td>
    <td class="codeLine coveredLine">            ? TLI->getRegClassFor(OpVT,</td>
    <td class="lineNumber">4</td>
    <td class="lineNumber">392</td>
    <td class="codeLine coveredLine">            ? TLI->getRegClassFor(OpVT,</td>
    <td class="lineNumber">4</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">393</td>
    <td class="codeLine coveredLine">                                  Op.getNode()->isDivergent() ||</td>
    <td class="lineNumber">3</td>
    <td class="lineNumber">393</td>
    <td class="codeLine coveredLine">                                  Op.getNode()->isDivergent() ||</td>
    <td class="lineNumber">3</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">394</td>
    <td class="codeLine coveredLine">                                      (IIRC && TRI->isDivergentRegClass(IIRC)))</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">394</td>
    <td class="codeLine coveredLine">                                      (IIRC && TRI->isDivergentRegClass(IIRC)))</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">395</td>
    <td class="codeLine coveredLine">            : nullptr;</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">395</td>
    <td class="codeLine coveredLine">            : nullptr;</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">396</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">396</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">397</td>
    <td class="codeLine coveredLine">    if (OpRC && IIRC && OpRC != IIRC && VReg.isVirtual()) {</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">397</td>
    <td class="codeLine coveredLine">    if (OpRC && IIRC && OpRC != IIRC && VReg.isVirtual()) {</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">398</td>
    <td class="codeLine">      Register NewVReg = MRI->createVirtualRegister(IIRC);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">398</td>
    <td class="codeLine">      Register NewVReg = MRI->createVirtualRegister(IIRC);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">399</td>
    <td class="codeLine">      BuildMI(*MBB, InsertPos, Op.getNode()->getDebugLoc(),</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">399</td>
    <td class="codeLine">      BuildMI(*MBB, InsertPos, Op.getNode()->getDebugLoc(),</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">400</td>
    <td class="codeLine">               TII->get(TargetOpcode::COPY), NewVReg).addReg(VReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">400</td>
    <td class="codeLine">               TII->get(TargetOpcode::COPY), NewVReg).addReg(VReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">401</td>
    <td class="codeLine">      VReg = NewVReg;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">401</td>
    <td class="codeLine">      VReg = NewVReg;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">402</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">402</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">403</td>
    <td class="codeLine">    // Turn additional physreg operands into implicit uses on non-variadic</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">403</td>
    <td class="codeLine">    // Turn additional physreg operands into implicit uses on non-variadic</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">404</td>
    <td class="codeLine">    // instructions. This is used by call and return instructions passing</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">404</td>
    <td class="codeLine">    // instructions. This is used by call and return instructions passing</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">405</td>
    <td class="codeLine">    // arguments in registers.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">405</td>
    <td class="codeLine">    // arguments in registers.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">406</td>
    <td class="codeLine coveredLine">    bool Imp = II && (IIOpNum >= II->getNumOperands() && !II->isVariadic());</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">406</td>
    <td class="codeLine coveredLine">    bool Imp = II && (IIOpNum >= II->getNumOperands() && !II->isVariadic());</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">407</td>
    <td class="codeLine coveredLine">    MIB.addReg(VReg, getImplRegState(Imp));</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">407</td>
    <td class="codeLine coveredLine">    MIB.addReg(VReg, getImplRegState(Imp));</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">408</td>
    <td class="codeLine coveredLine">  } else if (RegisterMaskSDNode *RM = dyn_cast<RegisterMaskSDNode>(Op)) {</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">408</td>
    <td class="codeLine coveredLine">  } else if (RegisterMaskSDNode *RM = dyn_cast<RegisterMaskSDNode>(Op)) {</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">409</td>
    <td class="codeLine">    MIB.addRegMask(RM->getRegMask());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">409</td>
    <td class="codeLine">    MIB.addRegMask(RM->getRegMask());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">410</td>
    <td class="codeLine coveredLine">  } else if (GlobalAddressSDNode *TGA = dyn_cast<GlobalAddressSDNode>(Op)) {</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">410</td>
    <td class="codeLine coveredLine">  } else if (GlobalAddressSDNode *TGA = dyn_cast<GlobalAddressSDNode>(Op)) {</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">411</td>
    <td class="codeLine">    MIB.addGlobalAddress(TGA->getGlobal(), TGA->getOffset(),</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">411</td>
    <td class="codeLine">    MIB.addGlobalAddress(TGA->getGlobal(), TGA->getOffset(),</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">412</td>
    <td class="codeLine">                         TGA->getTargetFlags());</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">412</td>
    <td class="codeLine">                         TGA->getTargetFlags());</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">413</td>
    <td class="codeLine coveredLine">  } else if (BasicBlockSDNode *BBNode = dyn_cast<BasicBlockSDNode>(Op)) {</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">413</td>
    <td class="codeLine coveredLine">  } else if (BasicBlockSDNode *BBNode = dyn_cast<BasicBlockSDNode>(Op)) {</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">414</td>
    <td class="codeLine coveredLine">    MIB.addMBB(BBNode->getBasicBlock());</td>
    <td class="lineNumber">4</td>
    <td class="lineNumber">414</td>
    <td class="codeLine coveredLine">    MIB.addMBB(BBNode->getBasicBlock());</td>
    <td class="lineNumber">4</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">415</td>
    <td class="codeLine coveredLine">  } else if (FrameIndexSDNode *FI = dyn_cast<FrameIndexSDNode>(Op)) {</td>
    <td class="lineNumber">11</td>
    <td class="lineNumber">415</td>
    <td class="codeLine coveredLine">  } else if (FrameIndexSDNode *FI = dyn_cast<FrameIndexSDNode>(Op)) {</td>
    <td class="lineNumber">11</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">416</td>
    <td class="codeLine coveredLine">    MIB.addFrameIndex(FI->getIndex());</td>
    <td class="lineNumber">9</td>
    <td class="lineNumber">416</td>
    <td class="codeLine coveredLine">    MIB.addFrameIndex(FI->getIndex());</td>
    <td class="lineNumber">9</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">417</td>
    <td class="codeLine coveredLine">  } else if (JumpTableSDNode *JT = dyn_cast<JumpTableSDNode>(Op)) {</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">417</td>
    <td class="codeLine coveredLine">  } else if (JumpTableSDNode *JT = dyn_cast<JumpTableSDNode>(Op)) {</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">418</td>
    <td class="codeLine">    MIB.addJumpTableIndex(JT->getIndex(), JT->getTargetFlags());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">418</td>
    <td class="codeLine">    MIB.addJumpTableIndex(JT->getIndex(), JT->getTargetFlags());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">419</td>
    <td class="codeLine coveredLine">  } else if (ConstantPoolSDNode *CP = dyn_cast<ConstantPoolSDNode>(Op)) {</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">419</td>
    <td class="codeLine coveredLine">  } else if (ConstantPoolSDNode *CP = dyn_cast<ConstantPoolSDNode>(Op)) {</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">420</td>
    <td class="codeLine">    int Offset = CP->getOffset();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">420</td>
    <td class="codeLine">    int Offset = CP->getOffset();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">421</td>
    <td class="codeLine">    Align Alignment = CP->getAlign();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">421</td>
    <td class="codeLine">    Align Alignment = CP->getAlign();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">422</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">422</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">423</td>
    <td class="codeLine">    unsigned Idx;</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">423</td>
    <td class="codeLine">    unsigned Idx;</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">424</td>
    <td class="codeLine">    MachineConstantPool *MCP = MF->getConstantPool();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">424</td>
    <td class="codeLine">    MachineConstantPool *MCP = MF->getConstantPool();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">425</td>
    <td class="codeLine">    if (CP->isMachineConstantPoolEntry())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">425</td>
    <td class="codeLine">    if (CP->isMachineConstantPoolEntry())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">426</td>
    <td class="codeLine">      Idx = MCP->getConstantPoolIndex(CP->getMachineCPVal(), Alignment);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">426</td>
    <td class="codeLine">      Idx = MCP->getConstantPoolIndex(CP->getMachineCPVal(), Alignment);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">427</td>
    <td class="codeLine">    else</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">427</td>
    <td class="codeLine">    else</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">428</td>
    <td class="codeLine">      Idx = MCP->getConstantPoolIndex(CP->getConstVal(), Alignment);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">428</td>
    <td class="codeLine">      Idx = MCP->getConstantPoolIndex(CP->getConstVal(), Alignment);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">429</td>
    <td class="codeLine">    MIB.addConstantPoolIndex(Idx, Offset, CP->getTargetFlags());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">429</td>
    <td class="codeLine">    MIB.addConstantPoolIndex(Idx, Offset, CP->getTargetFlags());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">430</td>
    <td class="codeLine coveredLine">  } else if (ExternalSymbolSDNode *ES = dyn_cast<ExternalSymbolSDNode>(Op)) {</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">430</td>
    <td class="codeLine coveredLine">  } else if (ExternalSymbolSDNode *ES = dyn_cast<ExternalSymbolSDNode>(Op)) {</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">431</td>
    <td class="codeLine">    MIB.addExternalSymbol(ES->getSymbol(), ES->getTargetFlags());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">431</td>
    <td class="codeLine">    MIB.addExternalSymbol(ES->getSymbol(), ES->getTargetFlags());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">432</td>
    <td class="codeLine coveredLine">  } else if (auto *SymNode = dyn_cast<MCSymbolSDNode>(Op)) {</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">432</td>
    <td class="codeLine coveredLine">  } else if (auto *SymNode = dyn_cast<MCSymbolSDNode>(Op)) {</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">433</td>
    <td class="codeLine">    MIB.addSym(SymNode->getMCSymbol());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">433</td>
    <td class="codeLine">    MIB.addSym(SymNode->getMCSymbol());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">434</td>
    <td class="codeLine coveredLine">  } else if (BlockAddressSDNode *BA = dyn_cast<BlockAddressSDNode>(Op)) {</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">434</td>
    <td class="codeLine coveredLine">  } else if (BlockAddressSDNode *BA = dyn_cast<BlockAddressSDNode>(Op)) {</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">435</td>
    <td class="codeLine">    MIB.addBlockAddress(BA->getBlockAddress(),</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">435</td>
    <td class="codeLine">    MIB.addBlockAddress(BA->getBlockAddress(),</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">436</td>
    <td class="codeLine">                        BA->getOffset(),</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">436</td>
    <td class="codeLine">                        BA->getOffset(),</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">437</td>
    <td class="codeLine">                        BA->getTargetFlags());</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">437</td>
    <td class="codeLine">                        BA->getTargetFlags());</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">438</td>
    <td class="codeLine coveredLine">  } else if (TargetIndexSDNode *TI = dyn_cast<TargetIndexSDNode>(Op)) {</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">438</td>
    <td class="codeLine coveredLine">  } else if (TargetIndexSDNode *TI = dyn_cast<TargetIndexSDNode>(Op)) {</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">439</td>
    <td class="codeLine">    MIB.addTargetIndex(TI->getIndex(), TI->getOffset(), TI->getTargetFlags());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">439</td>
    <td class="codeLine">    MIB.addTargetIndex(TI->getIndex(), TI->getOffset(), TI->getTargetFlags());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">440</td>
    <td class="codeLine">  } else {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">440</td>
    <td class="codeLine">  } else {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">441</td>
    <td class="codeLine coveredLine">    assert(Op.getValueType() != MVT::Other &&</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">441</td>
    <td class="codeLine coveredLine">    assert(Op.getValueType() != MVT::Other &&</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">442</td>
    <td class="codeLine">           Op.getValueType() != MVT::Glue &&</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">442</td>
    <td class="codeLine">           Op.getValueType() != MVT::Glue &&</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">443</td>
    <td class="codeLine">           "Chain and glue operands should occur at end of operand list!");</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">443</td>
    <td class="codeLine">           "Chain and glue operands should occur at end of operand list!");</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">444</td>
    <td class="codeLine coveredLine">    AddRegisterOperand(MIB, Op, IIOpNum, II, VRBaseMap,</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">444</td>
    <td class="codeLine coveredLine">    AddRegisterOperand(MIB, Op, IIOpNum, II, VRBaseMap,</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">445</td>
    <td class="codeLine">                       IsDebug, IsClone, IsCloned);</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">445</td>
    <td class="codeLine">                       IsDebug, IsClone, IsCloned);</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">446</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">446</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">447</td>
    <td class="codeLine coveredLine">}</td>
    <td class="lineNumber">31</td>
    <td class="lineNumber">447</td>
    <td class="codeLine coveredLine">}</td>
    <td class="lineNumber">31</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">448</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">448</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">449</td>
    <td class="codeLine">Register InstrEmitter::ConstrainForSubReg(Register VReg, unsigned SubIdx,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">449</td>
    <td class="codeLine">Register InstrEmitter::ConstrainForSubReg(Register VReg, unsigned SubIdx,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">450</td>
    <td class="codeLine">                                          MVT VT, bool isDivergent, const DebugLoc &DL) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">450</td>
    <td class="codeLine">                                          MVT VT, bool isDivergent, const DebugLoc &DL) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">451</td>
    <td class="codeLine">  const TargetRegisterClass *VRC = MRI->getRegClass(VReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">451</td>
    <td class="codeLine">  const TargetRegisterClass *VRC = MRI->getRegClass(VReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">452</td>
    <td class="codeLine">  const TargetRegisterClass *RC = TRI->getSubClassWithSubReg(VRC, SubIdx);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">452</td>
    <td class="codeLine">  const TargetRegisterClass *RC = TRI->getSubClassWithSubReg(VRC, SubIdx);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">453</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">453</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">454</td>
    <td class="codeLine">  // RC is a sub-class of VRC that supports SubIdx.  Try to constrain VReg</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">454</td>
    <td class="codeLine">  // RC is a sub-class of VRC that supports SubIdx.  Try to constrain VReg</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">455</td>
    <td class="codeLine">  // within reason.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">455</td>
    <td class="codeLine">  // within reason.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">456</td>
    <td class="codeLine">  if (RC && RC != VRC)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">456</td>
    <td class="codeLine">  if (RC && RC != VRC)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">457</td>
    <td class="codeLine">    RC = MRI->constrainRegClass(VReg, RC, MinRCSize);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">457</td>
    <td class="codeLine">    RC = MRI->constrainRegClass(VReg, RC, MinRCSize);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">458</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">458</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">459</td>
    <td class="codeLine">  // VReg has been adjusted.  It can be used with SubIdx operands now.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">459</td>
    <td class="codeLine">  // VReg has been adjusted.  It can be used with SubIdx operands now.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">460</td>
    <td class="codeLine">  if (RC)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">460</td>
    <td class="codeLine">  if (RC)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">461</td>
    <td class="codeLine">    return VReg;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">461</td>
    <td class="codeLine">    return VReg;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">462</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">462</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">463</td>
    <td class="codeLine">  // VReg couldn't be reasonably constrained.  Emit a COPY to a new virtual</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">463</td>
    <td class="codeLine">  // VReg couldn't be reasonably constrained.  Emit a COPY to a new virtual</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">464</td>
    <td class="codeLine">  // register instead.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">464</td>
    <td class="codeLine">  // register instead.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">465</td>
    <td class="codeLine">  RC = TRI->getSubClassWithSubReg(TLI->getRegClassFor(VT, isDivergent), SubIdx);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">465</td>
    <td class="codeLine">  RC = TRI->getSubClassWithSubReg(TLI->getRegClassFor(VT, isDivergent), SubIdx);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">466</td>
    <td class="codeLine">  assert(RC && "No legal register class for VT supports that SubIdx");</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">466</td>
    <td class="codeLine">  assert(RC && "No legal register class for VT supports that SubIdx");</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">467</td>
    <td class="codeLine">  Register NewReg = MRI->createVirtualRegister(RC);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">467</td>
    <td class="codeLine">  Register NewReg = MRI->createVirtualRegister(RC);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">468</td>
    <td class="codeLine">  BuildMI(*MBB, InsertPos, DL, TII->get(TargetOpcode::COPY), NewReg)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">468</td>
    <td class="codeLine">  BuildMI(*MBB, InsertPos, DL, TII->get(TargetOpcode::COPY), NewReg)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">469</td>
    <td class="codeLine">    .addReg(VReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">469</td>
    <td class="codeLine">    .addReg(VReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">470</td>
    <td class="codeLine">  return NewReg;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">470</td>
    <td class="codeLine">  return NewReg;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">471</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">471</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">472</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">472</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">473</td>
    <td class="codeLine">/// EmitSubregNode - Generate machine code for subreg nodes.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">473</td>
    <td class="codeLine">/// EmitSubregNode - Generate machine code for subreg nodes.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">474</td>
    <td class="codeLine">///</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">474</td>
    <td class="codeLine">///</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">475</td>
    <td class="codeLine">void InstrEmitter::EmitSubregNode(SDNode *Node,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">475</td>
    <td class="codeLine">void InstrEmitter::EmitSubregNode(SDNode *Node,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">476</td>
    <td class="codeLine">                                  DenseMap<SDValue, Register> &VRBaseMap,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">476</td>
    <td class="codeLine">                                  DenseMap<SDValue, Register> &VRBaseMap,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">477</td>
    <td class="codeLine">                                  bool IsClone, bool IsCloned) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">477</td>
    <td class="codeLine">                                  bool IsClone, bool IsCloned) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">478</td>
    <td class="codeLine">  Register VRBase;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">478</td>
    <td class="codeLine">  Register VRBase;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">479</td>
    <td class="codeLine">  unsigned Opc = Node->getMachineOpcode();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">479</td>
    <td class="codeLine">  unsigned Opc = Node->getMachineOpcode();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">480</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">480</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">481</td>
    <td class="codeLine">  // If the node is only used by a CopyToReg and the dest reg is a vreg, use</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">481</td>
    <td class="codeLine">  // If the node is only used by a CopyToReg and the dest reg is a vreg, use</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">482</td>
    <td class="codeLine">  // the CopyToReg'd destination register instead of creating a new vreg.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">482</td>
    <td class="codeLine">  // the CopyToReg'd destination register instead of creating a new vreg.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">483</td>
    <td class="codeLine">  for (SDNode *User : Node->uses()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">483</td>
    <td class="codeLine">  for (SDNode *User : Node->uses()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">484</td>
    <td class="codeLine">    if (User->getOpcode() == ISD::CopyToReg &&</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">484</td>
    <td class="codeLine">    if (User->getOpcode() == ISD::CopyToReg &&</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">485</td>
    <td class="codeLine">        User->getOperand(2).getNode() == Node) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">485</td>
    <td class="codeLine">        User->getOperand(2).getNode() == Node) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">486</td>
    <td class="codeLine">      Register DestReg = cast<RegisterSDNode>(User->getOperand(1))->getReg();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">486</td>
    <td class="codeLine">      Register DestReg = cast<RegisterSDNode>(User->getOperand(1))->getReg();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">487</td>
    <td class="codeLine">      if (DestReg.isVirtual()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">487</td>
    <td class="codeLine">      if (DestReg.isVirtual()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">488</td>
    <td class="codeLine">        VRBase = DestReg;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">488</td>
    <td class="codeLine">        VRBase = DestReg;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">489</td>
    <td class="codeLine">        break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">489</td>
    <td class="codeLine">        break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">490</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">490</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">491</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">491</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">492</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">492</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">493</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">493</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">494</td>
    <td class="codeLine">  if (Opc == TargetOpcode::EXTRACT_SUBREG) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">494</td>
    <td class="codeLine">  if (Opc == TargetOpcode::EXTRACT_SUBREG) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">495</td>
    <td class="codeLine">    // EXTRACT_SUBREG is lowered as %dst = COPY %src:sub.  There are no</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">495</td>
    <td class="codeLine">    // EXTRACT_SUBREG is lowered as %dst = COPY %src:sub.  There are no</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">496</td>
    <td class="codeLine">    // constraints on the %dst register, COPY can target all legal register</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">496</td>
    <td class="codeLine">    // constraints on the %dst register, COPY can target all legal register</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">497</td>
    <td class="codeLine">    // classes.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">497</td>
    <td class="codeLine">    // classes.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">498</td>
    <td class="codeLine">    unsigned SubIdx = cast<ConstantSDNode>(Node->getOperand(1))->getZExtValue();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">498</td>
    <td class="codeLine">    unsigned SubIdx = cast<ConstantSDNode>(Node->getOperand(1))->getZExtValue();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">499</td>
    <td class="codeLine">    const TargetRegisterClass *TRC =</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">499</td>
    <td class="codeLine">    const TargetRegisterClass *TRC =</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">500</td>
    <td class="codeLine">      TLI->getRegClassFor(Node->getSimpleValueType(0), Node->isDivergent());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">500</td>
    <td class="codeLine">      TLI->getRegClassFor(Node->getSimpleValueType(0), Node->isDivergent());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">501</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">501</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">502</td>
    <td class="codeLine">    Register Reg;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">502</td>
    <td class="codeLine">    Register Reg;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">503</td>
    <td class="codeLine">    MachineInstr *DefMI;</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">503</td>
    <td class="codeLine">    MachineInstr *DefMI;</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">504</td>
    <td class="codeLine">    RegisterSDNode *R = dyn_cast<RegisterSDNode>(Node->getOperand(0));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">504</td>
    <td class="codeLine">    RegisterSDNode *R = dyn_cast<RegisterSDNode>(Node->getOperand(0));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">505</td>
    <td class="codeLine">    if (R && R->getReg().isPhysical()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">505</td>
    <td class="codeLine">    if (R && R->getReg().isPhysical()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">506</td>
    <td class="codeLine">      Reg = R->getReg();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">506</td>
    <td class="codeLine">      Reg = R->getReg();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">507</td>
    <td class="codeLine">      DefMI = nullptr;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">507</td>
    <td class="codeLine">      DefMI = nullptr;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">508</td>
    <td class="codeLine">    } else {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">508</td>
    <td class="codeLine">    } else {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">509</td>
    <td class="codeLine">      Reg = R ? R->getReg() : getVR(Node->getOperand(0), VRBaseMap);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">509</td>
    <td class="codeLine">      Reg = R ? R->getReg() : getVR(Node->getOperand(0), VRBaseMap);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">510</td>
    <td class="codeLine">      DefMI = MRI->getVRegDef(Reg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">510</td>
    <td class="codeLine">      DefMI = MRI->getVRegDef(Reg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">511</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">511</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">512</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">512</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">513</td>
    <td class="codeLine">    Register SrcReg, DstReg;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">513</td>
    <td class="codeLine">    Register SrcReg, DstReg;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">514</td>
    <td class="codeLine">    unsigned DefSubIdx;</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">514</td>
    <td class="codeLine">    unsigned DefSubIdx;</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">515</td>
    <td class="codeLine">    if (DefMI &&</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">515</td>
    <td class="codeLine">    if (DefMI &&</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">516</td>
    <td class="codeLine">        TII->isCoalescableExtInstr(*DefMI, SrcReg, DstReg, DefSubIdx) &&</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">516</td>
    <td class="codeLine">        TII->isCoalescableExtInstr(*DefMI, SrcReg, DstReg, DefSubIdx) &&</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">517</td>
    <td class="codeLine">        SubIdx == DefSubIdx &&</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">517</td>
    <td class="codeLine">        SubIdx == DefSubIdx &&</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">518</td>
    <td class="codeLine">        TRC == MRI->getRegClass(SrcReg)) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">518</td>
    <td class="codeLine">        TRC == MRI->getRegClass(SrcReg)) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">519</td>
    <td class="codeLine">      // Optimize these:</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">519</td>
    <td class="codeLine">      // Optimize these:</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">520</td>
    <td class="codeLine">      // r1025 = s/zext r1024, 4</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">520</td>
    <td class="codeLine">      // r1025 = s/zext r1024, 4</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">521</td>
    <td class="codeLine">      // r1026 = extract_subreg r1025, 4</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">521</td>
    <td class="codeLine">      // r1026 = extract_subreg r1025, 4</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">522</td>
    <td class="codeLine">      // to a copy</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">522</td>
    <td class="codeLine">      // to a copy</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">523</td>
    <td class="codeLine">      // r1026 = copy r1024</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">523</td>
    <td class="codeLine">      // r1026 = copy r1024</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">524</td>
    <td class="codeLine">      VRBase = MRI->createVirtualRegister(TRC);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">524</td>
    <td class="codeLine">      VRBase = MRI->createVirtualRegister(TRC);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">525</td>
    <td class="codeLine">      BuildMI(*MBB, InsertPos, Node->getDebugLoc(),</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">525</td>
    <td class="codeLine">      BuildMI(*MBB, InsertPos, Node->getDebugLoc(),</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">526</td>
    <td class="codeLine">              TII->get(TargetOpcode::COPY), VRBase).addReg(SrcReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">526</td>
    <td class="codeLine">              TII->get(TargetOpcode::COPY), VRBase).addReg(SrcReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">527</td>
    <td class="codeLine">      MRI->clearKillFlags(SrcReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">527</td>
    <td class="codeLine">      MRI->clearKillFlags(SrcReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">528</td>
    <td class="codeLine">    } else {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">528</td>
    <td class="codeLine">    } else {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">529</td>
    <td class="codeLine">      // Reg may not support a SubIdx sub-register, and we may need to</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">529</td>
    <td class="codeLine">      // Reg may not support a SubIdx sub-register, and we may need to</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">530</td>
    <td class="codeLine">      // constrain its register class or issue a COPY to a compatible register</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">530</td>
    <td class="codeLine">      // constrain its register class or issue a COPY to a compatible register</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">531</td>
    <td class="codeLine">      // class.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">531</td>
    <td class="codeLine">      // class.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">532</td>
    <td class="codeLine">      if (Reg.isVirtual())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">532</td>
    <td class="codeLine">      if (Reg.isVirtual())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">533</td>
    <td class="codeLine">        Reg = ConstrainForSubReg(Reg, SubIdx,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">533</td>
    <td class="codeLine">        Reg = ConstrainForSubReg(Reg, SubIdx,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">534</td>
    <td class="codeLine">                                 Node->getOperand(0).getSimpleValueType(),</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">534</td>
    <td class="codeLine">                                 Node->getOperand(0).getSimpleValueType(),</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">535</td>
    <td class="codeLine">                                 Node->isDivergent(), Node->getDebugLoc());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">535</td>
    <td class="codeLine">                                 Node->isDivergent(), Node->getDebugLoc());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">536</td>
    <td class="codeLine">      // Create the destreg if it is missing.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">536</td>
    <td class="codeLine">      // Create the destreg if it is missing.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">537</td>
    <td class="codeLine">      if (!VRBase)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">537</td>
    <td class="codeLine">      if (!VRBase)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">538</td>
    <td class="codeLine">        VRBase = MRI->createVirtualRegister(TRC);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">538</td>
    <td class="codeLine">        VRBase = MRI->createVirtualRegister(TRC);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">539</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">539</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">540</td>
    <td class="codeLine">      // Create the extract_subreg machine instruction.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">540</td>
    <td class="codeLine">      // Create the extract_subreg machine instruction.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">541</td>
    <td class="codeLine">      MachineInstrBuilder CopyMI =</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">541</td>
    <td class="codeLine">      MachineInstrBuilder CopyMI =</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">542</td>
    <td class="codeLine">          BuildMI(*MBB, InsertPos, Node->getDebugLoc(),</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">542</td>
    <td class="codeLine">          BuildMI(*MBB, InsertPos, Node->getDebugLoc(),</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">543</td>
    <td class="codeLine">                  TII->get(TargetOpcode::COPY), VRBase);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">543</td>
    <td class="codeLine">                  TII->get(TargetOpcode::COPY), VRBase);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">544</td>
    <td class="codeLine">      if (Reg.isVirtual())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">544</td>
    <td class="codeLine">      if (Reg.isVirtual())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">545</td>
    <td class="codeLine">        CopyMI.addReg(Reg, 0, SubIdx);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">545</td>
    <td class="codeLine">        CopyMI.addReg(Reg, 0, SubIdx);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">546</td>
    <td class="codeLine">      else</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">546</td>
    <td class="codeLine">      else</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">547</td>
    <td class="codeLine">        CopyMI.addReg(TRI->getSubReg(Reg, SubIdx));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">547</td>
    <td class="codeLine">        CopyMI.addReg(TRI->getSubReg(Reg, SubIdx));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">548</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">548</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">549</td>
    <td class="codeLine">  } else if (Opc == TargetOpcode::INSERT_SUBREG ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">549</td>
    <td class="codeLine">  } else if (Opc == TargetOpcode::INSERT_SUBREG ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">550</td>
    <td class="codeLine">             Opc == TargetOpcode::SUBREG_TO_REG) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">550</td>
    <td class="codeLine">             Opc == TargetOpcode::SUBREG_TO_REG) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">551</td>
    <td class="codeLine">    SDValue N0 = Node->getOperand(0);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">551</td>
    <td class="codeLine">    SDValue N0 = Node->getOperand(0);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">552</td>
    <td class="codeLine">    SDValue N1 = Node->getOperand(1);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">552</td>
    <td class="codeLine">    SDValue N1 = Node->getOperand(1);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">553</td>
    <td class="codeLine">    SDValue N2 = Node->getOperand(2);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">553</td>
    <td class="codeLine">    SDValue N2 = Node->getOperand(2);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">554</td>
    <td class="codeLine">    unsigned SubIdx = cast<ConstantSDNode>(N2)->getZExtValue();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">554</td>
    <td class="codeLine">    unsigned SubIdx = cast<ConstantSDNode>(N2)->getZExtValue();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">555</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">555</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">556</td>
    <td class="codeLine">    // Figure out the register class to create for the destreg.  It should be</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">556</td>
    <td class="codeLine">    // Figure out the register class to create for the destreg.  It should be</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">557</td>
    <td class="codeLine">    // the largest legal register class supporting SubIdx sub-registers.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">557</td>
    <td class="codeLine">    // the largest legal register class supporting SubIdx sub-registers.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">558</td>
    <td class="codeLine">    // RegisterCoalescer will constrain it further if it decides to eliminate</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">558</td>
    <td class="codeLine">    // RegisterCoalescer will constrain it further if it decides to eliminate</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">559</td>
    <td class="codeLine">    // the INSERT_SUBREG instruction.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">559</td>
    <td class="codeLine">    // the INSERT_SUBREG instruction.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">560</td>
    <td class="codeLine">    //</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">560</td>
    <td class="codeLine">    //</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">561</td>
    <td class="codeLine">    //   %dst = INSERT_SUBREG %src, %sub, SubIdx</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">561</td>
    <td class="codeLine">    //   %dst = INSERT_SUBREG %src, %sub, SubIdx</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">562</td>
    <td class="codeLine">    //</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">562</td>
    <td class="codeLine">    //</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">563</td>
    <td class="codeLine">    // is lowered by TwoAddressInstructionPass to:</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">563</td>
    <td class="codeLine">    // is lowered by TwoAddressInstructionPass to:</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">564</td>
    <td class="codeLine">    //</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">564</td>
    <td class="codeLine">    //</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">565</td>
    <td class="codeLine">    //   %dst = COPY %src</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">565</td>
    <td class="codeLine">    //   %dst = COPY %src</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">566</td>
    <td class="codeLine">    //   %dst:SubIdx = COPY %sub</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">566</td>
    <td class="codeLine">    //   %dst:SubIdx = COPY %sub</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">567</td>
    <td class="codeLine">    //</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">567</td>
    <td class="codeLine">    //</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">568</td>
    <td class="codeLine">    // There is no constraint on the %src register class.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">568</td>
    <td class="codeLine">    // There is no constraint on the %src register class.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">569</td>
    <td class="codeLine">    //</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">569</td>
    <td class="codeLine">    //</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">570</td>
    <td class="codeLine">    const TargetRegisterClass *SRC =</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">570</td>
    <td class="codeLine">    const TargetRegisterClass *SRC =</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">571</td>
    <td class="codeLine">        TLI->getRegClassFor(Node->getSimpleValueType(0), Node->isDivergent());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">571</td>
    <td class="codeLine">        TLI->getRegClassFor(Node->getSimpleValueType(0), Node->isDivergent());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">572</td>
    <td class="codeLine">    SRC = TRI->getSubClassWithSubReg(SRC, SubIdx);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">572</td>
    <td class="codeLine">    SRC = TRI->getSubClassWithSubReg(SRC, SubIdx);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">573</td>
    <td class="codeLine">    assert(SRC && "No register class supports VT and SubIdx for INSERT_SUBREG");</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">573</td>
    <td class="codeLine">    assert(SRC && "No register class supports VT and SubIdx for INSERT_SUBREG");</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">574</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">574</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">575</td>
    <td class="codeLine">    if (VRBase == 0 || !SRC->hasSubClassEq(MRI->getRegClass(VRBase)))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">575</td>
    <td class="codeLine">    if (VRBase == 0 || !SRC->hasSubClassEq(MRI->getRegClass(VRBase)))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">576</td>
    <td class="codeLine">      VRBase = MRI->createVirtualRegister(SRC);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">576</td>
    <td class="codeLine">      VRBase = MRI->createVirtualRegister(SRC);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">577</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">577</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">578</td>
    <td class="codeLine">    // Create the insert_subreg or subreg_to_reg machine instruction.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">578</td>
    <td class="codeLine">    // Create the insert_subreg or subreg_to_reg machine instruction.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">579</td>
    <td class="codeLine">    MachineInstrBuilder MIB =</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">579</td>
    <td class="codeLine">    MachineInstrBuilder MIB =</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">580</td>
    <td class="codeLine">      BuildMI(*MF, Node->getDebugLoc(), TII->get(Opc), VRBase);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">580</td>
    <td class="codeLine">      BuildMI(*MF, Node->getDebugLoc(), TII->get(Opc), VRBase);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">581</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">581</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">582</td>
    <td class="codeLine">    // If creating a subreg_to_reg, then the first input operand</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">582</td>
    <td class="codeLine">    // If creating a subreg_to_reg, then the first input operand</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">583</td>
    <td class="codeLine">    // is an implicit value immediate, otherwise it's a register</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">583</td>
    <td class="codeLine">    // is an implicit value immediate, otherwise it's a register</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">584</td>
    <td class="codeLine">    if (Opc == TargetOpcode::SUBREG_TO_REG) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">584</td>
    <td class="codeLine">    if (Opc == TargetOpcode::SUBREG_TO_REG) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">585</td>
    <td class="codeLine">      const ConstantSDNode *SD = cast<ConstantSDNode>(N0);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">585</td>
    <td class="codeLine">      const ConstantSDNode *SD = cast<ConstantSDNode>(N0);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">586</td>
    <td class="codeLine">      MIB.addImm(SD->getZExtValue());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">586</td>
    <td class="codeLine">      MIB.addImm(SD->getZExtValue());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">587</td>
    <td class="codeLine">    } else</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">587</td>
    <td class="codeLine">    } else</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">588</td>
    <td class="codeLine">      AddOperand(MIB, N0, 0, nullptr, VRBaseMap, /*IsDebug=*/false,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">588</td>
    <td class="codeLine">      AddOperand(MIB, N0, 0, nullptr, VRBaseMap, /*IsDebug=*/false,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">589</td>
    <td class="codeLine">                 IsClone, IsCloned);</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">589</td>
    <td class="codeLine">                 IsClone, IsCloned);</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">590</td>
    <td class="codeLine">    // Add the subregister being inserted</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">590</td>
    <td class="codeLine">    // Add the subregister being inserted</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">591</td>
    <td class="codeLine">    AddOperand(MIB, N1, 0, nullptr, VRBaseMap, /*IsDebug=*/false,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">591</td>
    <td class="codeLine">    AddOperand(MIB, N1, 0, nullptr, VRBaseMap, /*IsDebug=*/false,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">592</td>
    <td class="codeLine">               IsClone, IsCloned);</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">592</td>
    <td class="codeLine">               IsClone, IsCloned);</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">593</td>
    <td class="codeLine">    MIB.addImm(SubIdx);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">593</td>
    <td class="codeLine">    MIB.addImm(SubIdx);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">594</td>
    <td class="codeLine">    MBB->insert(InsertPos, MIB);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">594</td>
    <td class="codeLine">    MBB->insert(InsertPos, MIB);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">595</td>
    <td class="codeLine">  } else</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">595</td>
    <td class="codeLine">  } else</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">596</td>
    <td class="codeLine">    llvm_unreachable("Node is not insert_subreg, extract_subreg, or subreg_to_reg");</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">596</td>
    <td class="codeLine">    llvm_unreachable("Node is not insert_subreg, extract_subreg, or subreg_to_reg");</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">597</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">597</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">598</td>
    <td class="codeLine">  SDValue Op(Node, 0);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">598</td>
    <td class="codeLine">  SDValue Op(Node, 0);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">599</td>
    <td class="codeLine">  bool isNew = VRBaseMap.insert(std::make_pair(Op, VRBase)).second;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">599</td>
    <td class="codeLine">  bool isNew = VRBaseMap.insert(std::make_pair(Op, VRBase)).second;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">600</td>
    <td class="codeLine">  (void)isNew; // Silence compiler warning.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">600</td>
    <td class="codeLine">  (void)isNew; // Silence compiler warning.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">601</td>
    <td class="codeLine">  assert(isNew && "Node emitted out of order - early");</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">601</td>
    <td class="codeLine">  assert(isNew && "Node emitted out of order - early");</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">602</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">602</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">603</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">603</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">604</td>
    <td class="codeLine">/// EmitCopyToRegClassNode - Generate machine code for COPY_TO_REGCLASS nodes.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">604</td>
    <td class="codeLine">/// EmitCopyToRegClassNode - Generate machine code for COPY_TO_REGCLASS nodes.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">605</td>
    <td class="codeLine">/// COPY_TO_REGCLASS is just a normal copy, except that the destination</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">605</td>
    <td class="codeLine">/// COPY_TO_REGCLASS is just a normal copy, except that the destination</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">606</td>
    <td class="codeLine">/// register is constrained to be in a particular register class.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">606</td>
    <td class="codeLine">/// register is constrained to be in a particular register class.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">607</td>
    <td class="codeLine">///</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">607</td>
    <td class="codeLine">///</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">608</td>
    <td class="codeLine">void</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">608</td>
    <td class="codeLine">void</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">609</td>
    <td class="codeLine">InstrEmitter::EmitCopyToRegClassNode(SDNode *Node,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">609</td>
    <td class="codeLine">InstrEmitter::EmitCopyToRegClassNode(SDNode *Node,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">610</td>
    <td class="codeLine">                                     DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">610</td>
    <td class="codeLine">                                     DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">611</td>
    <td class="codeLine">  unsigned VReg = getVR(Node->getOperand(0), VRBaseMap);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">611</td>
    <td class="codeLine">  unsigned VReg = getVR(Node->getOperand(0), VRBaseMap);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">612</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">612</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">613</td>
    <td class="codeLine">  // Create the new VReg in the destination class and emit a copy.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">613</td>
    <td class="codeLine">  // Create the new VReg in the destination class and emit a copy.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">614</td>
    <td class="codeLine">  unsigned DstRCIdx = cast<ConstantSDNode>(Node->getOperand(1))->getZExtValue();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">614</td>
    <td class="codeLine">  unsigned DstRCIdx = cast<ConstantSDNode>(Node->getOperand(1))->getZExtValue();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">615</td>
    <td class="codeLine">  const TargetRegisterClass *DstRC =</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">615</td>
    <td class="codeLine">  const TargetRegisterClass *DstRC =</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">616</td>
    <td class="codeLine">    TRI->getAllocatableClass(TRI->getRegClass(DstRCIdx));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">616</td>
    <td class="codeLine">    TRI->getAllocatableClass(TRI->getRegClass(DstRCIdx));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">617</td>
    <td class="codeLine">  Register NewVReg = MRI->createVirtualRegister(DstRC);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">617</td>
    <td class="codeLine">  Register NewVReg = MRI->createVirtualRegister(DstRC);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">618</td>
    <td class="codeLine">  BuildMI(*MBB, InsertPos, Node->getDebugLoc(), TII->get(TargetOpcode::COPY),</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">618</td>
    <td class="codeLine">  BuildMI(*MBB, InsertPos, Node->getDebugLoc(), TII->get(TargetOpcode::COPY),</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">619</td>
    <td class="codeLine">    NewVReg).addReg(VReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">619</td>
    <td class="codeLine">    NewVReg).addReg(VReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">620</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">620</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">621</td>
    <td class="codeLine">  SDValue Op(Node, 0);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">621</td>
    <td class="codeLine">  SDValue Op(Node, 0);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">622</td>
    <td class="codeLine">  bool isNew = VRBaseMap.insert(std::make_pair(Op, NewVReg)).second;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">622</td>
    <td class="codeLine">  bool isNew = VRBaseMap.insert(std::make_pair(Op, NewVReg)).second;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">623</td>
    <td class="codeLine">  (void)isNew; // Silence compiler warning.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">623</td>
    <td class="codeLine">  (void)isNew; // Silence compiler warning.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">624</td>
    <td class="codeLine">  assert(isNew && "Node emitted out of order - early");</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">624</td>
    <td class="codeLine">  assert(isNew && "Node emitted out of order - early");</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">625</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">625</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">626</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">626</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">627</td>
    <td class="codeLine">/// EmitRegSequence - Generate machine code for REG_SEQUENCE nodes.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">627</td>
    <td class="codeLine">/// EmitRegSequence - Generate machine code for REG_SEQUENCE nodes.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">628</td>
    <td class="codeLine">///</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">628</td>
    <td class="codeLine">///</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">629</td>
    <td class="codeLine">void InstrEmitter::EmitRegSequence(SDNode *Node,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">629</td>
    <td class="codeLine">void InstrEmitter::EmitRegSequence(SDNode *Node,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">630</td>
    <td class="codeLine">                                  DenseMap<SDValue, Register> &VRBaseMap,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">630</td>
    <td class="codeLine">                                  DenseMap<SDValue, Register> &VRBaseMap,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">631</td>
    <td class="codeLine">                                  bool IsClone, bool IsCloned) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">631</td>
    <td class="codeLine">                                  bool IsClone, bool IsCloned) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">632</td>
    <td class="codeLine">  unsigned DstRCIdx = cast<ConstantSDNode>(Node->getOperand(0))->getZExtValue();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">632</td>
    <td class="codeLine">  unsigned DstRCIdx = cast<ConstantSDNode>(Node->getOperand(0))->getZExtValue();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">633</td>
    <td class="codeLine">  const TargetRegisterClass *RC = TRI->getRegClass(DstRCIdx);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">633</td>
    <td class="codeLine">  const TargetRegisterClass *RC = TRI->getRegClass(DstRCIdx);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">634</td>
    <td class="codeLine">  Register NewVReg = MRI->createVirtualRegister(TRI->getAllocatableClass(RC));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">634</td>
    <td class="codeLine">  Register NewVReg = MRI->createVirtualRegister(TRI->getAllocatableClass(RC));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">635</td>
    <td class="codeLine">  const MCInstrDesc &II = TII->get(TargetOpcode::REG_SEQUENCE);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">635</td>
    <td class="codeLine">  const MCInstrDesc &II = TII->get(TargetOpcode::REG_SEQUENCE);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">636</td>
    <td class="codeLine">  MachineInstrBuilder MIB = BuildMI(*MF, Node->getDebugLoc(), II, NewVReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">636</td>
    <td class="codeLine">  MachineInstrBuilder MIB = BuildMI(*MF, Node->getDebugLoc(), II, NewVReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">637</td>
    <td class="codeLine">  unsigned NumOps = Node->getNumOperands();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">637</td>
    <td class="codeLine">  unsigned NumOps = Node->getNumOperands();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">638</td>
    <td class="codeLine">  // If the input pattern has a chain, then the root of the corresponding</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">638</td>
    <td class="codeLine">  // If the input pattern has a chain, then the root of the corresponding</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">639</td>
    <td class="codeLine">  // output pattern will get a chain as well. This can happen to be a</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">639</td>
    <td class="codeLine">  // output pattern will get a chain as well. This can happen to be a</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">640</td>
    <td class="codeLine">  // REG_SEQUENCE (which is not "guarded" by countOperands/CountResults).</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">640</td>
    <td class="codeLine">  // REG_SEQUENCE (which is not "guarded" by countOperands/CountResults).</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">641</td>
    <td class="codeLine">  if (NumOps && Node->getOperand(NumOps-1).getValueType() == MVT::Other)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">641</td>
    <td class="codeLine">  if (NumOps && Node->getOperand(NumOps-1).getValueType() == MVT::Other)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">642</td>
    <td class="codeLine">    --NumOps; // Ignore chain if it exists.</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">642</td>
    <td class="codeLine">    --NumOps; // Ignore chain if it exists.</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">643</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">643</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">644</td>
    <td class="codeLine">  assert((NumOps & 1) == 1 &&</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">644</td>
    <td class="codeLine">  assert((NumOps & 1) == 1 &&</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">645</td>
    <td class="codeLine">         "REG_SEQUENCE must have an odd number of operands!");</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">645</td>
    <td class="codeLine">         "REG_SEQUENCE must have an odd number of operands!");</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">646</td>
    <td class="codeLine">  for (unsigned i = 1; i != NumOps; ++i) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">646</td>
    <td class="codeLine">  for (unsigned i = 1; i != NumOps; ++i) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">647</td>
    <td class="codeLine">    SDValue Op = Node->getOperand(i);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">647</td>
    <td class="codeLine">    SDValue Op = Node->getOperand(i);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">648</td>
    <td class="codeLine">    if ((i & 1) == 0) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">648</td>
    <td class="codeLine">    if ((i & 1) == 0) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">649</td>
    <td class="codeLine">      RegisterSDNode *R = dyn_cast<RegisterSDNode>(Node->getOperand(i-1));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">649</td>
    <td class="codeLine">      RegisterSDNode *R = dyn_cast<RegisterSDNode>(Node->getOperand(i-1));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">650</td>
    <td class="codeLine">      // Skip physical registers as they don't have a vreg to get and we'll</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">650</td>
    <td class="codeLine">      // Skip physical registers as they don't have a vreg to get and we'll</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">651</td>
    <td class="codeLine">      // insert copies for them in TwoAddressInstructionPass anyway.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">651</td>
    <td class="codeLine">      // insert copies for them in TwoAddressInstructionPass anyway.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">652</td>
    <td class="codeLine">      if (!R || !R->getReg().isPhysical()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">652</td>
    <td class="codeLine">      if (!R || !R->getReg().isPhysical()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">653</td>
    <td class="codeLine">        unsigned SubIdx = cast<ConstantSDNode>(Op)->getZExtValue();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">653</td>
    <td class="codeLine">        unsigned SubIdx = cast<ConstantSDNode>(Op)->getZExtValue();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">654</td>
    <td class="codeLine">        unsigned SubReg = getVR(Node->getOperand(i-1), VRBaseMap);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">654</td>
    <td class="codeLine">        unsigned SubReg = getVR(Node->getOperand(i-1), VRBaseMap);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">655</td>
    <td class="codeLine">        const TargetRegisterClass *TRC = MRI->getRegClass(SubReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">655</td>
    <td class="codeLine">        const TargetRegisterClass *TRC = MRI->getRegClass(SubReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">656</td>
    <td class="codeLine">        const TargetRegisterClass *SRC =</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">656</td>
    <td class="codeLine">        const TargetRegisterClass *SRC =</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">657</td>
    <td class="codeLine">        TRI->getMatchingSuperRegClass(RC, TRC, SubIdx);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">657</td>
    <td class="codeLine">        TRI->getMatchingSuperRegClass(RC, TRC, SubIdx);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">658</td>
    <td class="codeLine">        if (SRC && SRC != RC) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">658</td>
    <td class="codeLine">        if (SRC && SRC != RC) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">659</td>
    <td class="codeLine">          MRI->setRegClass(NewVReg, SRC);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">659</td>
    <td class="codeLine">          MRI->setRegClass(NewVReg, SRC);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">660</td>
    <td class="codeLine">          RC = SRC;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">660</td>
    <td class="codeLine">          RC = SRC;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">661</td>
    <td class="codeLine">        }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">661</td>
    <td class="codeLine">        }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">662</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">662</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">663</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">663</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">664</td>
    <td class="codeLine">    AddOperand(MIB, Op, i+1, &II, VRBaseMap, /*IsDebug=*/false,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">664</td>
    <td class="codeLine">    AddOperand(MIB, Op, i+1, &II, VRBaseMap, /*IsDebug=*/false,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">665</td>
    <td class="codeLine">               IsClone, IsCloned);</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">665</td>
    <td class="codeLine">               IsClone, IsCloned);</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">666</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">666</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">667</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">667</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">668</td>
    <td class="codeLine">  MBB->insert(InsertPos, MIB);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">668</td>
    <td class="codeLine">  MBB->insert(InsertPos, MIB);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">669</td>
    <td class="codeLine">  SDValue Op(Node, 0);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">669</td>
    <td class="codeLine">  SDValue Op(Node, 0);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">670</td>
    <td class="codeLine">  bool isNew = VRBaseMap.insert(std::make_pair(Op, NewVReg)).second;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">670</td>
    <td class="codeLine">  bool isNew = VRBaseMap.insert(std::make_pair(Op, NewVReg)).second;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">671</td>
    <td class="codeLine">  (void)isNew; // Silence compiler warning.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">671</td>
    <td class="codeLine">  (void)isNew; // Silence compiler warning.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">672</td>
    <td class="codeLine">  assert(isNew && "Node emitted out of order - early");</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">672</td>
    <td class="codeLine">  assert(isNew && "Node emitted out of order - early");</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">673</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">673</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">674</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">674</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">675</td>
    <td class="codeLine">/// EmitDbgValue - Generate machine instruction for a dbg_value node.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">675</td>
    <td class="codeLine">/// EmitDbgValue - Generate machine instruction for a dbg_value node.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">676</td>
    <td class="codeLine">///</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">676</td>
    <td class="codeLine">///</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">677</td>
    <td class="codeLine">MachineInstr *</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">677</td>
    <td class="codeLine">MachineInstr *</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">678</td>
    <td class="codeLine">InstrEmitter::EmitDbgValue(SDDbgValue *SD,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">678</td>
    <td class="codeLine">InstrEmitter::EmitDbgValue(SDDbgValue *SD,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">679</td>
    <td class="codeLine">                           DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">679</td>
    <td class="codeLine">                           DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">680</td>
    <td class="codeLine">  DebugLoc DL = SD->getDebugLoc();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">680</td>
    <td class="codeLine">  DebugLoc DL = SD->getDebugLoc();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">681</td>
    <td class="codeLine">  assert(cast<DILocalVariable>(SD->getVariable())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">681</td>
    <td class="codeLine">  assert(cast<DILocalVariable>(SD->getVariable())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">682</td>
    <td class="codeLine">             ->isValidLocationForIntrinsic(DL) &&</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">682</td>
    <td class="codeLine">             ->isValidLocationForIntrinsic(DL) &&</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">683</td>
    <td class="codeLine">         "Expected inlined-at fields to agree");</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">683</td>
    <td class="codeLine">         "Expected inlined-at fields to agree");</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">684</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">684</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">685</td>
    <td class="codeLine">  SD->setIsEmitted();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">685</td>
    <td class="codeLine">  SD->setIsEmitted();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">686</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">686</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">687</td>
    <td class="codeLine">  assert(!SD->getLocationOps().empty() &&</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">687</td>
    <td class="codeLine">  assert(!SD->getLocationOps().empty() &&</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">688</td>
    <td class="codeLine">         "dbg_value with no location operands?");</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">688</td>
    <td class="codeLine">         "dbg_value with no location operands?");</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">689</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">689</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">690</td>
    <td class="codeLine">  if (SD->isInvalidated())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">690</td>
    <td class="codeLine">  if (SD->isInvalidated())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">691</td>
    <td class="codeLine">    return EmitDbgNoLocation(SD);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">691</td>
    <td class="codeLine">    return EmitDbgNoLocation(SD);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">692</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">692</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">693</td>
    <td class="codeLine">  // Attempt to produce a DBG_INSTR_REF if we've been asked to.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">693</td>
    <td class="codeLine">  // Attempt to produce a DBG_INSTR_REF if we've been asked to.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">694</td>
    <td class="codeLine">  if (EmitDebugInstrRefs)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">694</td>
    <td class="codeLine">  if (EmitDebugInstrRefs)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">695</td>
    <td class="codeLine">    if (auto *InstrRef = EmitDbgInstrRef(SD, VRBaseMap))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">695</td>
    <td class="codeLine">    if (auto *InstrRef = EmitDbgInstrRef(SD, VRBaseMap))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">696</td>
    <td class="codeLine">      return InstrRef;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">696</td>
    <td class="codeLine">      return InstrRef;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">697</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">697</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">698</td>
    <td class="codeLine">  // Emit variadic dbg_value nodes as DBG_VALUE_LIST if they have not been</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">698</td>
    <td class="codeLine">  // Emit variadic dbg_value nodes as DBG_VALUE_LIST if they have not been</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">699</td>
    <td class="codeLine">  // emitted as instruction references.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">699</td>
    <td class="codeLine">  // emitted as instruction references.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">700</td>
    <td class="codeLine">  if (SD->isVariadic())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">700</td>
    <td class="codeLine">  if (SD->isVariadic())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">701</td>
    <td class="codeLine">    return EmitDbgValueList(SD, VRBaseMap);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">701</td>
    <td class="codeLine">    return EmitDbgValueList(SD, VRBaseMap);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">702</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">702</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">703</td>
    <td class="codeLine">  // Emit single-location dbg_value nodes as DBG_VALUE if they have not been</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">703</td>
    <td class="codeLine">  // Emit single-location dbg_value nodes as DBG_VALUE if they have not been</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">704</td>
    <td class="codeLine">  // emitted as instruction references.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">704</td>
    <td class="codeLine">  // emitted as instruction references.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">705</td>
    <td class="codeLine">  return EmitDbgValueFromSingleOp(SD, VRBaseMap);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">705</td>
    <td class="codeLine">  return EmitDbgValueFromSingleOp(SD, VRBaseMap);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">706</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">706</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">707</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">707</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">708</td>
    <td class="codeLine">MachineOperand GetMOForConstDbgOp(const SDDbgOperand &Op) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">708</td>
    <td class="codeLine">MachineOperand GetMOForConstDbgOp(const SDDbgOperand &Op) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">709</td>
    <td class="codeLine">  const Value *V = Op.getConst();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">709</td>
    <td class="codeLine">  const Value *V = Op.getConst();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">710</td>
    <td class="codeLine">  if (const ConstantInt *CI = dyn_cast<ConstantInt>(V)) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">710</td>
    <td class="codeLine">  if (const ConstantInt *CI = dyn_cast<ConstantInt>(V)) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">711</td>
    <td class="codeLine">    if (CI->getBitWidth() > 64)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">711</td>
    <td class="codeLine">    if (CI->getBitWidth() > 64)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">712</td>
    <td class="codeLine">      return MachineOperand::CreateCImm(CI);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">712</td>
    <td class="codeLine">      return MachineOperand::CreateCImm(CI);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">713</td>
    <td class="codeLine">    return MachineOperand::CreateImm(CI->getSExtValue());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">713</td>
    <td class="codeLine">    return MachineOperand::CreateImm(CI->getSExtValue());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">714</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">714</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">715</td>
    <td class="codeLine">  if (const ConstantFP *CF = dyn_cast<ConstantFP>(V))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">715</td>
    <td class="codeLine">  if (const ConstantFP *CF = dyn_cast<ConstantFP>(V))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">716</td>
    <td class="codeLine">    return MachineOperand::CreateFPImm(CF);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">716</td>
    <td class="codeLine">    return MachineOperand::CreateFPImm(CF);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">717</td>
    <td class="codeLine">  // Note: This assumes that all nullptr constants are zero-valued.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">717</td>
    <td class="codeLine">  // Note: This assumes that all nullptr constants are zero-valued.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">718</td>
    <td class="codeLine">  if (isa<ConstantPointerNull>(V))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">718</td>
    <td class="codeLine">  if (isa<ConstantPointerNull>(V))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">719</td>
    <td class="codeLine">    return MachineOperand::CreateImm(0);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">719</td>
    <td class="codeLine">    return MachineOperand::CreateImm(0);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">720</td>
    <td class="codeLine">  // Undef or unhandled value type, so return an undef operand.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">720</td>
    <td class="codeLine">  // Undef or unhandled value type, so return an undef operand.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">721</td>
    <td class="codeLine">  return MachineOperand::CreateReg(</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">721</td>
    <td class="codeLine">  return MachineOperand::CreateReg(</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">722</td>
    <td class="codeLine">      /* Reg */ 0U, /* isDef */ false, /* isImp */ false,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">722</td>
    <td class="codeLine">      /* Reg */ 0U, /* isDef */ false, /* isImp */ false,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">723</td>
    <td class="codeLine">      /* isKill */ false, /* isDead */ false,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">723</td>
    <td class="codeLine">      /* isKill */ false, /* isDead */ false,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">724</td>
    <td class="codeLine">      /* isUndef */ false, /* isEarlyClobber */ false,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">724</td>
    <td class="codeLine">      /* isUndef */ false, /* isEarlyClobber */ false,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">725</td>
    <td class="codeLine">      /* SubReg */ 0, /* isDebug */ true);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">725</td>
    <td class="codeLine">      /* SubReg */ 0, /* isDebug */ true);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">726</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">726</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">727</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">727</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">728</td>
    <td class="codeLine">void InstrEmitter::AddDbgValueLocationOps(</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">728</td>
    <td class="codeLine">void InstrEmitter::AddDbgValueLocationOps(</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">729</td>
    <td class="codeLine">    MachineInstrBuilder &MIB, const MCInstrDesc &DbgValDesc,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">729</td>
    <td class="codeLine">    MachineInstrBuilder &MIB, const MCInstrDesc &DbgValDesc,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">730</td>
    <td class="codeLine">    ArrayRef<SDDbgOperand> LocationOps,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">730</td>
    <td class="codeLine">    ArrayRef<SDDbgOperand> LocationOps,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">731</td>
    <td class="codeLine">    DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">731</td>
    <td class="codeLine">    DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">732</td>
    <td class="codeLine">  for (const SDDbgOperand &Op : LocationOps) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">732</td>
    <td class="codeLine">  for (const SDDbgOperand &Op : LocationOps) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">733</td>
    <td class="codeLine">    switch (Op.getKind()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">733</td>
    <td class="codeLine">    switch (Op.getKind()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">734</td>
    <td class="codeLine">    case SDDbgOperand::FRAMEIX:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">734</td>
    <td class="codeLine">    case SDDbgOperand::FRAMEIX:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">735</td>
    <td class="codeLine">      MIB.addFrameIndex(Op.getFrameIx());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">735</td>
    <td class="codeLine">      MIB.addFrameIndex(Op.getFrameIx());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">736</td>
    <td class="codeLine">      break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">736</td>
    <td class="codeLine">      break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">737</td>
    <td class="codeLine">    case SDDbgOperand::VREG:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">737</td>
    <td class="codeLine">    case SDDbgOperand::VREG:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">738</td>
    <td class="codeLine">      MIB.addReg(Op.getVReg());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">738</td>
    <td class="codeLine">      MIB.addReg(Op.getVReg());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">739</td>
    <td class="codeLine">      break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">739</td>
    <td class="codeLine">      break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">740</td>
    <td class="codeLine">    case SDDbgOperand::SDNODE: {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">740</td>
    <td class="codeLine">    case SDDbgOperand::SDNODE: {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">741</td>
    <td class="codeLine">      SDValue V = SDValue(Op.getSDNode(), Op.getResNo());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">741</td>
    <td class="codeLine">      SDValue V = SDValue(Op.getSDNode(), Op.getResNo());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">742</td>
    <td class="codeLine">      // It's possible we replaced this SDNode with other(s) and therefore</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">742</td>
    <td class="codeLine">      // It's possible we replaced this SDNode with other(s) and therefore</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">743</td>
    <td class="codeLine">      // didn't generate code for it. It's better to catch these cases where</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">743</td>
    <td class="codeLine">      // didn't generate code for it. It's better to catch these cases where</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">744</td>
    <td class="codeLine">      // they happen and transfer the debug info, but trying to guarantee that</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">744</td>
    <td class="codeLine">      // they happen and transfer the debug info, but trying to guarantee that</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">745</td>
    <td class="codeLine">      // in all cases would be very fragile; this is a safeguard for any</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">745</td>
    <td class="codeLine">      // in all cases would be very fragile; this is a safeguard for any</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">746</td>
    <td class="codeLine">      // that were missed.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">746</td>
    <td class="codeLine">      // that were missed.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">747</td>
    <td class="codeLine">      if (VRBaseMap.count(V) == 0)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">747</td>
    <td class="codeLine">      if (VRBaseMap.count(V) == 0)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">748</td>
    <td class="codeLine">        MIB.addReg(0U); // undef</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">748</td>
    <td class="codeLine">        MIB.addReg(0U); // undef</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">749</td>
    <td class="codeLine">      else</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">749</td>
    <td class="codeLine">      else</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">750</td>
    <td class="codeLine">        AddOperand(MIB, V, (*MIB).getNumOperands(), &DbgValDesc, VRBaseMap,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">750</td>
    <td class="codeLine">        AddOperand(MIB, V, (*MIB).getNumOperands(), &DbgValDesc, VRBaseMap,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">751</td>
    <td class="codeLine">                   /*IsDebug=*/true, /*IsClone=*/false, /*IsCloned=*/false);</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">751</td>
    <td class="codeLine">                   /*IsDebug=*/true, /*IsClone=*/false, /*IsCloned=*/false);</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">752</td>
    <td class="codeLine">    } break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">752</td>
    <td class="codeLine">    } break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">753</td>
    <td class="codeLine">    case SDDbgOperand::CONST:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">753</td>
    <td class="codeLine">    case SDDbgOperand::CONST:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">754</td>
    <td class="codeLine">      MIB.add(GetMOForConstDbgOp(Op));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">754</td>
    <td class="codeLine">      MIB.add(GetMOForConstDbgOp(Op));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">755</td>
    <td class="codeLine">      break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">755</td>
    <td class="codeLine">      break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">756</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">756</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">757</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">757</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">758</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">758</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">759</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">759</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">760</td>
    <td class="codeLine">MachineInstr *</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">760</td>
    <td class="codeLine">MachineInstr *</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">761</td>
    <td class="codeLine">InstrEmitter::EmitDbgInstrRef(SDDbgValue *SD,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">761</td>
    <td class="codeLine">InstrEmitter::EmitDbgInstrRef(SDDbgValue *SD,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">762</td>
    <td class="codeLine">                              DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">762</td>
    <td class="codeLine">                              DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">763</td>
    <td class="codeLine">  MDNode *Var = SD->getVariable();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">763</td>
    <td class="codeLine">  MDNode *Var = SD->getVariable();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">764</td>
    <td class="codeLine">  const DIExpression *Expr = (DIExpression *)SD->getExpression();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">764</td>
    <td class="codeLine">  const DIExpression *Expr = (DIExpression *)SD->getExpression();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">765</td>
    <td class="codeLine">  DebugLoc DL = SD->getDebugLoc();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">765</td>
    <td class="codeLine">  DebugLoc DL = SD->getDebugLoc();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">766</td>
    <td class="codeLine">  const MCInstrDesc &RefII = TII->get(TargetOpcode::DBG_INSTR_REF);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">766</td>
    <td class="codeLine">  const MCInstrDesc &RefII = TII->get(TargetOpcode::DBG_INSTR_REF);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">767</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">767</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">768</td>
    <td class="codeLine">  // Returns true if the given operand is not a legal debug operand for a</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">768</td>
    <td class="codeLine">  // Returns true if the given operand is not a legal debug operand for a</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">769</td>
    <td class="codeLine">  // DBG_INSTR_REF.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">769</td>
    <td class="codeLine">  // DBG_INSTR_REF.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">770</td>
    <td class="codeLine">  auto IsInvalidOp = [](SDDbgOperand DbgOp) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">770</td>
    <td class="codeLine">  auto IsInvalidOp = [](SDDbgOperand DbgOp) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">771</td>
    <td class="codeLine">    return DbgOp.getKind() == SDDbgOperand::FRAMEIX;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">771</td>
    <td class="codeLine">    return DbgOp.getKind() == SDDbgOperand::FRAMEIX;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">772</td>
    <td class="codeLine">  };</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">772</td>
    <td class="codeLine">  };</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">773</td>
    <td class="codeLine">  // Returns true if the given operand is not itself an instruction reference</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">773</td>
    <td class="codeLine">  // Returns true if the given operand is not itself an instruction reference</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">774</td>
    <td class="codeLine">  // but is a legal debug operand for a DBG_INSTR_REF.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">774</td>
    <td class="codeLine">  // but is a legal debug operand for a DBG_INSTR_REF.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">775</td>
    <td class="codeLine">  auto IsNonInstrRefOp = [](SDDbgOperand DbgOp) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">775</td>
    <td class="codeLine">  auto IsNonInstrRefOp = [](SDDbgOperand DbgOp) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">776</td>
    <td class="codeLine">    return DbgOp.getKind() == SDDbgOperand::CONST;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">776</td>
    <td class="codeLine">    return DbgOp.getKind() == SDDbgOperand::CONST;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">777</td>
    <td class="codeLine">  };</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">777</td>
    <td class="codeLine">  };</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">778</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">778</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">779</td>
    <td class="codeLine">  // If this variable location does not depend on any instructions or contains</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">779</td>
    <td class="codeLine">  // If this variable location does not depend on any instructions or contains</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">780</td>
    <td class="codeLine">  // any stack locations, produce it as a standard debug value instead.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">780</td>
    <td class="codeLine">  // any stack locations, produce it as a standard debug value instead.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">781</td>
    <td class="codeLine">  if (any_of(SD->getLocationOps(), IsInvalidOp) ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">781</td>
    <td class="codeLine">  if (any_of(SD->getLocationOps(), IsInvalidOp) ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">782</td>
    <td class="codeLine">      all_of(SD->getLocationOps(), IsNonInstrRefOp)) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">782</td>
    <td class="codeLine">      all_of(SD->getLocationOps(), IsNonInstrRefOp)) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">783</td>
    <td class="codeLine">    if (SD->isVariadic())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">783</td>
    <td class="codeLine">    if (SD->isVariadic())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">784</td>
    <td class="codeLine">      return EmitDbgValueList(SD, VRBaseMap);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">784</td>
    <td class="codeLine">      return EmitDbgValueList(SD, VRBaseMap);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">785</td>
    <td class="codeLine">    return EmitDbgValueFromSingleOp(SD, VRBaseMap);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">785</td>
    <td class="codeLine">    return EmitDbgValueFromSingleOp(SD, VRBaseMap);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">786</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">786</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">787</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">787</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">788</td>
    <td class="codeLine">  // Immediately fold any indirectness from the LLVM-IR intrinsic into the</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">788</td>
    <td class="codeLine">  // Immediately fold any indirectness from the LLVM-IR intrinsic into the</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">789</td>
    <td class="codeLine">  // expression:</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">789</td>
    <td class="codeLine">  // expression:</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">790</td>
    <td class="codeLine">  if (SD->isIndirect())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">790</td>
    <td class="codeLine">  if (SD->isIndirect())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">791</td>
    <td class="codeLine">    Expr = DIExpression::append(Expr, dwarf::DW_OP_deref);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">791</td>
    <td class="codeLine">    Expr = DIExpression::append(Expr, dwarf::DW_OP_deref);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">792</td>
    <td class="codeLine">  // If this is not already a variadic expression, it must be modified to become</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">792</td>
    <td class="codeLine">  // If this is not already a variadic expression, it must be modified to become</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">793</td>
    <td class="codeLine">  // one.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">793</td>
    <td class="codeLine">  // one.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">794</td>
    <td class="codeLine">  if (!SD->isVariadic())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">794</td>
    <td class="codeLine">  if (!SD->isVariadic())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">795</td>
    <td class="codeLine">    Expr = DIExpression::convertToVariadicExpression(Expr);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">795</td>
    <td class="codeLine">    Expr = DIExpression::convertToVariadicExpression(Expr);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">796</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">796</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">797</td>
    <td class="codeLine">  SmallVector<MachineOperand> MOs;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">797</td>
    <td class="codeLine">  SmallVector<MachineOperand> MOs;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">798</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">798</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">799</td>
    <td class="codeLine">  // It may not be immediately possible to identify the MachineInstr that</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">799</td>
    <td class="codeLine">  // It may not be immediately possible to identify the MachineInstr that</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">800</td>
    <td class="codeLine">  // defines a VReg, it can depend for example on the order blocks are</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">800</td>
    <td class="codeLine">  // defines a VReg, it can depend for example on the order blocks are</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">801</td>
    <td class="codeLine">  // emitted in. When this happens, or when further analysis is needed later,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">801</td>
    <td class="codeLine">  // emitted in. When this happens, or when further analysis is needed later,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">802</td>
    <td class="codeLine">  // produce an instruction like this:</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">802</td>
    <td class="codeLine">  // produce an instruction like this:</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">803</td>
    <td class="codeLine">  //</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">803</td>
    <td class="codeLine">  //</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">804</td>
    <td class="codeLine">  //    DBG_INSTR_REF !123, !456, %0:gr64</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">804</td>
    <td class="codeLine">  //    DBG_INSTR_REF !123, !456, %0:gr64</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">805</td>
    <td class="codeLine">  //</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">805</td>
    <td class="codeLine">  //</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">806</td>
    <td class="codeLine">  // i.e., point the instruction at the vreg, and patch it up later in</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">806</td>
    <td class="codeLine">  // i.e., point the instruction at the vreg, and patch it up later in</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">807</td>
    <td class="codeLine">  // MachineFunction::finalizeDebugInstrRefs.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">807</td>
    <td class="codeLine">  // MachineFunction::finalizeDebugInstrRefs.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">808</td>
    <td class="codeLine">  auto AddVRegOp = [&](unsigned VReg) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">808</td>
    <td class="codeLine">  auto AddVRegOp = [&](unsigned VReg) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">809</td>
    <td class="codeLine">    MOs.push_back(MachineOperand::CreateReg(</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">809</td>
    <td class="codeLine">    MOs.push_back(MachineOperand::CreateReg(</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">810</td>
    <td class="codeLine">        /* Reg */ VReg, /* isDef */ false, /* isImp */ false,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">810</td>
    <td class="codeLine">        /* Reg */ VReg, /* isDef */ false, /* isImp */ false,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">811</td>
    <td class="codeLine">        /* isKill */ false, /* isDead */ false,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">811</td>
    <td class="codeLine">        /* isKill */ false, /* isDead */ false,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">812</td>
    <td class="codeLine">        /* isUndef */ false, /* isEarlyClobber */ false,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">812</td>
    <td class="codeLine">        /* isUndef */ false, /* isEarlyClobber */ false,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">813</td>
    <td class="codeLine">        /* SubReg */ 0, /* isDebug */ true));</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">813</td>
    <td class="codeLine">        /* SubReg */ 0, /* isDebug */ true));</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">814</td>
    <td class="codeLine">  };</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">814</td>
    <td class="codeLine">  };</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">815</td>
    <td class="codeLine">  unsigned OpCount = SD->getLocationOps().size();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">815</td>
    <td class="codeLine">  unsigned OpCount = SD->getLocationOps().size();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">816</td>
    <td class="codeLine">  for (unsigned OpIdx = 0; OpIdx < OpCount; ++OpIdx) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">816</td>
    <td class="codeLine">  for (unsigned OpIdx = 0; OpIdx < OpCount; ++OpIdx) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">817</td>
    <td class="codeLine">    SDDbgOperand DbgOperand = SD->getLocationOps()[OpIdx];</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">817</td>
    <td class="codeLine">    SDDbgOperand DbgOperand = SD->getLocationOps()[OpIdx];</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">818</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">818</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">819</td>
    <td class="codeLine">    // Try to find both the defined register and the instruction defining it.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">819</td>
    <td class="codeLine">    // Try to find both the defined register and the instruction defining it.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">820</td>
    <td class="codeLine">    MachineInstr *DefMI = nullptr;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">820</td>
    <td class="codeLine">    MachineInstr *DefMI = nullptr;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">821</td>
    <td class="codeLine">    unsigned VReg;</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">821</td>
    <td class="codeLine">    unsigned VReg;</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">822</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">822</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">823</td>
    <td class="codeLine">    if (DbgOperand.getKind() == SDDbgOperand::VREG) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">823</td>
    <td class="codeLine">    if (DbgOperand.getKind() == SDDbgOperand::VREG) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">824</td>
    <td class="codeLine">      VReg = DbgOperand.getVReg();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">824</td>
    <td class="codeLine">      VReg = DbgOperand.getVReg();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">825</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">825</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">826</td>
    <td class="codeLine">      // No definition means that block hasn't been emitted yet. Leave a vreg</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">826</td>
    <td class="codeLine">      // No definition means that block hasn't been emitted yet. Leave a vreg</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">827</td>
    <td class="codeLine">      // reference to be fixed later.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">827</td>
    <td class="codeLine">      // reference to be fixed later.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">828</td>
    <td class="codeLine">      if (!MRI->hasOneDef(VReg)) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">828</td>
    <td class="codeLine">      if (!MRI->hasOneDef(VReg)) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">829</td>
    <td class="codeLine">        AddVRegOp(VReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">829</td>
    <td class="codeLine">        AddVRegOp(VReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">830</td>
    <td class="codeLine">        continue;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">830</td>
    <td class="codeLine">        continue;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">831</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">831</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">832</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">832</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">833</td>
    <td class="codeLine">      DefMI = &*MRI->def_instr_begin(VReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">833</td>
    <td class="codeLine">      DefMI = &*MRI->def_instr_begin(VReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">834</td>
    <td class="codeLine">    } else if (DbgOperand.getKind() == SDDbgOperand::SDNODE) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">834</td>
    <td class="codeLine">    } else if (DbgOperand.getKind() == SDDbgOperand::SDNODE) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">835</td>
    <td class="codeLine">      // Look up the corresponding VReg for the given SDNode, if any.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">835</td>
    <td class="codeLine">      // Look up the corresponding VReg for the given SDNode, if any.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">836</td>
    <td class="codeLine">      SDNode *Node = DbgOperand.getSDNode();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">836</td>
    <td class="codeLine">      SDNode *Node = DbgOperand.getSDNode();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">837</td>
    <td class="codeLine">      SDValue Op = SDValue(Node, DbgOperand.getResNo());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">837</td>
    <td class="codeLine">      SDValue Op = SDValue(Node, DbgOperand.getResNo());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">838</td>
    <td class="codeLine">      DenseMap<SDValue, Register>::iterator I = VRBaseMap.find(Op);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">838</td>
    <td class="codeLine">      DenseMap<SDValue, Register>::iterator I = VRBaseMap.find(Op);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">839</td>
    <td class="codeLine">      // No VReg -> produce a DBG_VALUE $noreg instead.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">839</td>
    <td class="codeLine">      // No VReg -> produce a DBG_VALUE $noreg instead.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">840</td>
    <td class="codeLine">      if (I == VRBaseMap.end())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">840</td>
    <td class="codeLine">      if (I == VRBaseMap.end())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">841</td>
    <td class="codeLine">        break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">841</td>
    <td class="codeLine">        break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">842</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">842</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">843</td>
    <td class="codeLine">      // Try to pick out a defining instruction at this point.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">843</td>
    <td class="codeLine">      // Try to pick out a defining instruction at this point.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">844</td>
    <td class="codeLine">      VReg = getVR(Op, VRBaseMap);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">844</td>
    <td class="codeLine">      VReg = getVR(Op, VRBaseMap);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">845</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">845</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">846</td>
    <td class="codeLine">      // Again, if there's no instruction defining the VReg right now, fix it up</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">846</td>
    <td class="codeLine">      // Again, if there's no instruction defining the VReg right now, fix it up</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">847</td>
    <td class="codeLine">      // later.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">847</td>
    <td class="codeLine">      // later.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">848</td>
    <td class="codeLine">      if (!MRI->hasOneDef(VReg)) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">848</td>
    <td class="codeLine">      if (!MRI->hasOneDef(VReg)) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">849</td>
    <td class="codeLine">        AddVRegOp(VReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">849</td>
    <td class="codeLine">        AddVRegOp(VReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">850</td>
    <td class="codeLine">        continue;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">850</td>
    <td class="codeLine">        continue;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">851</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">851</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">852</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">852</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">853</td>
    <td class="codeLine">      DefMI = &*MRI->def_instr_begin(VReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">853</td>
    <td class="codeLine">      DefMI = &*MRI->def_instr_begin(VReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">854</td>
    <td class="codeLine">    } else {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">854</td>
    <td class="codeLine">    } else {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">855</td>
    <td class="codeLine">      assert(DbgOperand.getKind() == SDDbgOperand::CONST);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">855</td>
    <td class="codeLine">      assert(DbgOperand.getKind() == SDDbgOperand::CONST);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">856</td>
    <td class="codeLine">      MOs.push_back(GetMOForConstDbgOp(DbgOperand));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">856</td>
    <td class="codeLine">      MOs.push_back(GetMOForConstDbgOp(DbgOperand));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">857</td>
    <td class="codeLine">      continue;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">857</td>
    <td class="codeLine">      continue;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">858</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">858</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">859</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">859</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">860</td>
    <td class="codeLine">    // Avoid copy like instructions: they don't define values, only move them.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">860</td>
    <td class="codeLine">    // Avoid copy like instructions: they don't define values, only move them.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">861</td>
    <td class="codeLine">    // Leave a virtual-register reference until it can be fixed up later, to</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">861</td>
    <td class="codeLine">    // Leave a virtual-register reference until it can be fixed up later, to</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">862</td>
    <td class="codeLine">    // find the underlying value definition.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">862</td>
    <td class="codeLine">    // find the underlying value definition.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">863</td>
    <td class="codeLine">    if (DefMI->isCopyLike() || TII->isCopyInstr(*DefMI)) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">863</td>
    <td class="codeLine">    if (DefMI->isCopyLike() || TII->isCopyInstr(*DefMI)) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">864</td>
    <td class="codeLine">      AddVRegOp(VReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">864</td>
    <td class="codeLine">      AddVRegOp(VReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">865</td>
    <td class="codeLine">      continue;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">865</td>
    <td class="codeLine">      continue;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">866</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">866</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">867</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">867</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">868</td>
    <td class="codeLine">    // Find the operand number which defines the specified VReg.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">868</td>
    <td class="codeLine">    // Find the operand number which defines the specified VReg.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">869</td>
    <td class="codeLine">    unsigned OperandIdx = 0;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">869</td>
    <td class="codeLine">    unsigned OperandIdx = 0;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">870</td>
    <td class="codeLine">    for (const auto &MO : DefMI->operands()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">870</td>
    <td class="codeLine">    for (const auto &MO : DefMI->operands()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">871</td>
    <td class="codeLine">      if (MO.isReg() && MO.isDef() && MO.getReg() == VReg)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">871</td>
    <td class="codeLine">      if (MO.isReg() && MO.isDef() && MO.getReg() == VReg)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">872</td>
    <td class="codeLine">        break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">872</td>
    <td class="codeLine">        break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">873</td>
    <td class="codeLine">      ++OperandIdx;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">873</td>
    <td class="codeLine">      ++OperandIdx;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">874</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">874</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">875</td>
    <td class="codeLine">    assert(OperandIdx < DefMI->getNumOperands());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">875</td>
    <td class="codeLine">    assert(OperandIdx < DefMI->getNumOperands());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">876</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">876</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">877</td>
    <td class="codeLine">    // Make the DBG_INSTR_REF refer to that instruction, and that operand.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">877</td>
    <td class="codeLine">    // Make the DBG_INSTR_REF refer to that instruction, and that operand.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">878</td>
    <td class="codeLine">    unsigned InstrNum = DefMI->getDebugInstrNum();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">878</td>
    <td class="codeLine">    unsigned InstrNum = DefMI->getDebugInstrNum();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">879</td>
    <td class="codeLine">    MOs.push_back(MachineOperand::CreateDbgInstrRef(InstrNum, OperandIdx));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">879</td>
    <td class="codeLine">    MOs.push_back(MachineOperand::CreateDbgInstrRef(InstrNum, OperandIdx));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">880</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">880</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">881</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">881</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">882</td>
    <td class="codeLine">  // If we haven't created a valid MachineOperand for every DbgOp, abort and</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">882</td>
    <td class="codeLine">  // If we haven't created a valid MachineOperand for every DbgOp, abort and</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">883</td>
    <td class="codeLine">  // produce an undef DBG_VALUE.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">883</td>
    <td class="codeLine">  // produce an undef DBG_VALUE.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">884</td>
    <td class="codeLine">  if (MOs.size() != OpCount)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">884</td>
    <td class="codeLine">  if (MOs.size() != OpCount)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">885</td>
    <td class="codeLine">    return EmitDbgNoLocation(SD);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">885</td>
    <td class="codeLine">    return EmitDbgNoLocation(SD);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">886</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">886</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">887</td>
    <td class="codeLine">  return BuildMI(*MF, DL, RefII, false, MOs, Var, Expr);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">887</td>
    <td class="codeLine">  return BuildMI(*MF, DL, RefII, false, MOs, Var, Expr);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">888</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">888</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">889</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">889</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">890</td>
    <td class="codeLine">MachineInstr *InstrEmitter::EmitDbgNoLocation(SDDbgValue *SD) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">890</td>
    <td class="codeLine">MachineInstr *InstrEmitter::EmitDbgNoLocation(SDDbgValue *SD) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">891</td>
    <td class="codeLine">  // An invalidated SDNode must generate an undef DBG_VALUE: although the</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">891</td>
    <td class="codeLine">  // An invalidated SDNode must generate an undef DBG_VALUE: although the</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">892</td>
    <td class="codeLine">  // original value is no longer computed, earlier DBG_VALUEs live ranges</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">892</td>
    <td class="codeLine">  // original value is no longer computed, earlier DBG_VALUEs live ranges</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">893</td>
    <td class="codeLine">  // must not leak into later code.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">893</td>
    <td class="codeLine">  // must not leak into later code.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">894</td>
    <td class="codeLine">  DIVariable *Var = SD->getVariable();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">894</td>
    <td class="codeLine">  DIVariable *Var = SD->getVariable();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">895</td>
    <td class="codeLine">  const DIExpression *Expr =</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">895</td>
    <td class="codeLine">  const DIExpression *Expr =</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">896</td>
    <td class="codeLine">      DIExpression::convertToUndefExpression(SD->getExpression());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">896</td>
    <td class="codeLine">      DIExpression::convertToUndefExpression(SD->getExpression());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">897</td>
    <td class="codeLine">  DebugLoc DL = SD->getDebugLoc();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">897</td>
    <td class="codeLine">  DebugLoc DL = SD->getDebugLoc();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">898</td>
    <td class="codeLine">  const MCInstrDesc &Desc = TII->get(TargetOpcode::DBG_VALUE);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">898</td>
    <td class="codeLine">  const MCInstrDesc &Desc = TII->get(TargetOpcode::DBG_VALUE);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">899</td>
    <td class="codeLine">  return BuildMI(*MF, DL, Desc, false, 0U, Var, Expr);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">899</td>
    <td class="codeLine">  return BuildMI(*MF, DL, Desc, false, 0U, Var, Expr);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">900</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">900</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">901</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">901</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">902</td>
    <td class="codeLine">MachineInstr *</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">902</td>
    <td class="codeLine">MachineInstr *</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">903</td>
    <td class="codeLine">InstrEmitter::EmitDbgValueList(SDDbgValue *SD,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">903</td>
    <td class="codeLine">InstrEmitter::EmitDbgValueList(SDDbgValue *SD,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">904</td>
    <td class="codeLine">                               DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">904</td>
    <td class="codeLine">                               DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">905</td>
    <td class="codeLine">  MDNode *Var = SD->getVariable();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">905</td>
    <td class="codeLine">  MDNode *Var = SD->getVariable();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">906</td>
    <td class="codeLine">  DIExpression *Expr = SD->getExpression();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">906</td>
    <td class="codeLine">  DIExpression *Expr = SD->getExpression();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">907</td>
    <td class="codeLine">  DebugLoc DL = SD->getDebugLoc();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">907</td>
    <td class="codeLine">  DebugLoc DL = SD->getDebugLoc();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">908</td>
    <td class="codeLine">  // DBG_VALUE_LIST := "DBG_VALUE_LIST" var, expression, loc (, loc)*</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">908</td>
    <td class="codeLine">  // DBG_VALUE_LIST := "DBG_VALUE_LIST" var, expression, loc (, loc)*</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">909</td>
    <td class="codeLine">  const MCInstrDesc &DbgValDesc = TII->get(TargetOpcode::DBG_VALUE_LIST);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">909</td>
    <td class="codeLine">  const MCInstrDesc &DbgValDesc = TII->get(TargetOpcode::DBG_VALUE_LIST);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">910</td>
    <td class="codeLine">  // Build the DBG_VALUE_LIST instruction base.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">910</td>
    <td class="codeLine">  // Build the DBG_VALUE_LIST instruction base.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">911</td>
    <td class="codeLine">  auto MIB = BuildMI(*MF, DL, DbgValDesc);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">911</td>
    <td class="codeLine">  auto MIB = BuildMI(*MF, DL, DbgValDesc);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">912</td>
    <td class="codeLine">  MIB.addMetadata(Var);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">912</td>
    <td class="codeLine">  MIB.addMetadata(Var);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">913</td>
    <td class="codeLine">  MIB.addMetadata(Expr);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">913</td>
    <td class="codeLine">  MIB.addMetadata(Expr);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">914</td>
    <td class="codeLine">  AddDbgValueLocationOps(MIB, DbgValDesc, SD->getLocationOps(), VRBaseMap);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">914</td>
    <td class="codeLine">  AddDbgValueLocationOps(MIB, DbgValDesc, SD->getLocationOps(), VRBaseMap);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">915</td>
    <td class="codeLine">  return &*MIB;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">915</td>
    <td class="codeLine">  return &*MIB;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">916</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">916</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">917</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">917</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">918</td>
    <td class="codeLine">MachineInstr *</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">918</td>
    <td class="codeLine">MachineInstr *</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">919</td>
    <td class="codeLine">InstrEmitter::EmitDbgValueFromSingleOp(SDDbgValue *SD,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">919</td>
    <td class="codeLine">InstrEmitter::EmitDbgValueFromSingleOp(SDDbgValue *SD,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">920</td>
    <td class="codeLine">                                       DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">920</td>
    <td class="codeLine">                                       DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">921</td>
    <td class="codeLine">  MDNode *Var = SD->getVariable();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">921</td>
    <td class="codeLine">  MDNode *Var = SD->getVariable();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">922</td>
    <td class="codeLine">  DIExpression *Expr = SD->getExpression();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">922</td>
    <td class="codeLine">  DIExpression *Expr = SD->getExpression();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">923</td>
    <td class="codeLine">  DebugLoc DL = SD->getDebugLoc();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">923</td>
    <td class="codeLine">  DebugLoc DL = SD->getDebugLoc();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">924</td>
    <td class="codeLine">  const MCInstrDesc &II = TII->get(TargetOpcode::DBG_VALUE);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">924</td>
    <td class="codeLine">  const MCInstrDesc &II = TII->get(TargetOpcode::DBG_VALUE);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">925</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">925</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">926</td>
    <td class="codeLine">  assert(SD->getLocationOps().size() == 1 &&</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">926</td>
    <td class="codeLine">  assert(SD->getLocationOps().size() == 1 &&</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">927</td>
    <td class="codeLine">         "Non variadic dbg_value should have only one location op");</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">927</td>
    <td class="codeLine">         "Non variadic dbg_value should have only one location op");</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">928</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">928</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">929</td>
    <td class="codeLine">  // See about constant-folding the expression.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">929</td>
    <td class="codeLine">  // See about constant-folding the expression.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">930</td>
    <td class="codeLine">  // Copy the location operand in case we replace it.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">930</td>
    <td class="codeLine">  // Copy the location operand in case we replace it.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">931</td>
    <td class="codeLine">  SmallVector<SDDbgOperand, 1> LocationOps(1, SD->getLocationOps()[0]);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">931</td>
    <td class="codeLine">  SmallVector<SDDbgOperand, 1> LocationOps(1, SD->getLocationOps()[0]);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">932</td>
    <td class="codeLine">  if (Expr && LocationOps[0].getKind() == SDDbgOperand::CONST) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">932</td>
    <td class="codeLine">  if (Expr && LocationOps[0].getKind() == SDDbgOperand::CONST) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">933</td>
    <td class="codeLine">    const Value *V = LocationOps[0].getConst();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">933</td>
    <td class="codeLine">    const Value *V = LocationOps[0].getConst();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">934</td>
    <td class="codeLine">    if (auto *C = dyn_cast<ConstantInt>(V)) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">934</td>
    <td class="codeLine">    if (auto *C = dyn_cast<ConstantInt>(V)) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">935</td>
    <td class="codeLine">      std::tie(Expr, C) = Expr->constantFold(C);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">935</td>
    <td class="codeLine">      std::tie(Expr, C) = Expr->constantFold(C);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">936</td>
    <td class="codeLine">      LocationOps[0] = SDDbgOperand::fromConst(C);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">936</td>
    <td class="codeLine">      LocationOps[0] = SDDbgOperand::fromConst(C);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">937</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">937</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">938</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">938</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">939</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">939</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">940</td>
    <td class="codeLine">  // Emit non-variadic dbg_value nodes as DBG_VALUE.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">940</td>
    <td class="codeLine">  // Emit non-variadic dbg_value nodes as DBG_VALUE.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">941</td>
    <td class="codeLine">  // DBG_VALUE := "DBG_VALUE" loc, isIndirect, var, expr</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">941</td>
    <td class="codeLine">  // DBG_VALUE := "DBG_VALUE" loc, isIndirect, var, expr</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">942</td>
    <td class="codeLine">  auto MIB = BuildMI(*MF, DL, II);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">942</td>
    <td class="codeLine">  auto MIB = BuildMI(*MF, DL, II);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">943</td>
    <td class="codeLine">  AddDbgValueLocationOps(MIB, II, LocationOps, VRBaseMap);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">943</td>
    <td class="codeLine">  AddDbgValueLocationOps(MIB, II, LocationOps, VRBaseMap);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">944</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">944</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">945</td>
    <td class="codeLine">  if (SD->isIndirect())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">945</td>
    <td class="codeLine">  if (SD->isIndirect())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">946</td>
    <td class="codeLine">    MIB.addImm(0U);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">946</td>
    <td class="codeLine">    MIB.addImm(0U);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">947</td>
    <td class="codeLine">  else</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">947</td>
    <td class="codeLine">  else</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">948</td>
    <td class="codeLine">    MIB.addReg(0U);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">948</td>
    <td class="codeLine">    MIB.addReg(0U);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">949</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">949</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">950</td>
    <td class="codeLine">  return MIB.addMetadata(Var).addMetadata(Expr);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">950</td>
    <td class="codeLine">  return MIB.addMetadata(Var).addMetadata(Expr);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">951</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">951</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">952</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">952</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">953</td>
    <td class="codeLine">MachineInstr *</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">953</td>
    <td class="codeLine">MachineInstr *</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">954</td>
    <td class="codeLine">InstrEmitter::EmitDbgLabel(SDDbgLabel *SD) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">954</td>
    <td class="codeLine">InstrEmitter::EmitDbgLabel(SDDbgLabel *SD) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">955</td>
    <td class="codeLine">  MDNode *Label = SD->getLabel();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">955</td>
    <td class="codeLine">  MDNode *Label = SD->getLabel();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">956</td>
    <td class="codeLine">  DebugLoc DL = SD->getDebugLoc();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">956</td>
    <td class="codeLine">  DebugLoc DL = SD->getDebugLoc();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">957</td>
    <td class="codeLine">  assert(cast<DILabel>(Label)->isValidLocationForIntrinsic(DL) &&</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">957</td>
    <td class="codeLine">  assert(cast<DILabel>(Label)->isValidLocationForIntrinsic(DL) &&</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">958</td>
    <td class="codeLine">         "Expected inlined-at fields to agree");</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">958</td>
    <td class="codeLine">         "Expected inlined-at fields to agree");</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">959</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">959</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">960</td>
    <td class="codeLine">  const MCInstrDesc &II = TII->get(TargetOpcode::DBG_LABEL);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">960</td>
    <td class="codeLine">  const MCInstrDesc &II = TII->get(TargetOpcode::DBG_LABEL);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">961</td>
    <td class="codeLine">  MachineInstrBuilder MIB = BuildMI(*MF, DL, II);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">961</td>
    <td class="codeLine">  MachineInstrBuilder MIB = BuildMI(*MF, DL, II);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">962</td>
    <td class="codeLine">  MIB.addMetadata(Label);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">962</td>
    <td class="codeLine">  MIB.addMetadata(Label);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">963</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">963</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">964</td>
    <td class="codeLine">  return &*MIB;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">964</td>
    <td class="codeLine">  return &*MIB;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">965</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">965</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">966</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">966</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">967</td>
    <td class="codeLine">/// EmitMachineNode - Generate machine code for a target-specific node and</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">967</td>
    <td class="codeLine">/// EmitMachineNode - Generate machine code for a target-specific node and</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">968</td>
    <td class="codeLine">/// needed dependencies.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">968</td>
    <td class="codeLine">/// needed dependencies.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">969</td>
    <td class="codeLine">///</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">969</td>
    <td class="codeLine">///</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">970</td>
    <td class="codeLine coveredLine">void InstrEmitter::</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">970</td>
    <td class="codeLine coveredLine">void InstrEmitter::</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">971</td>
    <td class="codeLine">EmitMachineNode(SDNode *Node, bool IsClone, bool IsCloned,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">971</td>
    <td class="codeLine">EmitMachineNode(SDNode *Node, bool IsClone, bool IsCloned,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">972</td>
    <td class="codeLine">                DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">972</td>
    <td class="codeLine">                DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">973</td>
    <td class="codeLine coveredLine">  unsigned Opc = Node->getMachineOpcode();</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">973</td>
    <td class="codeLine coveredLine">  unsigned Opc = Node->getMachineOpcode();</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">974</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">974</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">975</td>
    <td class="codeLine">  // Handle subreg insert/extract specially</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">975</td>
    <td class="codeLine">  // Handle subreg insert/extract specially</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">976</td>
    <td class="codeLine coveredLine">  if (Opc == TargetOpcode::EXTRACT_SUBREG ||</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">976</td>
    <td class="codeLine coveredLine">  if (Opc == TargetOpcode::EXTRACT_SUBREG ||</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">977</td>
    <td class="codeLine coveredLine">      Opc == TargetOpcode::INSERT_SUBREG ||</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">977</td>
    <td class="codeLine coveredLine">      Opc == TargetOpcode::INSERT_SUBREG ||</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">978</td>
    <td class="codeLine">      Opc == TargetOpcode::SUBREG_TO_REG) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">978</td>
    <td class="codeLine">      Opc == TargetOpcode::SUBREG_TO_REG) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">979</td>
    <td class="codeLine">    EmitSubregNode(Node, VRBaseMap, IsClone, IsCloned);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">979</td>
    <td class="codeLine">    EmitSubregNode(Node, VRBaseMap, IsClone, IsCloned);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">980</td>
    <td class="codeLine">    return;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">980</td>
    <td class="codeLine">    return;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">981</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">981</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">982</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">982</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">983</td>
    <td class="codeLine">  // Handle COPY_TO_REGCLASS specially.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">983</td>
    <td class="codeLine">  // Handle COPY_TO_REGCLASS specially.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">984</td>
    <td class="codeLine coveredLine">  if (Opc == TargetOpcode::COPY_TO_REGCLASS) {</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">984</td>
    <td class="codeLine coveredLine">  if (Opc == TargetOpcode::COPY_TO_REGCLASS) {</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">985</td>
    <td class="codeLine">    EmitCopyToRegClassNode(Node, VRBaseMap);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">985</td>
    <td class="codeLine">    EmitCopyToRegClassNode(Node, VRBaseMap);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">986</td>
    <td class="codeLine">    return;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">986</td>
    <td class="codeLine">    return;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">987</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">987</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">988</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">988</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">989</td>
    <td class="codeLine">  // Handle REG_SEQUENCE specially.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">989</td>
    <td class="codeLine">  // Handle REG_SEQUENCE specially.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">990</td>
    <td class="codeLine coveredLine">  if (Opc == TargetOpcode::REG_SEQUENCE) {</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">990</td>
    <td class="codeLine coveredLine">  if (Opc == TargetOpcode::REG_SEQUENCE) {</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">991</td>
    <td class="codeLine">    EmitRegSequence(Node, VRBaseMap, IsClone, IsCloned);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">991</td>
    <td class="codeLine">    EmitRegSequence(Node, VRBaseMap, IsClone, IsCloned);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">992</td>
    <td class="codeLine">    return;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">992</td>
    <td class="codeLine">    return;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">993</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">993</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">994</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">994</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">995</td>
    <td class="codeLine coveredLine">  if (Opc == TargetOpcode::IMPLICIT_DEF)</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">995</td>
    <td class="codeLine coveredLine">  if (Opc == TargetOpcode::IMPLICIT_DEF)</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">996</td>
    <td class="codeLine">    // We want a unique VR for each IMPLICIT_DEF use.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">996</td>
    <td class="codeLine">    // We want a unique VR for each IMPLICIT_DEF use.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">997</td>
    <td class="codeLine">    return;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">997</td>
    <td class="codeLine">    return;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">998</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">998</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">999</td>
    <td class="codeLine coveredLine">  const MCInstrDesc &II = TII->get(Opc);</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">999</td>
    <td class="codeLine coveredLine">  const MCInstrDesc &II = TII->get(Opc);</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1000</td>
    <td class="codeLine coveredLine">  unsigned NumResults = CountResults(Node);</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1000</td>
    <td class="codeLine coveredLine">  unsigned NumResults = CountResults(Node);</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1001</td>
    <td class="codeLine coveredLine">  unsigned NumDefs = II.getNumDefs();</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1001</td>
    <td class="codeLine coveredLine">  unsigned NumDefs = II.getNumDefs();</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1002</td>
    <td class="codeLine coveredLine">  const MCPhysReg *ScratchRegs = nullptr;</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1002</td>
    <td class="codeLine coveredLine">  const MCPhysReg *ScratchRegs = nullptr;</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1003</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1003</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1004</td>
    <td class="codeLine">  // Handle STACKMAP and PATCHPOINT specially and then use the generic code.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1004</td>
    <td class="codeLine">  // Handle STACKMAP and PATCHPOINT specially and then use the generic code.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1005</td>
    <td class="codeLine coveredLine">  if (Opc == TargetOpcode::STACKMAP || Opc == TargetOpcode::PATCHPOINT) {</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1005</td>
    <td class="codeLine coveredLine">  if (Opc == TargetOpcode::STACKMAP || Opc == TargetOpcode::PATCHPOINT) {</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1006</td>
    <td class="codeLine">    // Stackmaps do not have arguments and do not preserve their calling</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1006</td>
    <td class="codeLine">    // Stackmaps do not have arguments and do not preserve their calling</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1007</td>
    <td class="codeLine">    // convention. However, to simplify runtime support, they clobber the same</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1007</td>
    <td class="codeLine">    // convention. However, to simplify runtime support, they clobber the same</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1008</td>
    <td class="codeLine">    // scratch registers as AnyRegCC.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1008</td>
    <td class="codeLine">    // scratch registers as AnyRegCC.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1009</td>
    <td class="codeLine">    unsigned CC = CallingConv::AnyReg;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1009</td>
    <td class="codeLine">    unsigned CC = CallingConv::AnyReg;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1010</td>
    <td class="codeLine">    if (Opc == TargetOpcode::PATCHPOINT) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1010</td>
    <td class="codeLine">    if (Opc == TargetOpcode::PATCHPOINT) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1011</td>
    <td class="codeLine">      CC = Node->getConstantOperandVal(PatchPointOpers::CCPos);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1011</td>
    <td class="codeLine">      CC = Node->getConstantOperandVal(PatchPointOpers::CCPos);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1012</td>
    <td class="codeLine">      NumDefs = NumResults;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1012</td>
    <td class="codeLine">      NumDefs = NumResults;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1013</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1013</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1014</td>
    <td class="codeLine">    ScratchRegs = TLI->getScratchRegisters((CallingConv::ID) CC);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1014</td>
    <td class="codeLine">    ScratchRegs = TLI->getScratchRegisters((CallingConv::ID) CC);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1015</td>
    <td class="codeLine coveredLine">  } else if (Opc == TargetOpcode::STATEPOINT) {</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1015</td>
    <td class="codeLine coveredLine">  } else if (Opc == TargetOpcode::STATEPOINT) {</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1016</td>
    <td class="codeLine">    NumDefs = NumResults;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1016</td>
    <td class="codeLine">    NumDefs = NumResults;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1017</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1017</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1018</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1018</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1019</td>
    <td class="codeLine coveredLine">  unsigned NumImpUses = 0;</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1019</td>
    <td class="codeLine coveredLine">  unsigned NumImpUses = 0;</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1020</td>
    <td class="codeLine">  unsigned NodeOperands =</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1020</td>
    <td class="codeLine">  unsigned NodeOperands =</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1021</td>
    <td class="codeLine coveredLine">    countOperands(Node, II.getNumOperands() - NumDefs, NumImpUses);</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1021</td>
    <td class="codeLine coveredLine">    countOperands(Node, II.getNumOperands() - NumDefs, NumImpUses);</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1022</td>
    <td class="codeLine coveredLine">  bool HasVRegVariadicDefs = !MF->getTarget().usesPhysRegsForValues() &&</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1022</td>
    <td class="codeLine coveredLine">  bool HasVRegVariadicDefs = !MF->getTarget().usesPhysRegsForValues() &&</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1023</td>
    <td class="codeLine coveredLine">                             II.isVariadic() && II.variadicOpsAreDefs();</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1023</td>
    <td class="codeLine coveredLine">                             II.isVariadic() && II.variadicOpsAreDefs();</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1024</td>
    <td class="codeLine coveredLine">  bool HasPhysRegOuts = NumResults > NumDefs && !II.implicit_defs().empty() &&</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1024</td>
    <td class="codeLine coveredLine">  bool HasPhysRegOuts = NumResults > NumDefs && !II.implicit_defs().empty() &&</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1025</td>
    <td class="codeLine">                        !HasVRegVariadicDefs;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1025</td>
    <td class="codeLine">                        !HasVRegVariadicDefs;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1026</td>
    <td class="codeLine">#ifndef NDEBUG</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1026</td>
    <td class="codeLine">#ifndef NDEBUG</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1027</td>
    <td class="codeLine coveredLine">  unsigned NumMIOperands = NodeOperands + NumResults;</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1027</td>
    <td class="codeLine coveredLine">  unsigned NumMIOperands = NodeOperands + NumResults;</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1028</td>
    <td class="codeLine coveredLine">  if (II.isVariadic())</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1028</td>
    <td class="codeLine coveredLine">  if (II.isVariadic())</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1029</td>
    <td class="codeLine">    assert(NumMIOperands >= II.getNumOperands() &&</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1029</td>
    <td class="codeLine">    assert(NumMIOperands >= II.getNumOperands() &&</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1030</td>
    <td class="codeLine">           "Too few operands for a variadic node!");</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1030</td>
    <td class="codeLine">           "Too few operands for a variadic node!");</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1031</td>
    <td class="codeLine">  else</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1031</td>
    <td class="codeLine">  else</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1032</td>
    <td class="codeLine coveredLine">    assert(NumMIOperands >= II.getNumOperands() &&</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1032</td>
    <td class="codeLine coveredLine">    assert(NumMIOperands >= II.getNumOperands() &&</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1033</td>
    <td class="codeLine">           NumMIOperands <=</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1033</td>
    <td class="codeLine">           NumMIOperands <=</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1034</td>
    <td class="codeLine">               II.getNumOperands() + II.implicit_defs().size() + NumImpUses &&</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1034</td>
    <td class="codeLine">               II.getNumOperands() + II.implicit_defs().size() + NumImpUses &&</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1035</td>
    <td class="codeLine">           "#operands for dag node doesn't match .td file!");</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1035</td>
    <td class="codeLine">           "#operands for dag node doesn't match .td file!");</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1036</td>
    <td class="codeLine">#endif</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1036</td>
    <td class="codeLine">#endif</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1037</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1037</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1038</td>
    <td class="codeLine">  // Create the new machine instruction.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1038</td>
    <td class="codeLine">  // Create the new machine instruction.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1039</td>
    <td class="codeLine coveredLine">  MachineInstrBuilder MIB = BuildMI(*MF, Node->getDebugLoc(), II);</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1039</td>
    <td class="codeLine coveredLine">  MachineInstrBuilder MIB = BuildMI(*MF, Node->getDebugLoc(), II);</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1040</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1040</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1041</td>
    <td class="codeLine">  // Add result register values for things that are defined by this</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1041</td>
    <td class="codeLine">  // Add result register values for things that are defined by this</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1042</td>
    <td class="codeLine">  // instruction.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1042</td>
    <td class="codeLine">  // instruction.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1043</td>
    <td class="codeLine coveredLine">  if (NumResults) {</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1043</td>
    <td class="codeLine coveredLine">  if (NumResults) {</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1044</td>
    <td class="codeLine coveredLine">    CreateVirtualRegisters(Node, MIB, II, IsClone, IsCloned, VRBaseMap);</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">1044</td>
    <td class="codeLine coveredLine">    CreateVirtualRegisters(Node, MIB, II, IsClone, IsCloned, VRBaseMap);</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1045</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1045</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1046</td>
    <td class="codeLine">    // Transfer any IR flags from the SDNode to the MachineInstr</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1046</td>
    <td class="codeLine">    // Transfer any IR flags from the SDNode to the MachineInstr</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1047</td>
    <td class="codeLine coveredLine">    MachineInstr *MI = MIB.getInstr();</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">1047</td>
    <td class="codeLine coveredLine">    MachineInstr *MI = MIB.getInstr();</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1048</td>
    <td class="codeLine coveredLine">    const SDNodeFlags Flags = Node->getFlags();</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">1048</td>
    <td class="codeLine coveredLine">    const SDNodeFlags Flags = Node->getFlags();</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1049</td>
    <td class="codeLine coveredLine">    if (Flags.hasNoSignedZeros())</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">1049</td>
    <td class="codeLine coveredLine">    if (Flags.hasNoSignedZeros())</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1050</td>
    <td class="codeLine">      MI->setFlag(MachineInstr::MIFlag::FmNsz);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1050</td>
    <td class="codeLine">      MI->setFlag(MachineInstr::MIFlag::FmNsz);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1051</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1051</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1052</td>
    <td class="codeLine coveredLine">    if (Flags.hasAllowReciprocal())</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">1052</td>
    <td class="codeLine coveredLine">    if (Flags.hasAllowReciprocal())</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1053</td>
    <td class="codeLine">      MI->setFlag(MachineInstr::MIFlag::FmArcp);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1053</td>
    <td class="codeLine">      MI->setFlag(MachineInstr::MIFlag::FmArcp);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1054</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1054</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1055</td>
    <td class="codeLine coveredLine">    if (Flags.hasNoNaNs())</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">1055</td>
    <td class="codeLine coveredLine">    if (Flags.hasNoNaNs())</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1056</td>
    <td class="codeLine">      MI->setFlag(MachineInstr::MIFlag::FmNoNans);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1056</td>
    <td class="codeLine">      MI->setFlag(MachineInstr::MIFlag::FmNoNans);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1057</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1057</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1058</td>
    <td class="codeLine coveredLine">    if (Flags.hasNoInfs())</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">1058</td>
    <td class="codeLine coveredLine">    if (Flags.hasNoInfs())</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1059</td>
    <td class="codeLine">      MI->setFlag(MachineInstr::MIFlag::FmNoInfs);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1059</td>
    <td class="codeLine">      MI->setFlag(MachineInstr::MIFlag::FmNoInfs);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1060</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1060</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1061</td>
    <td class="codeLine coveredLine">    if (Flags.hasAllowContract())</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">1061</td>
    <td class="codeLine coveredLine">    if (Flags.hasAllowContract())</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1062</td>
    <td class="codeLine">      MI->setFlag(MachineInstr::MIFlag::FmContract);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1062</td>
    <td class="codeLine">      MI->setFlag(MachineInstr::MIFlag::FmContract);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1063</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1063</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1064</td>
    <td class="codeLine coveredLine">    if (Flags.hasApproximateFuncs())</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">1064</td>
    <td class="codeLine coveredLine">    if (Flags.hasApproximateFuncs())</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1065</td>
    <td class="codeLine">      MI->setFlag(MachineInstr::MIFlag::FmAfn);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1065</td>
    <td class="codeLine">      MI->setFlag(MachineInstr::MIFlag::FmAfn);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1066</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1066</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1067</td>
    <td class="codeLine coveredLine">    if (Flags.hasAllowReassociation())</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">1067</td>
    <td class="codeLine coveredLine">    if (Flags.hasAllowReassociation())</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1068</td>
    <td class="codeLine">      MI->setFlag(MachineInstr::MIFlag::FmReassoc);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1068</td>
    <td class="codeLine">      MI->setFlag(MachineInstr::MIFlag::FmReassoc);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1069</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1069</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1070</td>
    <td class="codeLine coveredLine">    if (Flags.hasNoUnsignedWrap())</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">1070</td>
    <td class="codeLine coveredLine">    if (Flags.hasNoUnsignedWrap())</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1071</td>
    <td class="codeLine">      MI->setFlag(MachineInstr::MIFlag::NoUWrap);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1071</td>
    <td class="codeLine">      MI->setFlag(MachineInstr::MIFlag::NoUWrap);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1072</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1072</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1073</td>
    <td class="codeLine coveredLine">    if (Flags.hasNoSignedWrap())</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">1073</td>
    <td class="codeLine coveredLine">    if (Flags.hasNoSignedWrap())</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1074</td>
    <td class="codeLine">      MI->setFlag(MachineInstr::MIFlag::NoSWrap);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1074</td>
    <td class="codeLine">      MI->setFlag(MachineInstr::MIFlag::NoSWrap);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1075</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1075</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1076</td>
    <td class="codeLine coveredLine">    if (Flags.hasExact())</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">1076</td>
    <td class="codeLine coveredLine">    if (Flags.hasExact())</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1077</td>
    <td class="codeLine">      MI->setFlag(MachineInstr::MIFlag::IsExact);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1077</td>
    <td class="codeLine">      MI->setFlag(MachineInstr::MIFlag::IsExact);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1078</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1078</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1079</td>
    <td class="codeLine coveredLine">    if (Flags.hasNoFPExcept())</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">1079</td>
    <td class="codeLine coveredLine">    if (Flags.hasNoFPExcept())</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1080</td>
    <td class="codeLine">      MI->setFlag(MachineInstr::MIFlag::NoFPExcept);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1080</td>
    <td class="codeLine">      MI->setFlag(MachineInstr::MIFlag::NoFPExcept);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1081</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1081</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1082</td>
    <td class="codeLine coveredLine">    if (Flags.hasUnpredictable())</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">1082</td>
    <td class="codeLine coveredLine">    if (Flags.hasUnpredictable())</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1083</td>
    <td class="codeLine">      MI->setFlag(MachineInstr::MIFlag::Unpredictable);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1083</td>
    <td class="codeLine">      MI->setFlag(MachineInstr::MIFlag::Unpredictable);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1084</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1084</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1085</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1085</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1086</td>
    <td class="codeLine">  // Emit all of the actual operands of this instruction, adding them to the</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1086</td>
    <td class="codeLine">  // Emit all of the actual operands of this instruction, adding them to the</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1087</td>
    <td class="codeLine">  // instruction as appropriate.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1087</td>
    <td class="codeLine">  // instruction as appropriate.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1088</td>
    <td class="codeLine coveredLine">  bool HasOptPRefs = NumDefs > NumResults;</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1088</td>
    <td class="codeLine coveredLine">  bool HasOptPRefs = NumDefs > NumResults;</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1089</td>
    <td class="codeLine coveredLine">  assert((!HasOptPRefs || !HasPhysRegOuts) &&</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1089</td>
    <td class="codeLine coveredLine">  assert((!HasOptPRefs || !HasPhysRegOuts) &&</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1090</td>
    <td class="codeLine">         "Unable to cope with optional defs and phys regs defs!");</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1090</td>
    <td class="codeLine">         "Unable to cope with optional defs and phys regs defs!");</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1091</td>
    <td class="codeLine coveredLine">  unsigned NumSkip = HasOptPRefs ? NumDefs - NumResults : 0;</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1091</td>
    <td class="codeLine coveredLine">  unsigned NumSkip = HasOptPRefs ? NumDefs - NumResults : 0;</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1092</td>
    <td class="codeLine coveredLine">  for (unsigned i = NumSkip; i != NodeOperands; ++i)</td>
    <td class="lineNumber">46</td>
    <td class="lineNumber">1092</td>
    <td class="codeLine coveredLine">  for (unsigned i = NumSkip; i != NodeOperands; ++i)</td>
    <td class="lineNumber">46</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1093</td>
    <td class="codeLine coveredLine">    AddOperand(MIB, Node->getOperand(i), i-NumSkip+NumDefs, &II,</td>
    <td class="lineNumber">31</td>
    <td class="lineNumber">1093</td>
    <td class="codeLine coveredLine">    AddOperand(MIB, Node->getOperand(i), i-NumSkip+NumDefs, &II,</td>
    <td class="lineNumber">31</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1094</td>
    <td class="codeLine">               VRBaseMap, /*IsDebug=*/false, IsClone, IsCloned);</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1094</td>
    <td class="codeLine">               VRBaseMap, /*IsDebug=*/false, IsClone, IsCloned);</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1095</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1095</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1096</td>
    <td class="codeLine">  // Add scratch registers as implicit def and early clobber</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1096</td>
    <td class="codeLine">  // Add scratch registers as implicit def and early clobber</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1097</td>
    <td class="codeLine coveredLine">  if (ScratchRegs)</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1097</td>
    <td class="codeLine coveredLine">  if (ScratchRegs)</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1098</td>
    <td class="codeLine">    for (unsigned i = 0; ScratchRegs[i]; ++i)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1098</td>
    <td class="codeLine">    for (unsigned i = 0; ScratchRegs[i]; ++i)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1099</td>
    <td class="codeLine">      MIB.addReg(ScratchRegs[i], RegState::ImplicitDefine |</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1099</td>
    <td class="codeLine">      MIB.addReg(ScratchRegs[i], RegState::ImplicitDefine |</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1100</td>
    <td class="codeLine">                                 RegState::EarlyClobber);</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1100</td>
    <td class="codeLine">                                 RegState::EarlyClobber);</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1101</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1101</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1102</td>
    <td class="codeLine">  // Set the memory reference descriptions of this instruction now that it is</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1102</td>
    <td class="codeLine">  // Set the memory reference descriptions of this instruction now that it is</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1103</td>
    <td class="codeLine">  // part of the function.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1103</td>
    <td class="codeLine">  // part of the function.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1104</td>
    <td class="codeLine coveredLine">  MIB.setMemRefs(cast<MachineSDNode>(Node)->memoperands());</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1104</td>
    <td class="codeLine coveredLine">  MIB.setMemRefs(cast<MachineSDNode>(Node)->memoperands());</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1105</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1105</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1106</td>
    <td class="codeLine">  // Set the CFI type.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1106</td>
    <td class="codeLine">  // Set the CFI type.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1107</td>
    <td class="codeLine coveredLine">  MIB->setCFIType(*MF, Node->getCFIType());</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1107</td>
    <td class="codeLine coveredLine">  MIB->setCFIType(*MF, Node->getCFIType());</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1108</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1108</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1109</td>
    <td class="codeLine">  // Insert the instruction into position in the block. This needs to</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1109</td>
    <td class="codeLine">  // Insert the instruction into position in the block. This needs to</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1110</td>
    <td class="codeLine">  // happen before any custom inserter hook is called so that the</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1110</td>
    <td class="codeLine">  // happen before any custom inserter hook is called so that the</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1111</td>
    <td class="codeLine">  // hook knows where in the block to insert the replacement code.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1111</td>
    <td class="codeLine">  // hook knows where in the block to insert the replacement code.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1112</td>
    <td class="codeLine coveredLine">  MBB->insert(InsertPos, MIB);</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1112</td>
    <td class="codeLine coveredLine">  MBB->insert(InsertPos, MIB);</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1113</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1113</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1114</td>
    <td class="codeLine">  // The MachineInstr may also define physregs instead of virtregs.  These</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1114</td>
    <td class="codeLine">  // The MachineInstr may also define physregs instead of virtregs.  These</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1115</td>
    <td class="codeLine">  // physreg values can reach other instructions in different ways:</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1115</td>
    <td class="codeLine">  // physreg values can reach other instructions in different ways:</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1116</td>
    <td class="codeLine">  //</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1116</td>
    <td class="codeLine">  //</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1117</td>
    <td class="codeLine">  // 1. When there is a use of a Node value beyond the explicitly defined</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1117</td>
    <td class="codeLine">  // 1. When there is a use of a Node value beyond the explicitly defined</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1118</td>
    <td class="codeLine">  //    virtual registers, we emit a CopyFromReg for one of the implicitly</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1118</td>
    <td class="codeLine">  //    virtual registers, we emit a CopyFromReg for one of the implicitly</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1119</td>
    <td class="codeLine">  //    defined physregs.  This only happens when HasPhysRegOuts is true.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1119</td>
    <td class="codeLine">  //    defined physregs.  This only happens when HasPhysRegOuts is true.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1120</td>
    <td class="codeLine">  //</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1120</td>
    <td class="codeLine">  //</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1121</td>
    <td class="codeLine">  // 2. A CopyFromReg reading a physreg may be glued to this instruction.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1121</td>
    <td class="codeLine">  // 2. A CopyFromReg reading a physreg may be glued to this instruction.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1122</td>
    <td class="codeLine">  //</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1122</td>
    <td class="codeLine">  //</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1123</td>
    <td class="codeLine">  // 3. A glued instruction may implicitly use a physreg.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1123</td>
    <td class="codeLine">  // 3. A glued instruction may implicitly use a physreg.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1124</td>
    <td class="codeLine">  //</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1124</td>
    <td class="codeLine">  //</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1125</td>
    <td class="codeLine">  // 4. A glued instruction may use a RegisterSDNode operand.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1125</td>
    <td class="codeLine">  // 4. A glued instruction may use a RegisterSDNode operand.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1126</td>
    <td class="codeLine">  //</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1126</td>
    <td class="codeLine">  //</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1127</td>
    <td class="codeLine">  // Collect all the used physreg defs, and make sure that any unused physreg</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1127</td>
    <td class="codeLine">  // Collect all the used physreg defs, and make sure that any unused physreg</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1128</td>
    <td class="codeLine">  // defs are marked as dead.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1128</td>
    <td class="codeLine">  // defs are marked as dead.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1129</td>
    <td class="codeLine coveredLine">  SmallVector<Register, 8> UsedRegs;</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1129</td>
    <td class="codeLine coveredLine">  SmallVector<Register, 8> UsedRegs;</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1130</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1130</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1131</td>
    <td class="codeLine">  // Additional results must be physical register defs.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1131</td>
    <td class="codeLine">  // Additional results must be physical register defs.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1132</td>
    <td class="codeLine coveredLine">  if (HasPhysRegOuts) {</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1132</td>
    <td class="codeLine coveredLine">  if (HasPhysRegOuts) {</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1133</td>
    <td class="codeLine">    for (unsigned i = NumDefs; i < NumResults; ++i) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1133</td>
    <td class="codeLine">    for (unsigned i = NumDefs; i < NumResults; ++i) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1134</td>
    <td class="codeLine">      Register Reg = II.implicit_defs()[i - NumDefs];</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1134</td>
    <td class="codeLine">      Register Reg = II.implicit_defs()[i - NumDefs];</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1135</td>
    <td class="codeLine">      if (!Node->hasAnyUseOfValue(i))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1135</td>
    <td class="codeLine">      if (!Node->hasAnyUseOfValue(i))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1136</td>
    <td class="codeLine">        continue;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1136</td>
    <td class="codeLine">        continue;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1137</td>
    <td class="codeLine">      // This implicitly defined physreg has a use.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1137</td>
    <td class="codeLine">      // This implicitly defined physreg has a use.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1138</td>
    <td class="codeLine">      UsedRegs.push_back(Reg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1138</td>
    <td class="codeLine">      UsedRegs.push_back(Reg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1139</td>
    <td class="codeLine">      EmitCopyFromReg(Node, i, IsClone, Reg, VRBaseMap);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1139</td>
    <td class="codeLine">      EmitCopyFromReg(Node, i, IsClone, Reg, VRBaseMap);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1140</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1140</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1141</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1141</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1142</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1142</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1143</td>
    <td class="codeLine">  // Scan the glue chain for any used physregs.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1143</td>
    <td class="codeLine">  // Scan the glue chain for any used physregs.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1144</td>
    <td class="codeLine coveredLine">  if (Node->getValueType(Node->getNumValues()-1) == MVT::Glue) {</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1144</td>
    <td class="codeLine coveredLine">  if (Node->getValueType(Node->getNumValues()-1) == MVT::Glue) {</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1145</td>
    <td class="codeLine">    for (SDNode *F = Node->getGluedUser(); F; F = F->getGluedUser()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1145</td>
    <td class="codeLine">    for (SDNode *F = Node->getGluedUser(); F; F = F->getGluedUser()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1146</td>
    <td class="codeLine">      if (F->getOpcode() == ISD::CopyFromReg) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1146</td>
    <td class="codeLine">      if (F->getOpcode() == ISD::CopyFromReg) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1147</td>
    <td class="codeLine">        UsedRegs.push_back(cast<RegisterSDNode>(F->getOperand(1))->getReg());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1147</td>
    <td class="codeLine">        UsedRegs.push_back(cast<RegisterSDNode>(F->getOperand(1))->getReg());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1148</td>
    <td class="codeLine">        continue;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1148</td>
    <td class="codeLine">        continue;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1149</td>
    <td class="codeLine">      } else if (F->getOpcode() == ISD::CopyToReg) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1149</td>
    <td class="codeLine">      } else if (F->getOpcode() == ISD::CopyToReg) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1150</td>
    <td class="codeLine">        // Skip CopyToReg nodes that are internal to the glue chain.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1150</td>
    <td class="codeLine">        // Skip CopyToReg nodes that are internal to the glue chain.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1151</td>
    <td class="codeLine">        continue;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1151</td>
    <td class="codeLine">        continue;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1152</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1152</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1153</td>
    <td class="codeLine">      // Collect declared implicit uses.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1153</td>
    <td class="codeLine">      // Collect declared implicit uses.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1154</td>
    <td class="codeLine">      const MCInstrDesc &MCID = TII->get(F->getMachineOpcode());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1154</td>
    <td class="codeLine">      const MCInstrDesc &MCID = TII->get(F->getMachineOpcode());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1155</td>
    <td class="codeLine">      append_range(UsedRegs, MCID.implicit_uses());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1155</td>
    <td class="codeLine">      append_range(UsedRegs, MCID.implicit_uses());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1156</td>
    <td class="codeLine">      // In addition to declared implicit uses, we must also check for</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1156</td>
    <td class="codeLine">      // In addition to declared implicit uses, we must also check for</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1157</td>
    <td class="codeLine">      // direct RegisterSDNode operands.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1157</td>
    <td class="codeLine">      // direct RegisterSDNode operands.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1158</td>
    <td class="codeLine">      for (unsigned i = 0, e = F->getNumOperands(); i != e; ++i)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1158</td>
    <td class="codeLine">      for (unsigned i = 0, e = F->getNumOperands(); i != e; ++i)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1159</td>
    <td class="codeLine">        if (RegisterSDNode *R = dyn_cast<RegisterSDNode>(F->getOperand(i))) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1159</td>
    <td class="codeLine">        if (RegisterSDNode *R = dyn_cast<RegisterSDNode>(F->getOperand(i))) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1160</td>
    <td class="codeLine">          Register Reg = R->getReg();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1160</td>
    <td class="codeLine">          Register Reg = R->getReg();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1161</td>
    <td class="codeLine">          if (Reg.isPhysical())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1161</td>
    <td class="codeLine">          if (Reg.isPhysical())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1162</td>
    <td class="codeLine">            UsedRegs.push_back(Reg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1162</td>
    <td class="codeLine">            UsedRegs.push_back(Reg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1163</td>
    <td class="codeLine">        }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1163</td>
    <td class="codeLine">        }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1164</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1164</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1165</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1165</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1166</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1166</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1167</td>
    <td class="codeLine">  // Add rounding control registers as implicit def for function call.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1167</td>
    <td class="codeLine">  // Add rounding control registers as implicit def for function call.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1168</td>
    <td class="codeLine coveredLine">  if (II.isCall() && MF->getFunction().hasFnAttribute(Attribute::StrictFP)) {</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1168</td>
    <td class="codeLine coveredLine">  if (II.isCall() && MF->getFunction().hasFnAttribute(Attribute::StrictFP)) {</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1169</td>
    <td class="codeLine">    ArrayRef<MCPhysReg> RCRegs = TLI->getRoundingControlRegisters();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1169</td>
    <td class="codeLine">    ArrayRef<MCPhysReg> RCRegs = TLI->getRoundingControlRegisters();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1170</td>
    <td class="codeLine">    for (MCPhysReg Reg : RCRegs)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1170</td>
    <td class="codeLine">    for (MCPhysReg Reg : RCRegs)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1171</td>
    <td class="codeLine">      UsedRegs.push_back(Reg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1171</td>
    <td class="codeLine">      UsedRegs.push_back(Reg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1172</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1172</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1173</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1173</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1174</td>
    <td class="codeLine">  // Finally mark unused registers as dead.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1174</td>
    <td class="codeLine">  // Finally mark unused registers as dead.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1175</td>
    <td class="codeLine coveredLine">  if (!UsedRegs.empty() || !II.implicit_defs().empty() || II.hasOptionalDef())</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1175</td>
    <td class="codeLine coveredLine">  if (!UsedRegs.empty() || !II.implicit_defs().empty() || II.hasOptionalDef())</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1176</td>
    <td class="codeLine coveredLine">    MIB->setPhysRegsDeadExcept(UsedRegs, *TRI);</td>
    <td class="lineNumber">4</td>
    <td class="lineNumber">1176</td>
    <td class="codeLine coveredLine">    MIB->setPhysRegsDeadExcept(UsedRegs, *TRI);</td>
    <td class="lineNumber">4</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1177</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1177</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1178</td>
    <td class="codeLine">  // STATEPOINT is too 'dynamic' to have meaningful machine description.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1178</td>
    <td class="codeLine">  // STATEPOINT is too 'dynamic' to have meaningful machine description.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1179</td>
    <td class="codeLine">  // We have to manually tie operands.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1179</td>
    <td class="codeLine">  // We have to manually tie operands.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1180</td>
    <td class="codeLine coveredLine">  if (Opc == TargetOpcode::STATEPOINT && NumDefs > 0) {</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1180</td>
    <td class="codeLine coveredLine">  if (Opc == TargetOpcode::STATEPOINT && NumDefs > 0) {</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1181</td>
    <td class="codeLine">    assert(!HasPhysRegOuts && "STATEPOINT mishandled");</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1181</td>
    <td class="codeLine">    assert(!HasPhysRegOuts && "STATEPOINT mishandled");</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1182</td>
    <td class="codeLine">    MachineInstr *MI = MIB;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1182</td>
    <td class="codeLine">    MachineInstr *MI = MIB;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1183</td>
    <td class="codeLine">    unsigned Def = 0;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1183</td>
    <td class="codeLine">    unsigned Def = 0;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1184</td>
    <td class="codeLine">    int First = StatepointOpers(MI).getFirstGCPtrIdx();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1184</td>
    <td class="codeLine">    int First = StatepointOpers(MI).getFirstGCPtrIdx();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1185</td>
    <td class="codeLine">    assert(First > 0 && "Statepoint has Defs but no GC ptr list");</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1185</td>
    <td class="codeLine">    assert(First > 0 && "Statepoint has Defs but no GC ptr list");</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1186</td>
    <td class="codeLine">    unsigned Use = (unsigned)First;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1186</td>
    <td class="codeLine">    unsigned Use = (unsigned)First;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1187</td>
    <td class="codeLine">    while (Def < NumDefs) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1187</td>
    <td class="codeLine">    while (Def < NumDefs) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1188</td>
    <td class="codeLine">      if (MI->getOperand(Use).isReg())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1188</td>
    <td class="codeLine">      if (MI->getOperand(Use).isReg())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1189</td>
    <td class="codeLine">        MI->tieOperands(Def++, Use);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1189</td>
    <td class="codeLine">        MI->tieOperands(Def++, Use);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1190</td>
    <td class="codeLine">      Use = StackMaps::getNextMetaArgIdx(MI, Use);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1190</td>
    <td class="codeLine">      Use = StackMaps::getNextMetaArgIdx(MI, Use);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1191</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1191</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1192</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1192</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1193</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1193</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1194</td>
    <td class="codeLine">  // Run post-isel target hook to adjust this instruction if needed.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1194</td>
    <td class="codeLine">  // Run post-isel target hook to adjust this instruction if needed.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1195</td>
    <td class="codeLine coveredLine">  if (II.hasPostISelHook())</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1195</td>
    <td class="codeLine coveredLine">  if (II.hasPostISelHook())</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1196</td>
    <td class="codeLine">    TLI->AdjustInstrPostInstrSelection(*MIB, Node);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1196</td>
    <td class="codeLine">    TLI->AdjustInstrPostInstrSelection(*MIB, Node);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1197</td>
    <td class="codeLine coveredLine">}</td>
    <td class="lineNumber">15</td>
    <td class="lineNumber">1197</td>
    <td class="codeLine coveredLine">}</td>
    <td class="lineNumber">15</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1198</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1198</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1199</td>
    <td class="codeLine">/// EmitSpecialNode - Generate machine code for a target-independent node and</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1199</td>
    <td class="codeLine">/// EmitSpecialNode - Generate machine code for a target-independent node and</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1200</td>
    <td class="codeLine">/// needed dependencies.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1200</td>
    <td class="codeLine">/// needed dependencies.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1201</td>
    <td class="codeLine coveredLine">void InstrEmitter::</td>
    <td class="lineNumber">3</td>
    <td class="lineNumber">1201</td>
    <td class="codeLine coveredLine">void InstrEmitter::</td>
    <td class="lineNumber">3</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1202</td>
    <td class="codeLine">EmitSpecialNode(SDNode *Node, bool IsClone, bool IsCloned,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1202</td>
    <td class="codeLine">EmitSpecialNode(SDNode *Node, bool IsClone, bool IsCloned,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1203</td>
    <td class="codeLine">                DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1203</td>
    <td class="codeLine">                DenseMap<SDValue, Register> &VRBaseMap) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1204</td>
    <td class="codeLine coveredLine">  switch (Node->getOpcode()) {</td>
    <td class="lineNumber">3</td>
    <td class="lineNumber">1204</td>
    <td class="codeLine coveredLine">  switch (Node->getOpcode()) {</td>
    <td class="lineNumber">3</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1205</td>
    <td class="codeLine">  default:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1205</td>
    <td class="codeLine">  default:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1206</td>
    <td class="codeLine">#ifndef NDEBUG</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1206</td>
    <td class="codeLine">#ifndef NDEBUG</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1207</td>
    <td class="codeLine">    Node->dump();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1207</td>
    <td class="codeLine">    Node->dump();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1208</td>
    <td class="codeLine">#endif</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1208</td>
    <td class="codeLine">#endif</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1209</td>
    <td class="codeLine">    llvm_unreachable("This target-independent node should have been selected!");</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1209</td>
    <td class="codeLine">    llvm_unreachable("This target-independent node should have been selected!");</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1210</td>
    <td class="codeLine">  case ISD::EntryToken:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1210</td>
    <td class="codeLine">  case ISD::EntryToken:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1211</td>
    <td class="codeLine">  case ISD::MERGE_VALUES:</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1211</td>
    <td class="codeLine">  case ISD::MERGE_VALUES:</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1212</td>
    <td class="codeLine">  case ISD::TokenFactor: // fall thru</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1212</td>
    <td class="codeLine">  case ISD::TokenFactor: // fall thru</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1213</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1213</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1214</td>
    <td class="codeLine coveredLine">  case ISD::CopyToReg: {</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">1214</td>
    <td class="codeLine coveredLine">  case ISD::CopyToReg: {</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1215</td>
    <td class="codeLine coveredLine">    Register DestReg = cast<RegisterSDNode>(Node->getOperand(1))->getReg();</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">1215</td>
    <td class="codeLine coveredLine">    Register DestReg = cast<RegisterSDNode>(Node->getOperand(1))->getReg();</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1216</td>
    <td class="codeLine coveredLine">    SDValue SrcVal = Node->getOperand(2);</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">1216</td>
    <td class="codeLine coveredLine">    SDValue SrcVal = Node->getOperand(2);</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1217</td>
    <td class="codeLine coveredLine">    if (DestReg.isVirtual() && SrcVal.isMachineOpcode() &&</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">1217</td>
    <td class="codeLine coveredLine">    if (DestReg.isVirtual() && SrcVal.isMachineOpcode() &&</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1218</td>
    <td class="codeLine">        SrcVal.getMachineOpcode() == TargetOpcode::IMPLICIT_DEF) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1218</td>
    <td class="codeLine">        SrcVal.getMachineOpcode() == TargetOpcode::IMPLICIT_DEF) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1219</td>
    <td class="codeLine">      // Instead building a COPY to that vreg destination, build an</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1219</td>
    <td class="codeLine">      // Instead building a COPY to that vreg destination, build an</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1220</td>
    <td class="codeLine">      // IMPLICIT_DEF instruction instead.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1220</td>
    <td class="codeLine">      // IMPLICIT_DEF instruction instead.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1221</td>
    <td class="codeLine">      BuildMI(*MBB, InsertPos, Node->getDebugLoc(),</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1221</td>
    <td class="codeLine">      BuildMI(*MBB, InsertPos, Node->getDebugLoc(),</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1222</td>
    <td class="codeLine">              TII->get(TargetOpcode::IMPLICIT_DEF), DestReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1222</td>
    <td class="codeLine">              TII->get(TargetOpcode::IMPLICIT_DEF), DestReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1223</td>
    <td class="codeLine">      break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1223</td>
    <td class="codeLine">      break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1224</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1224</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1225</td>
    <td class="codeLine coveredLine">    Register SrcReg;</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">1225</td>
    <td class="codeLine coveredLine">    Register SrcReg;</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1226</td>
    <td class="codeLine coveredLine">    if (RegisterSDNode *R = dyn_cast<RegisterSDNode>(SrcVal))</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">1226</td>
    <td class="codeLine coveredLine">    if (RegisterSDNode *R = dyn_cast<RegisterSDNode>(SrcVal))</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1227</td>
    <td class="codeLine">      SrcReg = R->getReg();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1227</td>
    <td class="codeLine">      SrcReg = R->getReg();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1228</td>
    <td class="codeLine">    else</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1228</td>
    <td class="codeLine">    else</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1229</td>
    <td class="codeLine coveredLine">      SrcReg = getVR(SrcVal, VRBaseMap);</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">1229</td>
    <td class="codeLine coveredLine">      SrcReg = getVR(SrcVal, VRBaseMap);</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1230</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1230</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1231</td>
    <td class="codeLine coveredLine">    if (SrcReg == DestReg) // Coalesced away the copy? Ignore.</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">1231</td>
    <td class="codeLine coveredLine">    if (SrcReg == DestReg) // Coalesced away the copy? Ignore.</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1232</td>
    <td class="codeLine">      break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1232</td>
    <td class="codeLine">      break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1233</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1233</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1234</td>
    <td class="codeLine coveredLine">    BuildMI(*MBB, InsertPos, Node->getDebugLoc(), TII->get(TargetOpcode::COPY),</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">1234</td>
    <td class="codeLine coveredLine">    BuildMI(*MBB, InsertPos, Node->getDebugLoc(), TII->get(TargetOpcode::COPY),</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1235</td>
    <td class="codeLine coveredLine">            DestReg).addReg(SrcReg);</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">1235</td>
    <td class="codeLine coveredLine">            DestReg).addReg(SrcReg);</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1236</td>
    <td class="codeLine coveredLine">    break;</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">1236</td>
    <td class="codeLine coveredLine">    break;</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1237</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1237</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1238</td>
    <td class="codeLine coveredLine">  case ISD::CopyFromReg: {</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">1238</td>
    <td class="codeLine coveredLine">  case ISD::CopyFromReg: {</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1239</td>
    <td class="codeLine coveredLine">    unsigned SrcReg = cast<RegisterSDNode>(Node->getOperand(1))->getReg();</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">1239</td>
    <td class="codeLine coveredLine">    unsigned SrcReg = cast<RegisterSDNode>(Node->getOperand(1))->getReg();</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1240</td>
    <td class="codeLine coveredLine">    EmitCopyFromReg(Node, 0, IsClone, SrcReg, VRBaseMap);</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">1240</td>
    <td class="codeLine coveredLine">    EmitCopyFromReg(Node, 0, IsClone, SrcReg, VRBaseMap);</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1241</td>
    <td class="codeLine coveredLine">    break;</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">1241</td>
    <td class="codeLine coveredLine">    break;</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1242</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1242</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1243</td>
    <td class="codeLine">  case ISD::EH_LABEL:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1243</td>
    <td class="codeLine">  case ISD::EH_LABEL:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1244</td>
    <td class="codeLine">  case ISD::ANNOTATION_LABEL: {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1244</td>
    <td class="codeLine">  case ISD::ANNOTATION_LABEL: {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1245</td>
    <td class="codeLine">    unsigned Opc = (Node->getOpcode() == ISD::EH_LABEL)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1245</td>
    <td class="codeLine">    unsigned Opc = (Node->getOpcode() == ISD::EH_LABEL)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1246</td>
    <td class="codeLine">                       ? TargetOpcode::EH_LABEL</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1246</td>
    <td class="codeLine">                       ? TargetOpcode::EH_LABEL</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1247</td>
    <td class="codeLine">                       : TargetOpcode::ANNOTATION_LABEL;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1247</td>
    <td class="codeLine">                       : TargetOpcode::ANNOTATION_LABEL;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1248</td>
    <td class="codeLine">    MCSymbol *S = cast<LabelSDNode>(Node)->getLabel();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1248</td>
    <td class="codeLine">    MCSymbol *S = cast<LabelSDNode>(Node)->getLabel();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1249</td>
    <td class="codeLine">    BuildMI(*MBB, InsertPos, Node->getDebugLoc(),</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1249</td>
    <td class="codeLine">    BuildMI(*MBB, InsertPos, Node->getDebugLoc(),</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1250</td>
    <td class="codeLine">            TII->get(Opc)).addSym(S);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1250</td>
    <td class="codeLine">            TII->get(Opc)).addSym(S);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1251</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1251</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1252</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1252</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1253</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1253</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1254</td>
    <td class="codeLine">  case ISD::LIFETIME_START:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1254</td>
    <td class="codeLine">  case ISD::LIFETIME_START:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1255</td>
    <td class="codeLine">  case ISD::LIFETIME_END: {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1255</td>
    <td class="codeLine">  case ISD::LIFETIME_END: {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1256</td>
    <td class="codeLine">    unsigned TarOp = (Node->getOpcode() == ISD::LIFETIME_START)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1256</td>
    <td class="codeLine">    unsigned TarOp = (Node->getOpcode() == ISD::LIFETIME_START)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1257</td>
    <td class="codeLine">                         ? TargetOpcode::LIFETIME_START</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1257</td>
    <td class="codeLine">                         ? TargetOpcode::LIFETIME_START</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1258</td>
    <td class="codeLine">                         : TargetOpcode::LIFETIME_END;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1258</td>
    <td class="codeLine">                         : TargetOpcode::LIFETIME_END;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1259</td>
    <td class="codeLine">    auto *FI = cast<FrameIndexSDNode>(Node->getOperand(1));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1259</td>
    <td class="codeLine">    auto *FI = cast<FrameIndexSDNode>(Node->getOperand(1));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1260</td>
    <td class="codeLine">    BuildMI(*MBB, InsertPos, Node->getDebugLoc(), TII->get(TarOp))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1260</td>
    <td class="codeLine">    BuildMI(*MBB, InsertPos, Node->getDebugLoc(), TII->get(TarOp))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1261</td>
    <td class="codeLine">    .addFrameIndex(FI->getIndex());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1261</td>
    <td class="codeLine">    .addFrameIndex(FI->getIndex());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1262</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1262</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1263</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1263</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1264</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1264</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1265</td>
    <td class="codeLine">  case ISD::PSEUDO_PROBE: {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1265</td>
    <td class="codeLine">  case ISD::PSEUDO_PROBE: {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1266</td>
    <td class="codeLine">    unsigned TarOp = TargetOpcode::PSEUDO_PROBE;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1266</td>
    <td class="codeLine">    unsigned TarOp = TargetOpcode::PSEUDO_PROBE;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1267</td>
    <td class="codeLine">    auto Guid = cast<PseudoProbeSDNode>(Node)->getGuid();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1267</td>
    <td class="codeLine">    auto Guid = cast<PseudoProbeSDNode>(Node)->getGuid();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1268</td>
    <td class="codeLine">    auto Index = cast<PseudoProbeSDNode>(Node)->getIndex();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1268</td>
    <td class="codeLine">    auto Index = cast<PseudoProbeSDNode>(Node)->getIndex();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1269</td>
    <td class="codeLine">    auto Attr = cast<PseudoProbeSDNode>(Node)->getAttributes();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1269</td>
    <td class="codeLine">    auto Attr = cast<PseudoProbeSDNode>(Node)->getAttributes();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1270</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1270</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1271</td>
    <td class="codeLine">    BuildMI(*MBB, InsertPos, Node->getDebugLoc(), TII->get(TarOp))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1271</td>
    <td class="codeLine">    BuildMI(*MBB, InsertPos, Node->getDebugLoc(), TII->get(TarOp))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1272</td>
    <td class="codeLine">        .addImm(Guid)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1272</td>
    <td class="codeLine">        .addImm(Guid)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1273</td>
    <td class="codeLine">        .addImm(Index)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1273</td>
    <td class="codeLine">        .addImm(Index)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1274</td>
    <td class="codeLine">        .addImm((uint8_t)PseudoProbeType::Block)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1274</td>
    <td class="codeLine">        .addImm((uint8_t)PseudoProbeType::Block)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1275</td>
    <td class="codeLine">        .addImm(Attr);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1275</td>
    <td class="codeLine">        .addImm(Attr);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1276</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1276</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1277</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1277</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1278</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1278</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1279</td>
    <td class="codeLine">  case ISD::INLINEASM:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1279</td>
    <td class="codeLine">  case ISD::INLINEASM:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1280</td>
    <td class="codeLine">  case ISD::INLINEASM_BR: {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1280</td>
    <td class="codeLine">  case ISD::INLINEASM_BR: {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1281</td>
    <td class="codeLine">    unsigned NumOps = Node->getNumOperands();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1281</td>
    <td class="codeLine">    unsigned NumOps = Node->getNumOperands();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1282</td>
    <td class="codeLine">    if (Node->getOperand(NumOps-1).getValueType() == MVT::Glue)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1282</td>
    <td class="codeLine">    if (Node->getOperand(NumOps-1).getValueType() == MVT::Glue)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1283</td>
    <td class="codeLine">      --NumOps;  // Ignore the glue operand.</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1283</td>
    <td class="codeLine">      --NumOps;  // Ignore the glue operand.</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1284</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1284</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1285</td>
    <td class="codeLine">    // Create the inline asm machine instruction.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1285</td>
    <td class="codeLine">    // Create the inline asm machine instruction.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1286</td>
    <td class="codeLine">    unsigned TgtOpc = Node->getOpcode() == ISD::INLINEASM_BR</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1286</td>
    <td class="codeLine">    unsigned TgtOpc = Node->getOpcode() == ISD::INLINEASM_BR</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1287</td>
    <td class="codeLine">                          ? TargetOpcode::INLINEASM_BR</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1287</td>
    <td class="codeLine">                          ? TargetOpcode::INLINEASM_BR</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1288</td>
    <td class="codeLine">                          : TargetOpcode::INLINEASM;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1288</td>
    <td class="codeLine">                          : TargetOpcode::INLINEASM;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1289</td>
    <td class="codeLine">    MachineInstrBuilder MIB =</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1289</td>
    <td class="codeLine">    MachineInstrBuilder MIB =</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1290</td>
    <td class="codeLine">        BuildMI(*MF, Node->getDebugLoc(), TII->get(TgtOpc));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1290</td>
    <td class="codeLine">        BuildMI(*MF, Node->getDebugLoc(), TII->get(TgtOpc));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1291</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1291</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1292</td>
    <td class="codeLine">    // Add the asm string as an external symbol operand.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1292</td>
    <td class="codeLine">    // Add the asm string as an external symbol operand.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1293</td>
    <td class="codeLine">    SDValue AsmStrV = Node->getOperand(InlineAsm::Op_AsmString);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1293</td>
    <td class="codeLine">    SDValue AsmStrV = Node->getOperand(InlineAsm::Op_AsmString);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1294</td>
    <td class="codeLine">    const char *AsmStr = cast<ExternalSymbolSDNode>(AsmStrV)->getSymbol();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1294</td>
    <td class="codeLine">    const char *AsmStr = cast<ExternalSymbolSDNode>(AsmStrV)->getSymbol();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1295</td>
    <td class="codeLine">    MIB.addExternalSymbol(AsmStr);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1295</td>
    <td class="codeLine">    MIB.addExternalSymbol(AsmStr);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1296</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1296</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1297</td>
    <td class="codeLine">    // Add the HasSideEffect, isAlignStack, AsmDialect, MayLoad and MayStore</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1297</td>
    <td class="codeLine">    // Add the HasSideEffect, isAlignStack, AsmDialect, MayLoad and MayStore</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1298</td>
    <td class="codeLine">    // bits.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1298</td>
    <td class="codeLine">    // bits.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1299</td>
    <td class="codeLine">    int64_t ExtraInfo =</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1299</td>
    <td class="codeLine">    int64_t ExtraInfo =</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1300</td>
    <td class="codeLine">      cast<ConstantSDNode>(Node->getOperand(InlineAsm::Op_ExtraInfo))-></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1300</td>
    <td class="codeLine">      cast<ConstantSDNode>(Node->getOperand(InlineAsm::Op_ExtraInfo))-></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1301</td>
    <td class="codeLine">                          getZExtValue();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1301</td>
    <td class="codeLine">                          getZExtValue();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1302</td>
    <td class="codeLine">    MIB.addImm(ExtraInfo);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1302</td>
    <td class="codeLine">    MIB.addImm(ExtraInfo);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1303</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1303</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1304</td>
    <td class="codeLine">    // Remember to operand index of the group flags.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1304</td>
    <td class="codeLine">    // Remember to operand index of the group flags.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1305</td>
    <td class="codeLine">    SmallVector<unsigned, 8> GroupIdx;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1305</td>
    <td class="codeLine">    SmallVector<unsigned, 8> GroupIdx;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1306</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1306</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1307</td>
    <td class="codeLine">    // Remember registers that are part of early-clobber defs.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1307</td>
    <td class="codeLine">    // Remember registers that are part of early-clobber defs.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1308</td>
    <td class="codeLine">    SmallVector<unsigned, 8> ECRegs;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1308</td>
    <td class="codeLine">    SmallVector<unsigned, 8> ECRegs;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1309</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1309</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1310</td>
    <td class="codeLine">    // Add all of the operand registers to the instruction.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1310</td>
    <td class="codeLine">    // Add all of the operand registers to the instruction.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1311</td>
    <td class="codeLine">    for (unsigned i = InlineAsm::Op_FirstOperand; i != NumOps;) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1311</td>
    <td class="codeLine">    for (unsigned i = InlineAsm::Op_FirstOperand; i != NumOps;) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1312</td>
    <td class="codeLine">      unsigned Flags =</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1312</td>
    <td class="codeLine">      unsigned Flags =</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1313</td>
    <td class="codeLine">        cast<ConstantSDNode>(Node->getOperand(i))->getZExtValue();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1313</td>
    <td class="codeLine">        cast<ConstantSDNode>(Node->getOperand(i))->getZExtValue();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1314</td>
    <td class="codeLine">      const unsigned NumVals = InlineAsm::getNumOperandRegisters(Flags);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1314</td>
    <td class="codeLine">      const unsigned NumVals = InlineAsm::getNumOperandRegisters(Flags);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1315</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1315</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1316</td>
    <td class="codeLine">      GroupIdx.push_back(MIB->getNumOperands());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1316</td>
    <td class="codeLine">      GroupIdx.push_back(MIB->getNumOperands());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1317</td>
    <td class="codeLine">      MIB.addImm(Flags);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1317</td>
    <td class="codeLine">      MIB.addImm(Flags);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1318</td>
    <td class="codeLine">      ++i;  // Skip the ID value.</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1318</td>
    <td class="codeLine">      ++i;  // Skip the ID value.</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1319</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1319</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1320</td>
    <td class="codeLine">      switch (InlineAsm::getKind(Flags)) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1320</td>
    <td class="codeLine">      switch (InlineAsm::getKind(Flags)) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1321</td>
    <td class="codeLine">      default: llvm_unreachable("Bad flags!");</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1321</td>
    <td class="codeLine">      default: llvm_unreachable("Bad flags!");</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1322</td>
    <td class="codeLine">        case InlineAsm::Kind_RegDef:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1322</td>
    <td class="codeLine">        case InlineAsm::Kind_RegDef:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1323</td>
    <td class="codeLine">        for (unsigned j = 0; j != NumVals; ++j, ++i) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1323</td>
    <td class="codeLine">        for (unsigned j = 0; j != NumVals; ++j, ++i) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1324</td>
    <td class="codeLine">          Register Reg = cast<RegisterSDNode>(Node->getOperand(i))->getReg();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1324</td>
    <td class="codeLine">          Register Reg = cast<RegisterSDNode>(Node->getOperand(i))->getReg();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1325</td>
    <td class="codeLine">          // FIXME: Add dead flags for physical and virtual registers defined.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1325</td>
    <td class="codeLine">          // FIXME: Add dead flags for physical and virtual registers defined.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1326</td>
    <td class="codeLine">          // For now, mark physical register defs as implicit to help fast</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1326</td>
    <td class="codeLine">          // For now, mark physical register defs as implicit to help fast</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1327</td>
    <td class="codeLine">          // regalloc. This makes inline asm look a lot like calls.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1327</td>
    <td class="codeLine">          // regalloc. This makes inline asm look a lot like calls.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1328</td>
    <td class="codeLine">          MIB.addReg(Reg, RegState::Define | getImplRegState(Reg.isPhysical()));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1328</td>
    <td class="codeLine">          MIB.addReg(Reg, RegState::Define | getImplRegState(Reg.isPhysical()));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1329</td>
    <td class="codeLine">        }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1329</td>
    <td class="codeLine">        }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1330</td>
    <td class="codeLine">        break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1330</td>
    <td class="codeLine">        break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1331</td>
    <td class="codeLine">      case InlineAsm::Kind_RegDefEarlyClobber:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1331</td>
    <td class="codeLine">      case InlineAsm::Kind_RegDefEarlyClobber:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1332</td>
    <td class="codeLine">      case InlineAsm::Kind_Clobber:</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1332</td>
    <td class="codeLine">      case InlineAsm::Kind_Clobber:</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1333</td>
    <td class="codeLine">        for (unsigned j = 0; j != NumVals; ++j, ++i) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1333</td>
    <td class="codeLine">        for (unsigned j = 0; j != NumVals; ++j, ++i) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1334</td>
    <td class="codeLine">          Register Reg = cast<RegisterSDNode>(Node->getOperand(i))->getReg();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1334</td>
    <td class="codeLine">          Register Reg = cast<RegisterSDNode>(Node->getOperand(i))->getReg();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1335</td>
    <td class="codeLine">          MIB.addReg(Reg, RegState::Define | RegState::EarlyClobber |</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1335</td>
    <td class="codeLine">          MIB.addReg(Reg, RegState::Define | RegState::EarlyClobber |</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1336</td>
    <td class="codeLine">                              getImplRegState(Reg.isPhysical()));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1336</td>
    <td class="codeLine">                              getImplRegState(Reg.isPhysical()));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1337</td>
    <td class="codeLine">          ECRegs.push_back(Reg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1337</td>
    <td class="codeLine">          ECRegs.push_back(Reg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1338</td>
    <td class="codeLine">        }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1338</td>
    <td class="codeLine">        }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1339</td>
    <td class="codeLine">        break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1339</td>
    <td class="codeLine">        break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1340</td>
    <td class="codeLine">      case InlineAsm::Kind_RegUse:  // Use of register.</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1340</td>
    <td class="codeLine">      case InlineAsm::Kind_RegUse:  // Use of register.</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1341</td>
    <td class="codeLine">      case InlineAsm::Kind_Imm:  // Immediate.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1341</td>
    <td class="codeLine">      case InlineAsm::Kind_Imm:  // Immediate.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1342</td>
    <td class="codeLine">      case InlineAsm::Kind_Mem:  // Non-function addressing mode.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1342</td>
    <td class="codeLine">      case InlineAsm::Kind_Mem:  // Non-function addressing mode.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1343</td>
    <td class="codeLine">        // The addressing mode has been selected, just add all of the</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1343</td>
    <td class="codeLine">        // The addressing mode has been selected, just add all of the</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1344</td>
    <td class="codeLine">        // operands to the machine instruction.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1344</td>
    <td class="codeLine">        // operands to the machine instruction.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1345</td>
    <td class="codeLine">        for (unsigned j = 0; j != NumVals; ++j, ++i)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1345</td>
    <td class="codeLine">        for (unsigned j = 0; j != NumVals; ++j, ++i)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1346</td>
    <td class="codeLine">          AddOperand(MIB, Node->getOperand(i), 0, nullptr, VRBaseMap,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1346</td>
    <td class="codeLine">          AddOperand(MIB, Node->getOperand(i), 0, nullptr, VRBaseMap,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1347</td>
    <td class="codeLine">                     /*IsDebug=*/false, IsClone, IsCloned);</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1347</td>
    <td class="codeLine">                     /*IsDebug=*/false, IsClone, IsCloned);</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1348</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1348</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1349</td>
    <td class="codeLine">        // Manually set isTied bits.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1349</td>
    <td class="codeLine">        // Manually set isTied bits.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1350</td>
    <td class="codeLine">        if (InlineAsm::getKind(Flags) == InlineAsm::Kind_RegUse) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1350</td>
    <td class="codeLine">        if (InlineAsm::getKind(Flags) == InlineAsm::Kind_RegUse) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1351</td>
    <td class="codeLine">          unsigned DefGroup = 0;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1351</td>
    <td class="codeLine">          unsigned DefGroup = 0;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1352</td>
    <td class="codeLine">          if (InlineAsm::isUseOperandTiedToDef(Flags, DefGroup)) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1352</td>
    <td class="codeLine">          if (InlineAsm::isUseOperandTiedToDef(Flags, DefGroup)) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1353</td>
    <td class="codeLine">            unsigned DefIdx = GroupIdx[DefGroup] + 1;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1353</td>
    <td class="codeLine">            unsigned DefIdx = GroupIdx[DefGroup] + 1;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1354</td>
    <td class="codeLine">            unsigned UseIdx = GroupIdx.back() + 1;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1354</td>
    <td class="codeLine">            unsigned UseIdx = GroupIdx.back() + 1;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1355</td>
    <td class="codeLine">            for (unsigned j = 0; j != NumVals; ++j)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1355</td>
    <td class="codeLine">            for (unsigned j = 0; j != NumVals; ++j)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1356</td>
    <td class="codeLine">              MIB->tieOperands(DefIdx + j, UseIdx + j);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1356</td>
    <td class="codeLine">              MIB->tieOperands(DefIdx + j, UseIdx + j);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1357</td>
    <td class="codeLine">          }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1357</td>
    <td class="codeLine">          }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1358</td>
    <td class="codeLine">        }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1358</td>
    <td class="codeLine">        }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1359</td>
    <td class="codeLine">        break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1359</td>
    <td class="codeLine">        break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1360</td>
    <td class="codeLine">      case InlineAsm::Kind_Func: // Function addressing mode.</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1360</td>
    <td class="codeLine">      case InlineAsm::Kind_Func: // Function addressing mode.</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1361</td>
    <td class="codeLine">        for (unsigned j = 0; j != NumVals; ++j, ++i) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1361</td>
    <td class="codeLine">        for (unsigned j = 0; j != NumVals; ++j, ++i) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1362</td>
    <td class="codeLine">          SDValue Op = Node->getOperand(i);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1362</td>
    <td class="codeLine">          SDValue Op = Node->getOperand(i);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1363</td>
    <td class="codeLine">          AddOperand(MIB, Op, 0, nullptr, VRBaseMap,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1363</td>
    <td class="codeLine">          AddOperand(MIB, Op, 0, nullptr, VRBaseMap,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1364</td>
    <td class="codeLine">                     /*IsDebug=*/false, IsClone, IsCloned);</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1364</td>
    <td class="codeLine">                     /*IsDebug=*/false, IsClone, IsCloned);</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1365</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1365</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1366</td>
    <td class="codeLine">          // Adjust Target Flags for function reference.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1366</td>
    <td class="codeLine">          // Adjust Target Flags for function reference.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1367</td>
    <td class="codeLine">          if (auto *TGA = dyn_cast<GlobalAddressSDNode>(Op)) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1367</td>
    <td class="codeLine">          if (auto *TGA = dyn_cast<GlobalAddressSDNode>(Op)) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1368</td>
    <td class="codeLine">            unsigned NewFlags =</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1368</td>
    <td class="codeLine">            unsigned NewFlags =</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1369</td>
    <td class="codeLine">                MF->getSubtarget().classifyGlobalFunctionReference(</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1369</td>
    <td class="codeLine">                MF->getSubtarget().classifyGlobalFunctionReference(</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1370</td>
    <td class="codeLine">                    TGA->getGlobal());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1370</td>
    <td class="codeLine">                    TGA->getGlobal());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1371</td>
    <td class="codeLine">            unsigned LastIdx = MIB.getInstr()->getNumOperands() - 1;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1371</td>
    <td class="codeLine">            unsigned LastIdx = MIB.getInstr()->getNumOperands() - 1;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1372</td>
    <td class="codeLine">            MIB.getInstr()->getOperand(LastIdx).setTargetFlags(NewFlags);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1372</td>
    <td class="codeLine">            MIB.getInstr()->getOperand(LastIdx).setTargetFlags(NewFlags);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1373</td>
    <td class="codeLine">          }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1373</td>
    <td class="codeLine">          }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1374</td>
    <td class="codeLine">        }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1374</td>
    <td class="codeLine">        }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1375</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1375</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1376</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1376</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1377</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1377</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1378</td>
    <td class="codeLine">    // GCC inline assembly allows input operands to also be early-clobber</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1378</td>
    <td class="codeLine">    // GCC inline assembly allows input operands to also be early-clobber</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1379</td>
    <td class="codeLine">    // output operands (so long as the operand is written only after it's</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1379</td>
    <td class="codeLine">    // output operands (so long as the operand is written only after it's</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1380</td>
    <td class="codeLine">    // used), but this does not match the semantics of our early-clobber flag.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1380</td>
    <td class="codeLine">    // used), but this does not match the semantics of our early-clobber flag.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1381</td>
    <td class="codeLine">    // If an early-clobber operand register is also an input operand register,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1381</td>
    <td class="codeLine">    // If an early-clobber operand register is also an input operand register,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1382</td>
    <td class="codeLine">    // then remove the early-clobber flag.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1382</td>
    <td class="codeLine">    // then remove the early-clobber flag.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1383</td>
    <td class="codeLine">    for (unsigned Reg : ECRegs) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1383</td>
    <td class="codeLine">    for (unsigned Reg : ECRegs) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1384</td>
    <td class="codeLine">      if (MIB->readsRegister(Reg, TRI)) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1384</td>
    <td class="codeLine">      if (MIB->readsRegister(Reg, TRI)) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1385</td>
    <td class="codeLine">        MachineOperand *MO =</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1385</td>
    <td class="codeLine">        MachineOperand *MO =</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1386</td>
    <td class="codeLine">            MIB->findRegisterDefOperand(Reg, false, false, TRI);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1386</td>
    <td class="codeLine">            MIB->findRegisterDefOperand(Reg, false, false, TRI);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1387</td>
    <td class="codeLine">        assert(MO && "No def operand for clobbered register?");</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1387</td>
    <td class="codeLine">        assert(MO && "No def operand for clobbered register?");</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1388</td>
    <td class="codeLine">        MO->setIsEarlyClobber(false);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1388</td>
    <td class="codeLine">        MO->setIsEarlyClobber(false);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1389</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1389</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1390</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1390</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1391</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1391</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1392</td>
    <td class="codeLine">    // Get the mdnode from the asm if it exists and add it to the instruction.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1392</td>
    <td class="codeLine">    // Get the mdnode from the asm if it exists and add it to the instruction.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1393</td>
    <td class="codeLine">    SDValue MDV = Node->getOperand(InlineAsm::Op_MDNode);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1393</td>
    <td class="codeLine">    SDValue MDV = Node->getOperand(InlineAsm::Op_MDNode);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1394</td>
    <td class="codeLine">    const MDNode *MD = cast<MDNodeSDNode>(MDV)->getMD();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1394</td>
    <td class="codeLine">    const MDNode *MD = cast<MDNodeSDNode>(MDV)->getMD();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1395</td>
    <td class="codeLine">    if (MD)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1395</td>
    <td class="codeLine">    if (MD)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1396</td>
    <td class="codeLine">      MIB.addMetadata(MD);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1396</td>
    <td class="codeLine">      MIB.addMetadata(MD);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1397</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1397</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1398</td>
    <td class="codeLine">    MBB->insert(InsertPos, MIB);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1398</td>
    <td class="codeLine">    MBB->insert(InsertPos, MIB);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1399</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1399</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1400</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">1400</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1401</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1401</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1402</td>
    <td class="codeLine coveredLine">}</td>
    <td class="lineNumber">3</td>
    <td class="lineNumber">1402</td>
    <td class="codeLine coveredLine">}</td>
    <td class="lineNumber">3</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1403</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1403</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1404</td>
    <td class="codeLine">/// InstrEmitter - Construct an InstrEmitter and set it to start inserting</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1404</td>
    <td class="codeLine">/// InstrEmitter - Construct an InstrEmitter and set it to start inserting</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1405</td>
    <td class="codeLine">/// at the given position in the given block.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1405</td>
    <td class="codeLine">/// at the given position in the given block.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1406</td>
    <td class="codeLine coveredLine">InstrEmitter::InstrEmitter(const TargetMachine &TM, MachineBasicBlock *mbb,</td>
    <td class="lineNumber">4</td>
    <td class="lineNumber">1406</td>
    <td class="codeLine coveredLine">InstrEmitter::InstrEmitter(const TargetMachine &TM, MachineBasicBlock *mbb,</td>
    <td class="lineNumber">4</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1407</td>
    <td class="codeLine">                           MachineBasicBlock::iterator insertpos)</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1407</td>
    <td class="codeLine">                           MachineBasicBlock::iterator insertpos)</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1408</td>
    <td class="codeLine coveredLine">    : MF(mbb->getParent()), MRI(&MF->getRegInfo()),</td>
    <td class="lineNumber">4</td>
    <td class="lineNumber">1408</td>
    <td class="codeLine coveredLine">    : MF(mbb->getParent()), MRI(&MF->getRegInfo()),</td>
    <td class="lineNumber">4</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1409</td>
    <td class="codeLine coveredLine">      TII(MF->getSubtarget().getInstrInfo()),</td>
    <td class="lineNumber">4</td>
    <td class="lineNumber">1409</td>
    <td class="codeLine coveredLine">      TII(MF->getSubtarget().getInstrInfo()),</td>
    <td class="lineNumber">4</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1410</td>
    <td class="codeLine coveredLine">      TRI(MF->getSubtarget().getRegisterInfo()),</td>
    <td class="lineNumber">4</td>
    <td class="lineNumber">1410</td>
    <td class="codeLine coveredLine">      TRI(MF->getSubtarget().getRegisterInfo()),</td>
    <td class="lineNumber">4</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1411</td>
    <td class="codeLine coveredLine">      TLI(MF->getSubtarget().getTargetLowering()), MBB(mbb),</td>
    <td class="lineNumber">4</td>
    <td class="lineNumber">1411</td>
    <td class="codeLine coveredLine">      TLI(MF->getSubtarget().getTargetLowering()), MBB(mbb),</td>
    <td class="lineNumber">4</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1412</td>
    <td class="codeLine coveredLine">      InsertPos(insertpos) {</td>
    <td class="lineNumber">4</td>
    <td class="lineNumber">1412</td>
    <td class="codeLine coveredLine">      InsertPos(insertpos) {</td>
    <td class="lineNumber">4</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1413</td>
    <td class="codeLine coveredLine">  EmitDebugInstrRefs = mbb->getParent()->useDebugInstrRef();</td>
    <td class="lineNumber">4</td>
    <td class="lineNumber">1413</td>
    <td class="codeLine coveredLine">  EmitDebugInstrRefs = mbb->getParent()->useDebugInstrRef();</td>
    <td class="lineNumber">4</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1414</td>
    <td class="codeLine coveredLine">}</td>
    <td class="lineNumber">4</td>
    <td class="lineNumber">1414</td>
    <td class="codeLine coveredLine">}</td>
    <td class="lineNumber">4</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1415</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1415</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
</table>
    </div>
    <button id="myBtn" onclick="topFunction()" title="Go to top" type="button">Top</button>
    <script src="../Javascript/drop_down.js"></script>
    <script src="../Javascript/top_button.js"></script>
  </body>
</html>