# cald-assignment-2

# Group Members:
1. Brandon John Lim Yung Chen - (ECE 474a)
2. Moh Erwin Septianto - (ECE 474a)
3. Muhammad Nafis Aimanurrohman - (ECE 474a)
4. Pieter Timothy - (ECE 474a)
5. Rizka Vanissa Alifia - rizkavanissa (ECE 474a)

Target(Jumat, 07/03/2024)
The initial framework of the project, including header files as well as most of the basic functionality with I/O
-->>Bikin framework project, create file2 yang dibutuhkan aja(kalo menurut instruction: 
  datatypes.h       dpgen.cpp             log.cpp
  graph.h           log.h                 parser.cpp
  parser.h
  ), ama setidaknya bisa handling input (file) ama keluar output (mungkin echo aja dulu)


Pembagian Tugas
P1
	Verified FDS scheduling functionality
	If statement parsing and edge cases
	Verified output files to function in verilog 

P2
	If statement to mux generation in graph
	Error Detection for FDS functionality
	FDS scheduling (Time Frames)

P3
	Generating Verilog code for output
	If statement parsing
	FDS debugging

P4
	Constructed framework for FDS Scheduling (Graph generation)
	If statement edge case verification
	Error detection for parser and If statements
P5
	Parsing of input file
	Build testing on submission environment.
