#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Sep 12 15:27:22 2017
# Process ID: 11204
# Current directory: E:/VivadoProjects/Ex1/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10568 E:\VivadoProjects\Ex1\ALU\ALU.xpr
# Log file: E:/VivadoProjects/Ex1/ALU/vivado.log
# Journal file: E:/VivadoProjects/Ex1/ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VivadoProjects/Ex1/ALU/ALU.xpr
INFO: [Project 1-313] Project file moved from 'G:/Vivado_Project/Summer1/ALU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2017/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 841.953 ; gain = 132.910
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/Ex1/ALU/ALU.sim/sim_1/behav'
"xvlog -m64 --relax -prj ALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/ALU/ALU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/Ex1/ALU/ALU.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2017/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 0ebde9ff7c4c456aa315c0b92ef9a383 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_behav xil_defaultlib.ALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/VivadoProjects/Ex1/ALU/ALU.sim/sim_1/behav/xsim.dir/ALU_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/VivadoProjects/Ex1/ALU/ALU.sim/sim_1/behav/xsim.dir/ALU_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Sep 12 16:34:15 2017. For additional details about this file, please refer to the WebTalk help file at D:/Vivado2017/Vivado/2017.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 12 16:34:15 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 873.531 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/Ex1/ALU/ALU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_behav -key {Behavioral:sim_1:Functional:ALU} -tclbatch {ALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source ALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 882.270 ; gain = 8.738
run 10 ns
run 10 ns
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/VivadoProjects/Ex1/ALU/ALU.sim/sim_1/behav/ALU_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/VivadoProjects/Ex1/ALU/ALU.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/VivadoProjects/Ex1/ALU/ALU.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/Ex1/ALU/ALU.sim/sim_1/behav'
"xvlog -m64 --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/ALU/ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/ALU/ALU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/Ex1/ALU/ALU.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2017/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 0ebde9ff7c4c456aa315c0b92ef9a383 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/VivadoProjects/Ex1/ALU/ALU.sim/sim_1/behav/xsim.dir/ALU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/VivadoProjects/Ex1/ALU/ALU.sim/sim_1/behav/xsim.dir/ALU_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Sep 12 16:35:56 2017. For additional details about this file, please refer to the WebTalk help file at D:/Vivado2017/Vivado/2017.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 12 16:35:56 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 893.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/Ex1/ALU/ALU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 893.855 ; gain = 0.000
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 899.430 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 899.430 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/VivadoProjects/Ex1/ALU/ALU.sim/sim_1/behav/ALU_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/VivadoProjects/Ex1/ALU/ALU.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/VivadoProjects/Ex1/ALU/ALU.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/Ex1/ALU/ALU.sim/sim_1/behav'
"xvlog -m64 --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/ALU/ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/ALU/ALU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/Ex1/ALU/ALU.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2017/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 0ebde9ff7c4c456aa315c0b92ef9a383 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/VivadoProjects/Ex1/ALU/ALU.sim/sim_1/behav/xsim.dir/ALU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/VivadoProjects/Ex1/ALU/ALU.sim/sim_1/behav/xsim.dir/ALU_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Sep 12 16:39:49 2017. For additional details about this file, please refer to the WebTalk help file at D:/Vivado2017/Vivado/2017.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 12 16:39:49 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 899.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/Ex1/ALU/ALU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 899.430 ; gain = 0.000
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 919.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 919.242 ; gain = 0.000
close_project
open_project E:/VivadoProjects/Ex1/RAM/RAM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2017/Vivado/2017.1/data/ip'.
update_compile_order -fileset sources_1
close_project
create_project FLAG E:/VivadoProjects/Ex1/FLAG -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2017/Vivado/2017.1/data/ip'.
file mkdir E:/VivadoProjects/Ex1/FLAG/FLAG.srcs/sources_1/new
close [ open E:/VivadoProjects/Ex1/FLAG/FLAG.srcs/sources_1/new/FLAG.v w ]
add_files E:/VivadoProjects/Ex1/FLAG/FLAG.srcs/sources_1/new/FLAG.v
update_compile_order -fileset sources_1
file mkdir E:/VivadoProjects/Ex1/FLAG/FLAG.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/VivadoProjects/Ex1/FLAG/FLAG.srcs/sim_1/new/FLAG_tb.v w ]
add_files -fileset sim_1 E:/VivadoProjects/Ex1/FLAG/FLAG.srcs/sim_1/new/FLAG_tb.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FLAG_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/Ex1/FLAG/FLAG.sim/sim_1/behav'
"xvlog -m64 --relax -prj FLAG_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/FLAG/FLAG.srcs/sources_1/new/FLAG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLAG
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/FLAG/FLAG.srcs/sim_1/new/FLAG_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLAG_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/FLAG/FLAG.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/Ex1/FLAG/FLAG.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2017/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 3b2ddf3b967d4a3b98533afd8b593196 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FLAG_tb_behav xil_defaultlib.FLAG_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FLAG
Compiling module xil_defaultlib.FLAG_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FLAG_tb_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/VivadoProjects/Ex1/FLAG/FLAG.sim/sim_1/behav/xsim.dir/FLAG_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/VivadoProjects/Ex1/FLAG/FLAG.sim/sim_1/behav/xsim.dir/FLAG_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Sep 12 19:55:02 2017. For additional details about this file, please refer to the WebTalk help file at D:/Vivado2017/Vivado/2017.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 12 19:55:02 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 929.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/Ex1/FLAG/FLAG.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FLAG_tb_behav -key {Behavioral:sim_1:Functional:FLAG_tb} -tclbatch {FLAG_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source FLAG_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FLAG_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 929.953 ; gain = 0.000
update_compile_order -fileset sim_1
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 2 ns
run 2 ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: FLAG
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 975.320 ; gain = 45.367
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FLAG' [E:/VivadoProjects/Ex1/FLAG/FLAG.srcs/sources_1/new/FLAG.v:3]
INFO: [Synth 8-256] done synthesizing module 'FLAG' (1#1) [E:/VivadoProjects/Ex1/FLAG/FLAG.srcs/sources_1/new/FLAG.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.375 ; gain = 73.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.375 ; gain = 73.422
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1286.180 ; gain = 356.227
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1286.180 ; gain = 356.227
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1286.180 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 12 22:12:59 2017...
