Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Mar 23 10:46:11 2022
| Host         : Eleclab86 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AHBliteTop_timing_summary_routed.rpt -rpx AHBliteTop_timing_summary_routed.rpx
| Design       : AHBliteTop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.183        0.000                      0                 4230        0.068        0.000                      0                 4230        3.000        0.000                       0                  1461  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        2.183        0.000                      0                 3389        0.068        0.000                      0                 3389        9.500        0.000                       0                  1457  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       11.571        0.000                      0                  841        0.772        0.000                      0                  841  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 cpu/u_logic/Wzy2z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.356ns  (logic 5.048ns (29.086%)  route 12.308ns (70.914%))
  Logic Levels:           21  (CARRY4=9 LUT2=3 LUT4=3 LUT6=6)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 18.051 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.612    -2.435    cpu/u_logic/HCLK
    SLICE_X63Y74         FDPE                                         r  cpu/u_logic/Wzy2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDPE (Prop_fdpe_C_Q)         0.456    -1.979 f  cpu/u_logic/Wzy2z4_reg/Q
                         net (fo=116, routed)         1.505    -0.473    cpu/u_logic/Wzy2z4
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.146    -0.327 f  cpu/u_logic/HADDR[28]_INST_0_i_39/O
                         net (fo=2, routed)           1.543     1.216    cpu/u_logic/HADDR[28]_INST_0_i_39_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I1_O)        0.328     1.544 f  cpu/u_logic/HADDR[28]_INST_0_i_26/O
                         net (fo=2, routed)           0.510     2.054    cpu/u_logic/HADDR[28]_INST_0_i_26_n_0
    SLICE_X68Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.178 f  cpu/u_logic/HADDR[0]_INST_0_i_7/O
                         net (fo=3, routed)           0.460     2.637    cpu/u_logic/HADDR[0]_INST_0_i_7_n_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I5_O)        0.124     2.761 f  cpu/u_logic/HADDR[1]_INST_0_i_15/O
                         net (fo=1, routed)           1.143     3.905    cpu/u_logic/HADDR[1]_INST_0_i_15_n_0
    SLICE_X73Y86         LUT6 (Prop_lut6_I5_O)        0.124     4.029 r  cpu/u_logic/HADDR[1]_INST_0_i_7/O
                         net (fo=4, routed)           1.438     5.467    cpu/u_logic/HADDR[1]_INST_0_i_7_n_0
    SLICE_X69Y67         LUT4 (Prop_lut4_I1_O)        0.124     5.591 r  cpu/u_logic/HADDR[6]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     5.591    cpu/u_logic/HADDR[6]_INST_0_i_28_n_0
    SLICE_X69Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.989 r  cpu/u_logic/HADDR[6]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.989    cpu/u_logic/HADDR[6]_INST_0_i_17_n_0
    SLICE_X69Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.323 r  cpu/u_logic/HADDR[6]_INST_0_i_21/O[1]
                         net (fo=1, routed)           0.708     7.031    cpu/u_logic/p_1_in1_in[3]
    SLICE_X68Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     7.884 r  cpu/u_logic/HADDR[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.884    cpu/u_logic/HADDR[6]_INST_0_i_3_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.998 r  cpu/u_logic/HADDR[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.998    cpu/u_logic/HADDR[10]_INST_0_i_3_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  cpu/u_logic/HADDR[13]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.112    cpu/u_logic/HADDR[13]_INST_0_i_3_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.226    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.340 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.340    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.454 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.454    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.767 r  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           1.246    10.013    cpu/u_logic/p_0_in52_in
    SLICE_X72Y85         LUT2 (Prop_lut2_I0_O)        0.306    10.319 r  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.597    10.916    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X72Y84         LUT4 (Prop_lut4_I3_O)        0.150    11.066 f  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.450    11.517    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X74Y84         LUT2 (Prop_lut2_I0_O)        0.326    11.843 f  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.546    12.389    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X73Y78         LUT6 (Prop_lut6_I4_O)        0.124    12.513 f  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=3, routed)           0.456    12.968    RAM/HTRANS[0]
    SLICE_X73Y81         LUT4 (Prop_lut4_I3_O)        0.124    13.092 f  RAM/rActive_i_1/O
                         net (fo=2, routed)           1.075    14.167    RAM/active
    SLICE_X73Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.291 r  RAM/rConflict[3]_i_1/O
                         net (fo=4, routed)           0.630    14.921    RAM/rConflict[3]_i_1_n_0
    SLICE_X72Y65         FDRE                                         r  RAM/rConflict_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.589    18.051    RAM/clk_out1
    SLICE_X72Y65         FDRE                                         r  RAM/rConflict_reg[1]/C
                         clock pessimism             -0.430    17.621    
                         clock uncertainty           -0.089    17.533    
    SLICE_X72Y65         FDRE (Setup_fdre_C_R)       -0.429    17.104    RAM/rConflict_reg[1]
  -------------------------------------------------------------------
                         required time                         17.104    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 cpu/u_logic/Wzy2z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.356ns  (logic 5.048ns (29.086%)  route 12.308ns (70.914%))
  Logic Levels:           21  (CARRY4=9 LUT2=3 LUT4=3 LUT6=6)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 18.051 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.612    -2.435    cpu/u_logic/HCLK
    SLICE_X63Y74         FDPE                                         r  cpu/u_logic/Wzy2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDPE (Prop_fdpe_C_Q)         0.456    -1.979 f  cpu/u_logic/Wzy2z4_reg/Q
                         net (fo=116, routed)         1.505    -0.473    cpu/u_logic/Wzy2z4
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.146    -0.327 f  cpu/u_logic/HADDR[28]_INST_0_i_39/O
                         net (fo=2, routed)           1.543     1.216    cpu/u_logic/HADDR[28]_INST_0_i_39_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I1_O)        0.328     1.544 f  cpu/u_logic/HADDR[28]_INST_0_i_26/O
                         net (fo=2, routed)           0.510     2.054    cpu/u_logic/HADDR[28]_INST_0_i_26_n_0
    SLICE_X68Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.178 f  cpu/u_logic/HADDR[0]_INST_0_i_7/O
                         net (fo=3, routed)           0.460     2.637    cpu/u_logic/HADDR[0]_INST_0_i_7_n_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I5_O)        0.124     2.761 f  cpu/u_logic/HADDR[1]_INST_0_i_15/O
                         net (fo=1, routed)           1.143     3.905    cpu/u_logic/HADDR[1]_INST_0_i_15_n_0
    SLICE_X73Y86         LUT6 (Prop_lut6_I5_O)        0.124     4.029 r  cpu/u_logic/HADDR[1]_INST_0_i_7/O
                         net (fo=4, routed)           1.438     5.467    cpu/u_logic/HADDR[1]_INST_0_i_7_n_0
    SLICE_X69Y67         LUT4 (Prop_lut4_I1_O)        0.124     5.591 r  cpu/u_logic/HADDR[6]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     5.591    cpu/u_logic/HADDR[6]_INST_0_i_28_n_0
    SLICE_X69Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.989 r  cpu/u_logic/HADDR[6]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.989    cpu/u_logic/HADDR[6]_INST_0_i_17_n_0
    SLICE_X69Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.323 r  cpu/u_logic/HADDR[6]_INST_0_i_21/O[1]
                         net (fo=1, routed)           0.708     7.031    cpu/u_logic/p_1_in1_in[3]
    SLICE_X68Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     7.884 r  cpu/u_logic/HADDR[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.884    cpu/u_logic/HADDR[6]_INST_0_i_3_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.998 r  cpu/u_logic/HADDR[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.998    cpu/u_logic/HADDR[10]_INST_0_i_3_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  cpu/u_logic/HADDR[13]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.112    cpu/u_logic/HADDR[13]_INST_0_i_3_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.226    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.340 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.340    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.454 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.454    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.767 r  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           1.246    10.013    cpu/u_logic/p_0_in52_in
    SLICE_X72Y85         LUT2 (Prop_lut2_I0_O)        0.306    10.319 r  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.597    10.916    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X72Y84         LUT4 (Prop_lut4_I3_O)        0.150    11.066 f  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.450    11.517    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X74Y84         LUT2 (Prop_lut2_I0_O)        0.326    11.843 f  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.546    12.389    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X73Y78         LUT6 (Prop_lut6_I4_O)        0.124    12.513 f  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=3, routed)           0.456    12.968    RAM/HTRANS[0]
    SLICE_X73Y81         LUT4 (Prop_lut4_I3_O)        0.124    13.092 f  RAM/rActive_i_1/O
                         net (fo=2, routed)           1.075    14.167    RAM/active
    SLICE_X73Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.291 r  RAM/rConflict[3]_i_1/O
                         net (fo=4, routed)           0.630    14.921    RAM/rConflict[3]_i_1_n_0
    SLICE_X72Y65         FDRE                                         r  RAM/rConflict_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.589    18.051    RAM/clk_out1
    SLICE_X72Y65         FDRE                                         r  RAM/rConflict_reg[2]/C
                         clock pessimism             -0.430    17.621    
                         clock uncertainty           -0.089    17.533    
    SLICE_X72Y65         FDRE (Setup_fdre_C_R)       -0.429    17.104    RAM/rConflict_reg[2]
  -------------------------------------------------------------------
                         required time                         17.104    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 cpu/u_logic/Wzy2z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.356ns  (logic 5.048ns (29.086%)  route 12.308ns (70.914%))
  Logic Levels:           21  (CARRY4=9 LUT2=3 LUT4=3 LUT6=6)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 18.051 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.612    -2.435    cpu/u_logic/HCLK
    SLICE_X63Y74         FDPE                                         r  cpu/u_logic/Wzy2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDPE (Prop_fdpe_C_Q)         0.456    -1.979 f  cpu/u_logic/Wzy2z4_reg/Q
                         net (fo=116, routed)         1.505    -0.473    cpu/u_logic/Wzy2z4
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.146    -0.327 f  cpu/u_logic/HADDR[28]_INST_0_i_39/O
                         net (fo=2, routed)           1.543     1.216    cpu/u_logic/HADDR[28]_INST_0_i_39_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I1_O)        0.328     1.544 f  cpu/u_logic/HADDR[28]_INST_0_i_26/O
                         net (fo=2, routed)           0.510     2.054    cpu/u_logic/HADDR[28]_INST_0_i_26_n_0
    SLICE_X68Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.178 f  cpu/u_logic/HADDR[0]_INST_0_i_7/O
                         net (fo=3, routed)           0.460     2.637    cpu/u_logic/HADDR[0]_INST_0_i_7_n_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I5_O)        0.124     2.761 f  cpu/u_logic/HADDR[1]_INST_0_i_15/O
                         net (fo=1, routed)           1.143     3.905    cpu/u_logic/HADDR[1]_INST_0_i_15_n_0
    SLICE_X73Y86         LUT6 (Prop_lut6_I5_O)        0.124     4.029 r  cpu/u_logic/HADDR[1]_INST_0_i_7/O
                         net (fo=4, routed)           1.438     5.467    cpu/u_logic/HADDR[1]_INST_0_i_7_n_0
    SLICE_X69Y67         LUT4 (Prop_lut4_I1_O)        0.124     5.591 r  cpu/u_logic/HADDR[6]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     5.591    cpu/u_logic/HADDR[6]_INST_0_i_28_n_0
    SLICE_X69Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.989 r  cpu/u_logic/HADDR[6]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.989    cpu/u_logic/HADDR[6]_INST_0_i_17_n_0
    SLICE_X69Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.323 r  cpu/u_logic/HADDR[6]_INST_0_i_21/O[1]
                         net (fo=1, routed)           0.708     7.031    cpu/u_logic/p_1_in1_in[3]
    SLICE_X68Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     7.884 r  cpu/u_logic/HADDR[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.884    cpu/u_logic/HADDR[6]_INST_0_i_3_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.998 r  cpu/u_logic/HADDR[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.998    cpu/u_logic/HADDR[10]_INST_0_i_3_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  cpu/u_logic/HADDR[13]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.112    cpu/u_logic/HADDR[13]_INST_0_i_3_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.226    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.340 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.340    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.454 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.454    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.767 r  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           1.246    10.013    cpu/u_logic/p_0_in52_in
    SLICE_X72Y85         LUT2 (Prop_lut2_I0_O)        0.306    10.319 r  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.597    10.916    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X72Y84         LUT4 (Prop_lut4_I3_O)        0.150    11.066 f  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.450    11.517    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X74Y84         LUT2 (Prop_lut2_I0_O)        0.326    11.843 f  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.546    12.389    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X73Y78         LUT6 (Prop_lut6_I4_O)        0.124    12.513 f  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=3, routed)           0.456    12.968    RAM/HTRANS[0]
    SLICE_X73Y81         LUT4 (Prop_lut4_I3_O)        0.124    13.092 f  RAM/rActive_i_1/O
                         net (fo=2, routed)           1.075    14.167    RAM/active
    SLICE_X73Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.291 r  RAM/rConflict[3]_i_1/O
                         net (fo=4, routed)           0.630    14.921    RAM/rConflict[3]_i_1_n_0
    SLICE_X72Y65         FDRE                                         r  RAM/rConflict_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.589    18.051    RAM/clk_out1
    SLICE_X72Y65         FDRE                                         r  RAM/rConflict_reg[3]/C
                         clock pessimism             -0.430    17.621    
                         clock uncertainty           -0.089    17.533    
    SLICE_X72Y65         FDRE (Setup_fdre_C_R)       -0.429    17.104    RAM/rConflict_reg[3]
  -------------------------------------------------------------------
                         required time                         17.104    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 cpu/u_logic/Wzy2z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.086ns  (logic 5.048ns (29.544%)  route 12.038ns (70.456%))
  Logic Levels:           21  (CARRY4=9 LUT2=3 LUT4=3 LUT6=6)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 18.052 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.612    -2.435    cpu/u_logic/HCLK
    SLICE_X63Y74         FDPE                                         r  cpu/u_logic/Wzy2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDPE (Prop_fdpe_C_Q)         0.456    -1.979 f  cpu/u_logic/Wzy2z4_reg/Q
                         net (fo=116, routed)         1.505    -0.473    cpu/u_logic/Wzy2z4
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.146    -0.327 f  cpu/u_logic/HADDR[28]_INST_0_i_39/O
                         net (fo=2, routed)           1.543     1.216    cpu/u_logic/HADDR[28]_INST_0_i_39_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I1_O)        0.328     1.544 f  cpu/u_logic/HADDR[28]_INST_0_i_26/O
                         net (fo=2, routed)           0.510     2.054    cpu/u_logic/HADDR[28]_INST_0_i_26_n_0
    SLICE_X68Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.178 f  cpu/u_logic/HADDR[0]_INST_0_i_7/O
                         net (fo=3, routed)           0.460     2.637    cpu/u_logic/HADDR[0]_INST_0_i_7_n_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I5_O)        0.124     2.761 f  cpu/u_logic/HADDR[1]_INST_0_i_15/O
                         net (fo=1, routed)           1.143     3.905    cpu/u_logic/HADDR[1]_INST_0_i_15_n_0
    SLICE_X73Y86         LUT6 (Prop_lut6_I5_O)        0.124     4.029 r  cpu/u_logic/HADDR[1]_INST_0_i_7/O
                         net (fo=4, routed)           1.438     5.467    cpu/u_logic/HADDR[1]_INST_0_i_7_n_0
    SLICE_X69Y67         LUT4 (Prop_lut4_I1_O)        0.124     5.591 r  cpu/u_logic/HADDR[6]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     5.591    cpu/u_logic/HADDR[6]_INST_0_i_28_n_0
    SLICE_X69Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.989 r  cpu/u_logic/HADDR[6]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.989    cpu/u_logic/HADDR[6]_INST_0_i_17_n_0
    SLICE_X69Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.323 r  cpu/u_logic/HADDR[6]_INST_0_i_21/O[1]
                         net (fo=1, routed)           0.708     7.031    cpu/u_logic/p_1_in1_in[3]
    SLICE_X68Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     7.884 r  cpu/u_logic/HADDR[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.884    cpu/u_logic/HADDR[6]_INST_0_i_3_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.998 r  cpu/u_logic/HADDR[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.998    cpu/u_logic/HADDR[10]_INST_0_i_3_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  cpu/u_logic/HADDR[13]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.112    cpu/u_logic/HADDR[13]_INST_0_i_3_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.226    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.340 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.340    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.454 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.454    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.767 r  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           1.246    10.013    cpu/u_logic/p_0_in52_in
    SLICE_X72Y85         LUT2 (Prop_lut2_I0_O)        0.306    10.319 r  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.597    10.916    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X72Y84         LUT4 (Prop_lut4_I3_O)        0.150    11.066 f  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.450    11.517    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X74Y84         LUT2 (Prop_lut2_I0_O)        0.326    11.843 f  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.546    12.389    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X73Y78         LUT6 (Prop_lut6_I4_O)        0.124    12.513 f  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=3, routed)           0.456    12.968    RAM/HTRANS[0]
    SLICE_X73Y81         LUT4 (Prop_lut4_I3_O)        0.124    13.092 f  RAM/rActive_i_1/O
                         net (fo=2, routed)           1.075    14.167    RAM/active
    SLICE_X73Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.291 r  RAM/rConflict[3]_i_1/O
                         net (fo=4, routed)           0.360    14.652    RAM/rConflict[3]_i_1_n_0
    SLICE_X73Y64         FDRE                                         r  RAM/rConflict_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.590    18.052    RAM/clk_out1
    SLICE_X73Y64         FDRE                                         r  RAM/rConflict_reg[0]/C
                         clock pessimism             -0.430    17.622    
                         clock uncertainty           -0.089    17.534    
    SLICE_X73Y64         FDRE (Setup_fdre_C_R)       -0.429    17.105    RAM/rConflict_reg[0]
  -------------------------------------------------------------------
                         required time                         17.105    
                         arrival time                         -14.652    
  -------------------------------------------------------------------
                         slack                                  2.453    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 cpu/u_logic/Wuq2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Pwg3z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.519ns  (logic 2.854ns (17.278%)  route 13.665ns (82.722%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 18.062 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.710    -2.337    cpu/u_logic/HCLK
    SLICE_X82Y75         FDCE                                         r  cpu/u_logic/Wuq2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y75         FDCE (Prop_fdce_C_Q)         0.456    -1.881 f  cpu/u_logic/Wuq2z4_reg/Q
                         net (fo=13, routed)          1.247    -0.634    cpu/u_logic/Wuq2z4
    SLICE_X84Y67         LUT6 (Prop_lut6_I1_O)        0.124    -0.510 r  cpu/u_logic/G9w2z4_i_19/O
                         net (fo=7, routed)           0.438    -0.072    cpu/u_logic/G9w2z4_i_19_n_0
    SLICE_X83Y67         LUT5 (Prop_lut5_I1_O)        0.118     0.046 f  cpu/u_logic/Kyi2z4_i_46/O
                         net (fo=3, routed)           0.502     0.548    cpu/u_logic/Kyi2z4_i_46_n_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I1_O)        0.326     0.874 r  cpu/u_logic/Owq2z4_i_22/O
                         net (fo=7, routed)           0.913     1.787    cpu/u_logic/Owq2z4_i_22_n_0
    SLICE_X89Y65         LUT6 (Prop_lut6_I0_O)        0.124     1.911 r  cpu/u_logic/Kaf3z4_i_105/O
                         net (fo=3, routed)           1.006     2.917    cpu/u_logic/Kaf3z4_i_105_n_0
    SLICE_X89Y65         LUT5 (Prop_lut5_I4_O)        0.152     3.069 f  cpu/u_logic/Owq2z4_i_17/O
                         net (fo=1, routed)           0.934     4.003    cpu/u_logic/Owq2z4_i_17_n_0
    SLICE_X87Y64         LUT6 (Prop_lut6_I0_O)        0.326     4.329 f  cpu/u_logic/Owq2z4_i_8/O
                         net (fo=27, routed)          1.062     5.391    cpu/u_logic/Owq2z4_i_8_n_0
    SLICE_X85Y62         LUT3 (Prop_lut3_I0_O)        0.152     5.543 r  cpu/u_logic/Owq2z4_i_28/O
                         net (fo=4, routed)           0.758     6.302    cpu/u_logic/Owq2z4_i_28_n_0
    SLICE_X87Y60         LUT4 (Prop_lut4_I2_O)        0.332     6.634 r  cpu/u_logic/I3y2z4_i_106/O
                         net (fo=1, routed)           0.574     7.208    cpu/u_logic/I3y2z4_i_106_n_0
    SLICE_X86Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.332 f  cpu/u_logic/I3y2z4_i_58/O
                         net (fo=1, routed)           0.853     8.185    cpu/u_logic/I3y2z4_i_58_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I2_O)        0.124     8.309 f  cpu/u_logic/I3y2z4_i_29/O
                         net (fo=1, routed)           0.823     9.132    cpu/u_logic/I3y2z4_i_29_n_0
    SLICE_X82Y67         LUT6 (Prop_lut6_I2_O)        0.124     9.256 f  cpu/u_logic/I3y2z4_i_13/O
                         net (fo=3, routed)           0.897    10.153    cpu/u_logic/I3y2z4_i_13_n_0
    SLICE_X82Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.277 r  cpu/u_logic/Kyi2z4_i_3/O
                         net (fo=2, routed)           0.812    11.090    cpu/u_logic/Kyi2z4_i_3_n_0
    SLICE_X81Y71         LUT6 (Prop_lut6_I2_O)        0.124    11.214 f  cpu/u_logic/Trq2z4_i_4/O
                         net (fo=9, routed)           1.262    12.475    cpu/u_logic/Trq2z4_i_4_n_0
    SLICE_X67Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.599 r  cpu/u_logic/Avg3z4_i_1/O
                         net (fo=16, routed)          1.583    14.182    cpu/u_logic/Bh0wx4
    SLICE_X79Y96         FDPE                                         r  cpu/u_logic/Pwg3z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.600    18.062    cpu/u_logic/HCLK
    SLICE_X79Y96         FDPE                                         r  cpu/u_logic/Pwg3z4_reg/C
                         clock pessimism             -0.430    17.632    
                         clock uncertainty           -0.089    17.544    
    SLICE_X79Y96         FDPE (Setup_fdpe_C_D)       -0.081    17.463    cpu/u_logic/Pwg3z4_reg
  -------------------------------------------------------------------
                         required time                         17.463    
                         arrival time                         -14.182    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.304ns  (required time - arrival time)
  Source:                 cpu/u_logic/Wzy2z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rActive_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.596ns  (logic 4.924ns (29.669%)  route 11.672ns (70.331%))
  Logic Levels:           20  (CARRY4=9 LUT2=3 LUT4=3 LUT6=5)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 18.051 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.612    -2.435    cpu/u_logic/HCLK
    SLICE_X63Y74         FDPE                                         r  cpu/u_logic/Wzy2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDPE (Prop_fdpe_C_Q)         0.456    -1.979 f  cpu/u_logic/Wzy2z4_reg/Q
                         net (fo=116, routed)         1.505    -0.473    cpu/u_logic/Wzy2z4
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.146    -0.327 f  cpu/u_logic/HADDR[28]_INST_0_i_39/O
                         net (fo=2, routed)           1.543     1.216    cpu/u_logic/HADDR[28]_INST_0_i_39_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I1_O)        0.328     1.544 f  cpu/u_logic/HADDR[28]_INST_0_i_26/O
                         net (fo=2, routed)           0.510     2.054    cpu/u_logic/HADDR[28]_INST_0_i_26_n_0
    SLICE_X68Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.178 f  cpu/u_logic/HADDR[0]_INST_0_i_7/O
                         net (fo=3, routed)           0.460     2.637    cpu/u_logic/HADDR[0]_INST_0_i_7_n_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I5_O)        0.124     2.761 f  cpu/u_logic/HADDR[1]_INST_0_i_15/O
                         net (fo=1, routed)           1.143     3.905    cpu/u_logic/HADDR[1]_INST_0_i_15_n_0
    SLICE_X73Y86         LUT6 (Prop_lut6_I5_O)        0.124     4.029 r  cpu/u_logic/HADDR[1]_INST_0_i_7/O
                         net (fo=4, routed)           1.438     5.467    cpu/u_logic/HADDR[1]_INST_0_i_7_n_0
    SLICE_X69Y67         LUT4 (Prop_lut4_I1_O)        0.124     5.591 r  cpu/u_logic/HADDR[6]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     5.591    cpu/u_logic/HADDR[6]_INST_0_i_28_n_0
    SLICE_X69Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.989 r  cpu/u_logic/HADDR[6]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.989    cpu/u_logic/HADDR[6]_INST_0_i_17_n_0
    SLICE_X69Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.323 r  cpu/u_logic/HADDR[6]_INST_0_i_21/O[1]
                         net (fo=1, routed)           0.708     7.031    cpu/u_logic/p_1_in1_in[3]
    SLICE_X68Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     7.884 r  cpu/u_logic/HADDR[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.884    cpu/u_logic/HADDR[6]_INST_0_i_3_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.998 r  cpu/u_logic/HADDR[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.998    cpu/u_logic/HADDR[10]_INST_0_i_3_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  cpu/u_logic/HADDR[13]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.112    cpu/u_logic/HADDR[13]_INST_0_i_3_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.226    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.340 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.340    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.454 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.454    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.767 f  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           1.246    10.013    cpu/u_logic/p_0_in52_in
    SLICE_X72Y85         LUT2 (Prop_lut2_I0_O)        0.306    10.319 f  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.597    10.916    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X72Y84         LUT4 (Prop_lut4_I3_O)        0.150    11.066 r  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.450    11.517    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X74Y84         LUT2 (Prop_lut2_I0_O)        0.326    11.843 r  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.546    12.389    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X73Y78         LUT6 (Prop_lut6_I4_O)        0.124    12.513 r  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=3, routed)           0.456    12.968    RAM/HTRANS[0]
    SLICE_X73Y81         LUT4 (Prop_lut4_I3_O)        0.124    13.092 r  RAM/rActive_i_1/O
                         net (fo=2, routed)           1.070    14.162    RAM/active
    SLICE_X73Y65         FDRE                                         r  RAM/rActive_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.589    18.051    RAM/clk_out1
    SLICE_X73Y65         FDRE                                         r  RAM/rActive_reg/C
                         clock pessimism             -0.430    17.621    
                         clock uncertainty           -0.089    17.533    
    SLICE_X73Y65         FDRE (Setup_fdre_C_D)       -0.067    17.466    RAM/rActive_reg
  -------------------------------------------------------------------
                         required time                         17.466    
                         arrival time                         -14.162    
  -------------------------------------------------------------------
                         slack                                  3.304    

Slack (MET) :             3.409ns  (required time - arrival time)
  Source:                 cpu/u_logic/H3d3z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Pvd3z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.436ns  (logic 3.126ns (19.019%)  route 13.310ns (80.981%))
  Logic Levels:           14  (LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.613    -2.434    cpu/u_logic/HCLK
    SLICE_X64Y75         FDPE                                         r  cpu/u_logic/H3d3z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDPE (Prop_fdpe_C_Q)         0.456    -1.978 f  cpu/u_logic/H3d3z4_reg/Q
                         net (fo=179, routed)         1.829    -0.148    cpu/u_logic/H3d3z4
    SLICE_X70Y93         LUT4 (Prop_lut4_I0_O)        0.146    -0.002 r  cpu/u_logic/HWDATA[31]_INST_0_i_27/O
                         net (fo=10, routed)          1.078     1.076    cpu/u_logic/HWDATA[31]_INST_0_i_27_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I1_O)        0.328     1.404 r  cpu/u_logic/HWDATA[24]_INST_0_i_19/O
                         net (fo=1, routed)           0.809     2.213    cpu/u_logic/HWDATA[24]_INST_0_i_19_n_0
    SLICE_X73Y89         LUT5 (Prop_lut5_I4_O)        0.124     2.337 r  cpu/u_logic/HWDATA[24]_INST_0_i_7/O
                         net (fo=2, routed)           0.676     3.013    cpu/u_logic/HWDATA[24]_INST_0_i_7_n_0
    SLICE_X78Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.137 r  cpu/u_logic/Tdp2z4_i_41/O
                         net (fo=61, routed)          0.669     3.806    cpu/u_logic/Tdp2z4_i_41_n_0
    SLICE_X85Y86         LUT2 (Prop_lut2_I1_O)        0.124     3.930 r  cpu/u_logic/Ek03z4_i_59/O
                         net (fo=50, routed)          0.867     4.797    cpu/u_logic/Ek03z4_i_59_n_0
    SLICE_X85Y83         LUT2 (Prop_lut2_I1_O)        0.124     4.921 r  cpu/u_logic/G0w2z4_i_11/O
                         net (fo=10, routed)          1.014     5.936    cpu/u_logic/G0w2z4_i_11_n_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.152     6.088 r  cpu/u_logic/Wo03z4_i_11/O
                         net (fo=3, routed)           0.862     6.950    cpu/u_logic/Wo03z4_i_11_n_0
    SLICE_X78Y81         LUT3 (Prop_lut3_I1_O)        0.348     7.298 r  cpu/u_logic/Dkx2z4_i_8/O
                         net (fo=2, routed)           0.445     7.742    cpu/u_logic/Dkx2z4_i_8_n_0
    SLICE_X77Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.866 r  cpu/u_logic/I113z4_i_5/O
                         net (fo=10, routed)          1.149     9.016    cpu/u_logic/I113z4_i_5_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I0_O)        0.150     9.166 r  cpu/u_logic/M413z4_i_6/O
                         net (fo=1, routed)           0.441     9.607    cpu/u_logic/M413z4_i_6_n_0
    SLICE_X64Y77         LUT6 (Prop_lut6_I0_O)        0.326     9.933 r  cpu/u_logic/M413z4_i_4/O
                         net (fo=11, routed)          1.222    11.154    cpu/u_logic/M413z4_i_4_n_0
    SLICE_X77Y83         LUT3 (Prop_lut3_I1_O)        0.150    11.304 r  cpu/u_logic/Gmd3z4_i_2/O
                         net (fo=2, routed)           0.760    12.064    cpu/u_logic/Gmd3z4_i_2_n_0
    SLICE_X68Y80         LUT6 (Prop_lut6_I0_O)        0.326    12.390 r  cpu/u_logic/F8e3z4_i_2/O
                         net (fo=1, routed)           0.402    12.792    cpu/u_logic/F8e3z4_i_2_n_0
    SLICE_X69Y81         LUT4 (Prop_lut4_I1_O)        0.124    12.916 r  cpu/u_logic/F8e3z4_i_1/O
                         net (fo=16, routed)          1.086    14.002    cpu/u_logic/Aj1wx4
    SLICE_X65Y92         FDPE                                         r  cpu/u_logic/Pvd3z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.511    17.973    cpu/u_logic/HCLK
    SLICE_X65Y92         FDPE                                         r  cpu/u_logic/Pvd3z4_reg/C
                         clock pessimism             -0.413    17.560    
                         clock uncertainty           -0.089    17.472    
    SLICE_X65Y92         FDPE (Setup_fdpe_C_D)       -0.061    17.411    cpu/u_logic/Pvd3z4_reg
  -------------------------------------------------------------------
                         required time                         17.411    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                  3.409    

Slack (MET) :             3.497ns  (required time - arrival time)
  Source:                 cpu/u_logic/H3d3z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/B5e3z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.340ns  (logic 3.126ns (19.130%)  route 13.214ns (80.869%))
  Logic Levels:           14  (LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 17.972 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.613    -2.434    cpu/u_logic/HCLK
    SLICE_X64Y75         FDPE                                         r  cpu/u_logic/H3d3z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDPE (Prop_fdpe_C_Q)         0.456    -1.978 f  cpu/u_logic/H3d3z4_reg/Q
                         net (fo=179, routed)         1.829    -0.148    cpu/u_logic/H3d3z4
    SLICE_X70Y93         LUT4 (Prop_lut4_I0_O)        0.146    -0.002 r  cpu/u_logic/HWDATA[31]_INST_0_i_27/O
                         net (fo=10, routed)          1.078     1.076    cpu/u_logic/HWDATA[31]_INST_0_i_27_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I1_O)        0.328     1.404 r  cpu/u_logic/HWDATA[24]_INST_0_i_19/O
                         net (fo=1, routed)           0.809     2.213    cpu/u_logic/HWDATA[24]_INST_0_i_19_n_0
    SLICE_X73Y89         LUT5 (Prop_lut5_I4_O)        0.124     2.337 r  cpu/u_logic/HWDATA[24]_INST_0_i_7/O
                         net (fo=2, routed)           0.676     3.013    cpu/u_logic/HWDATA[24]_INST_0_i_7_n_0
    SLICE_X78Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.137 r  cpu/u_logic/Tdp2z4_i_41/O
                         net (fo=61, routed)          0.669     3.806    cpu/u_logic/Tdp2z4_i_41_n_0
    SLICE_X85Y86         LUT2 (Prop_lut2_I1_O)        0.124     3.930 r  cpu/u_logic/Ek03z4_i_59/O
                         net (fo=50, routed)          0.867     4.797    cpu/u_logic/Ek03z4_i_59_n_0
    SLICE_X85Y83         LUT2 (Prop_lut2_I1_O)        0.124     4.921 r  cpu/u_logic/G0w2z4_i_11/O
                         net (fo=10, routed)          1.014     5.936    cpu/u_logic/G0w2z4_i_11_n_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.152     6.088 r  cpu/u_logic/Wo03z4_i_11/O
                         net (fo=3, routed)           0.862     6.950    cpu/u_logic/Wo03z4_i_11_n_0
    SLICE_X78Y81         LUT3 (Prop_lut3_I1_O)        0.348     7.298 r  cpu/u_logic/Dkx2z4_i_8/O
                         net (fo=2, routed)           0.445     7.742    cpu/u_logic/Dkx2z4_i_8_n_0
    SLICE_X77Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.866 r  cpu/u_logic/I113z4_i_5/O
                         net (fo=10, routed)          1.149     9.016    cpu/u_logic/I113z4_i_5_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I0_O)        0.150     9.166 r  cpu/u_logic/M413z4_i_6/O
                         net (fo=1, routed)           0.441     9.607    cpu/u_logic/M413z4_i_6_n_0
    SLICE_X64Y77         LUT6 (Prop_lut6_I0_O)        0.326     9.933 r  cpu/u_logic/M413z4_i_4/O
                         net (fo=11, routed)          1.222    11.154    cpu/u_logic/M413z4_i_4_n_0
    SLICE_X77Y83         LUT3 (Prop_lut3_I1_O)        0.150    11.304 r  cpu/u_logic/Gmd3z4_i_2/O
                         net (fo=2, routed)           0.760    12.064    cpu/u_logic/Gmd3z4_i_2_n_0
    SLICE_X68Y80         LUT6 (Prop_lut6_I0_O)        0.326    12.390 r  cpu/u_logic/F8e3z4_i_2/O
                         net (fo=1, routed)           0.402    12.792    cpu/u_logic/F8e3z4_i_2_n_0
    SLICE_X69Y81         LUT4 (Prop_lut4_I1_O)        0.124    12.916 r  cpu/u_logic/F8e3z4_i_1/O
                         net (fo=16, routed)          0.990    13.907    cpu/u_logic/Aj1wx4
    SLICE_X67Y90         FDPE                                         r  cpu/u_logic/B5e3z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.510    17.972    cpu/u_logic/HCLK
    SLICE_X67Y90         FDPE                                         r  cpu/u_logic/B5e3z4_reg/C
                         clock pessimism             -0.413    17.559    
                         clock uncertainty           -0.089    17.471    
    SLICE_X67Y90         FDPE (Setup_fdpe_C_D)       -0.067    17.404    cpu/u_logic/B5e3z4_reg
  -------------------------------------------------------------------
                         required time                         17.404    
                         arrival time                         -13.907    
  -------------------------------------------------------------------
                         slack                                  3.497    

Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 cpu/u_logic/Wuq2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Nag3z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.298ns  (logic 2.854ns (17.512%)  route 13.444ns (82.488%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 18.059 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.710    -2.337    cpu/u_logic/HCLK
    SLICE_X82Y75         FDCE                                         r  cpu/u_logic/Wuq2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y75         FDCE (Prop_fdce_C_Q)         0.456    -1.881 f  cpu/u_logic/Wuq2z4_reg/Q
                         net (fo=13, routed)          1.247    -0.634    cpu/u_logic/Wuq2z4
    SLICE_X84Y67         LUT6 (Prop_lut6_I1_O)        0.124    -0.510 r  cpu/u_logic/G9w2z4_i_19/O
                         net (fo=7, routed)           0.438    -0.072    cpu/u_logic/G9w2z4_i_19_n_0
    SLICE_X83Y67         LUT5 (Prop_lut5_I1_O)        0.118     0.046 f  cpu/u_logic/Kyi2z4_i_46/O
                         net (fo=3, routed)           0.502     0.548    cpu/u_logic/Kyi2z4_i_46_n_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I1_O)        0.326     0.874 r  cpu/u_logic/Owq2z4_i_22/O
                         net (fo=7, routed)           0.913     1.787    cpu/u_logic/Owq2z4_i_22_n_0
    SLICE_X89Y65         LUT6 (Prop_lut6_I0_O)        0.124     1.911 r  cpu/u_logic/Kaf3z4_i_105/O
                         net (fo=3, routed)           1.006     2.917    cpu/u_logic/Kaf3z4_i_105_n_0
    SLICE_X89Y65         LUT5 (Prop_lut5_I4_O)        0.152     3.069 f  cpu/u_logic/Owq2z4_i_17/O
                         net (fo=1, routed)           0.934     4.003    cpu/u_logic/Owq2z4_i_17_n_0
    SLICE_X87Y64         LUT6 (Prop_lut6_I0_O)        0.326     4.329 f  cpu/u_logic/Owq2z4_i_8/O
                         net (fo=27, routed)          1.062     5.391    cpu/u_logic/Owq2z4_i_8_n_0
    SLICE_X85Y62         LUT3 (Prop_lut3_I0_O)        0.152     5.543 r  cpu/u_logic/Owq2z4_i_28/O
                         net (fo=4, routed)           0.758     6.302    cpu/u_logic/Owq2z4_i_28_n_0
    SLICE_X87Y60         LUT4 (Prop_lut4_I2_O)        0.332     6.634 r  cpu/u_logic/I3y2z4_i_106/O
                         net (fo=1, routed)           0.574     7.208    cpu/u_logic/I3y2z4_i_106_n_0
    SLICE_X86Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.332 f  cpu/u_logic/I3y2z4_i_58/O
                         net (fo=1, routed)           0.853     8.185    cpu/u_logic/I3y2z4_i_58_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I2_O)        0.124     8.309 f  cpu/u_logic/I3y2z4_i_29/O
                         net (fo=1, routed)           0.823     9.132    cpu/u_logic/I3y2z4_i_29_n_0
    SLICE_X82Y67         LUT6 (Prop_lut6_I2_O)        0.124     9.256 f  cpu/u_logic/I3y2z4_i_13/O
                         net (fo=3, routed)           0.897    10.153    cpu/u_logic/I3y2z4_i_13_n_0
    SLICE_X82Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.277 r  cpu/u_logic/Kyi2z4_i_3/O
                         net (fo=2, routed)           0.812    11.090    cpu/u_logic/Kyi2z4_i_3_n_0
    SLICE_X81Y71         LUT6 (Prop_lut6_I2_O)        0.124    11.214 f  cpu/u_logic/Trq2z4_i_4/O
                         net (fo=9, routed)           1.262    12.475    cpu/u_logic/Trq2z4_i_4_n_0
    SLICE_X67Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.599 r  cpu/u_logic/Avg3z4_i_1/O
                         net (fo=16, routed)          1.362    13.961    cpu/u_logic/Bh0wx4
    SLICE_X77Y94         FDPE                                         r  cpu/u_logic/Nag3z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.597    18.059    cpu/u_logic/HCLK
    SLICE_X77Y94         FDPE                                         r  cpu/u_logic/Nag3z4_reg/C
                         clock pessimism             -0.430    17.629    
                         clock uncertainty           -0.089    17.541    
    SLICE_X77Y94         FDPE (Setup_fdpe_C_D)       -0.081    17.460    cpu/u_logic/Nag3z4_reg
  -------------------------------------------------------------------
                         required time                         17.460    
                         arrival time                         -13.961    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 cpu/u_logic/H3d3z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Exd3z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.338ns  (logic 3.126ns (19.133%)  route 13.212ns (80.867%))
  Logic Levels:           14  (LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.613    -2.434    cpu/u_logic/HCLK
    SLICE_X64Y75         FDPE                                         r  cpu/u_logic/H3d3z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDPE (Prop_fdpe_C_Q)         0.456    -1.978 f  cpu/u_logic/H3d3z4_reg/Q
                         net (fo=179, routed)         1.829    -0.148    cpu/u_logic/H3d3z4
    SLICE_X70Y93         LUT4 (Prop_lut4_I0_O)        0.146    -0.002 r  cpu/u_logic/HWDATA[31]_INST_0_i_27/O
                         net (fo=10, routed)          1.078     1.076    cpu/u_logic/HWDATA[31]_INST_0_i_27_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I1_O)        0.328     1.404 r  cpu/u_logic/HWDATA[24]_INST_0_i_19/O
                         net (fo=1, routed)           0.809     2.213    cpu/u_logic/HWDATA[24]_INST_0_i_19_n_0
    SLICE_X73Y89         LUT5 (Prop_lut5_I4_O)        0.124     2.337 r  cpu/u_logic/HWDATA[24]_INST_0_i_7/O
                         net (fo=2, routed)           0.676     3.013    cpu/u_logic/HWDATA[24]_INST_0_i_7_n_0
    SLICE_X78Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.137 r  cpu/u_logic/Tdp2z4_i_41/O
                         net (fo=61, routed)          0.669     3.806    cpu/u_logic/Tdp2z4_i_41_n_0
    SLICE_X85Y86         LUT2 (Prop_lut2_I1_O)        0.124     3.930 r  cpu/u_logic/Ek03z4_i_59/O
                         net (fo=50, routed)          0.867     4.797    cpu/u_logic/Ek03z4_i_59_n_0
    SLICE_X85Y83         LUT2 (Prop_lut2_I1_O)        0.124     4.921 r  cpu/u_logic/G0w2z4_i_11/O
                         net (fo=10, routed)          1.014     5.936    cpu/u_logic/G0w2z4_i_11_n_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.152     6.088 r  cpu/u_logic/Wo03z4_i_11/O
                         net (fo=3, routed)           0.862     6.950    cpu/u_logic/Wo03z4_i_11_n_0
    SLICE_X78Y81         LUT3 (Prop_lut3_I1_O)        0.348     7.298 r  cpu/u_logic/Dkx2z4_i_8/O
                         net (fo=2, routed)           0.445     7.742    cpu/u_logic/Dkx2z4_i_8_n_0
    SLICE_X77Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.866 r  cpu/u_logic/I113z4_i_5/O
                         net (fo=10, routed)          1.149     9.016    cpu/u_logic/I113z4_i_5_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I0_O)        0.150     9.166 r  cpu/u_logic/M413z4_i_6/O
                         net (fo=1, routed)           0.441     9.607    cpu/u_logic/M413z4_i_6_n_0
    SLICE_X64Y77         LUT6 (Prop_lut6_I0_O)        0.326     9.933 r  cpu/u_logic/M413z4_i_4/O
                         net (fo=11, routed)          1.222    11.154    cpu/u_logic/M413z4_i_4_n_0
    SLICE_X77Y83         LUT3 (Prop_lut3_I1_O)        0.150    11.304 r  cpu/u_logic/Gmd3z4_i_2/O
                         net (fo=2, routed)           0.760    12.064    cpu/u_logic/Gmd3z4_i_2_n_0
    SLICE_X68Y80         LUT6 (Prop_lut6_I0_O)        0.326    12.390 r  cpu/u_logic/F8e3z4_i_2/O
                         net (fo=1, routed)           0.402    12.792    cpu/u_logic/F8e3z4_i_2_n_0
    SLICE_X69Y81         LUT4 (Prop_lut4_I1_O)        0.124    12.916 r  cpu/u_logic/F8e3z4_i_1/O
                         net (fo=16, routed)          0.988    13.904    cpu/u_logic/Aj1wx4
    SLICE_X67Y91         FDPE                                         r  cpu/u_logic/Exd3z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.511    17.973    cpu/u_logic/HCLK
    SLICE_X67Y91         FDPE                                         r  cpu/u_logic/Exd3z4_reg/C
                         clock pessimism             -0.413    17.560    
                         clock uncertainty           -0.089    17.472    
    SLICE_X67Y91         FDPE (Setup_fdpe_C_D)       -0.067    17.405    cpu/u_logic/Exd3z4_reg
  -------------------------------------------------------------------
                         required time                         17.405    
                         arrival time                         -13.904    
  -------------------------------------------------------------------
                         slack                                  3.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[6][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.956%)  route 0.280ns (63.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.568    -0.544    ROM/loader/clk_out1
    SLICE_X66Y53         FDRE                                         r  ROM/loader/nibbleReg_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  ROM/loader/nibbleReg_reg[6][1]/Q
                         net (fo=1, routed)           0.280    -0.101    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y10         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.881    -0.271    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.194    -0.465    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.169    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.509%)  route 0.262ns (61.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.602    -0.510    ROM/loader/clk_out1
    SLICE_X80Y53         FDRE                                         r  ROM/loader/nibbleReg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  ROM/loader/nibbleReg_reg[1][1]/Q
                         net (fo=1, routed)           0.262    -0.084    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/dina[1]
    RAMB36_X3Y10         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.916    -0.236    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.216    -0.452    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.156    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.888%)  route 0.320ns (66.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.599    -0.513    ROM/loader/clk_out1
    SLICE_X78Y57         FDRE                                         r  ROM/loader/nibbleReg_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  ROM/loader/nibbleReg_reg[3][1]/Q
                         net (fo=1, routed)           0.320    -0.029    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[1]
    RAMB36_X3Y12         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.911    -0.241    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.194    -0.435    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.139    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 RAM/rHADDR_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.929%)  route 0.237ns (59.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.565    -0.547    RAM/clk_out1
    SLICE_X66Y62         FDRE                                         r  RAM/rHADDR_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  RAM/rHADDR_reg[8]/Q
                         net (fo=5, routed)           0.237    -0.147    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y12         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.876    -0.276    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.194    -0.470    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.287    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ROM/loader/wordCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.277%)  route 0.248ns (63.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.595    -0.517    ROM/loader/clk_out1
    SLICE_X72Y55         FDRE                                         r  ROM/loader/wordCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  ROM/loader/wordCount_reg[10]/Q
                         net (fo=10, routed)          0.248    -0.129    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y11         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.908    -0.244    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.216    -0.460    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.277    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.220%)  route 0.361ns (68.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.599    -0.513    ROM/loader/clk_out1
    SLICE_X78Y57         FDRE                                         r  ROM/loader/nibbleReg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  ROM/loader/nibbleReg_reg[3][2]/Q
                         net (fo=1, routed)           0.361     0.012    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[2]
    RAMB36_X3Y12         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.911    -0.241    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.194    -0.435    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.139    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.963%)  route 0.363ns (72.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.594    -0.518    ROM/loader/clk_out1
    SLICE_X72Y57         FDRE                                         r  ROM/loader/nibbleReg_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  ROM/loader/nibbleReg_reg[4][2]/Q
                         net (fo=1, routed)           0.363    -0.014    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y12         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.904    -0.248    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.216    -0.464    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.168    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ROM/loader/wordCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.447%)  route 0.257ns (64.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.595    -0.517    ROM/loader/clk_out1
    SLICE_X72Y53         FDRE                                         r  ROM/loader/wordCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  ROM/loader/wordCount_reg[2]/Q
                         net (fo=10, routed)          0.257    -0.119    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y11         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.908    -0.244    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.216    -0.460    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.277    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 RAM/rHADDR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.357%)  route 0.253ns (60.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.564    -0.548    RAM/clk_out1
    SLICE_X66Y63         FDRE                                         r  RAM/rHADDR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  RAM/rHADDR_reg[4]/Q
                         net (fo=5, routed)           0.253    -0.132    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y13         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.872    -0.280    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.194    -0.474    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.291    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 GPIO/rHADDR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.129%)  route 0.255ns (60.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.566    -0.546    GPIO/clk_out1
    SLICE_X70Y61         FDRE                                         r  GPIO/rHADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  GPIO/rHADDR_reg[3]/Q
                         net (fo=41, routed)          0.255    -0.127    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y12         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.876    -0.276    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.194    -0.470    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.287    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clockGen/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y12    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y12    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y13    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y13    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y13    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y13    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y10    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y10    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y70    GPIO/in0A_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X78Y55    GPIO/in0A_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X78Y55    GPIO/in0B_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X78Y55    GPIO/in0B_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X74Y55    GPIO/in1A_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X74Y55    GPIO/in1A_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X80Y65    GPIO/out0H_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X80Y65    GPIO/out0H_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X81Y65    GPIO/out0H_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X81Y65    GPIO/out0H_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y67    GPIO/in0A_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y63    GPIO/in0A_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y63    GPIO/in0A_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y65    GPIO/in0A_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y67    GPIO/in0A_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y66    GPIO/in0A_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X78Y55    GPIO/in0A_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y62    GPIO/in0A_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y65    GPIO/in0A_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y63    GPIO/in0A_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockGen/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  clockGen/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.772ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.571ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Imt2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 0.580ns (7.303%)  route 7.362ns (92.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 17.972 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.626    -2.421    resetGen/HCLK
    SLICE_X69Y65         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y65         FDCE (Prop_fdce_C_Q)         0.456    -1.965 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          1.762    -0.203    cpu/u_logic/HRESETn
    SLICE_X84Y78         LUT1 (Prop_lut1_I0_O)        0.124    -0.079 f  cpu/u_logic/Ypi3z4_i_2/O
                         net (fo=114, routed)         5.601     5.522    cpu/u_logic/Ypi3z4_i_2_n_0
    SLICE_X62Y91         FDPE                                         f  cpu/u_logic/Imt2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.510    17.972    cpu/u_logic/HCLK
    SLICE_X62Y91         FDPE                                         r  cpu/u_logic/Imt2z4_reg/C
                         clock pessimism             -0.430    17.542    
                         clock uncertainty           -0.089    17.454    
    SLICE_X62Y91         FDPE (Recov_fdpe_C_PRE)     -0.361    17.093    cpu/u_logic/Imt2z4_reg
  -------------------------------------------------------------------
                         required time                         17.093    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                 11.571    

Slack (MET) :             11.573ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Gmm2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 0.580ns (7.303%)  route 7.362ns (92.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 17.972 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.626    -2.421    resetGen/HCLK
    SLICE_X69Y65         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y65         FDCE (Prop_fdce_C_Q)         0.456    -1.965 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          1.762    -0.203    cpu/u_logic/HRESETn
    SLICE_X84Y78         LUT1 (Prop_lut1_I0_O)        0.124    -0.079 f  cpu/u_logic/Ypi3z4_i_2/O
                         net (fo=114, routed)         5.601     5.522    cpu/u_logic/Ypi3z4_i_2_n_0
    SLICE_X63Y91         FDPE                                         f  cpu/u_logic/Gmm2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.510    17.972    cpu/u_logic/HCLK
    SLICE_X63Y91         FDPE                                         r  cpu/u_logic/Gmm2z4_reg/C
                         clock pessimism             -0.430    17.542    
                         clock uncertainty           -0.089    17.454    
    SLICE_X63Y91         FDPE (Recov_fdpe_C_PRE)     -0.359    17.095    cpu/u_logic/Gmm2z4_reg
  -------------------------------------------------------------------
                         required time                         17.095    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                 11.573    

Slack (MET) :             11.886ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Mi23z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.629ns  (logic 0.580ns (7.602%)  route 7.049ns (92.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 17.972 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.626    -2.421    resetGen/HCLK
    SLICE_X69Y65         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y65         FDCE (Prop_fdce_C_Q)         0.456    -1.965 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          1.762    -0.203    cpu/u_logic/HRESETn
    SLICE_X84Y78         LUT1 (Prop_lut1_I0_O)        0.124    -0.079 f  cpu/u_logic/Ypi3z4_i_2/O
                         net (fo=114, routed)         5.287     5.208    cpu/u_logic/Ypi3z4_i_2_n_0
    SLICE_X71Y90         FDPE                                         f  cpu/u_logic/Mi23z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.510    17.972    cpu/u_logic/HCLK
    SLICE_X71Y90         FDPE                                         r  cpu/u_logic/Mi23z4_reg/C
                         clock pessimism             -0.430    17.542    
                         clock uncertainty           -0.089    17.454    
    SLICE_X71Y90         FDPE (Recov_fdpe_C_PRE)     -0.359    17.095    cpu/u_logic/Mi23z4_reg
  -------------------------------------------------------------------
                         required time                         17.095    
                         arrival time                          -5.208    
  -------------------------------------------------------------------
                         slack                                 11.886    

Slack (MET) :             11.955ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/J0l2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.640ns  (logic 0.580ns (7.592%)  route 7.060ns (92.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 18.051 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.626    -2.421    resetGen/HCLK
    SLICE_X69Y65         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y65         FDCE (Prop_fdce_C_Q)         0.456    -1.965 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          1.609    -0.356    cpu/u_logic/HRESETn
    SLICE_X73Y72         LUT1 (Prop_lut1_I0_O)        0.124    -0.232 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.450     5.219    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X75Y82         FDPE                                         f  cpu/u_logic/J0l2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.589    18.051    cpu/u_logic/HCLK
    SLICE_X75Y82         FDPE                                         r  cpu/u_logic/J0l2z4_reg/C
                         clock pessimism             -0.430    17.621    
                         clock uncertainty           -0.089    17.533    
    SLICE_X75Y82         FDPE (Recov_fdpe_C_PRE)     -0.359    17.174    cpu/u_logic/J0l2z4_reg
  -------------------------------------------------------------------
                         required time                         17.174    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                 11.955    

Slack (MET) :             11.955ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Kaf3z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.640ns  (logic 0.580ns (7.592%)  route 7.060ns (92.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 18.051 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.626    -2.421    resetGen/HCLK
    SLICE_X69Y65         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y65         FDCE (Prop_fdce_C_Q)         0.456    -1.965 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          1.609    -0.356    cpu/u_logic/HRESETn
    SLICE_X73Y72         LUT1 (Prop_lut1_I0_O)        0.124    -0.232 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.450     5.219    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X75Y82         FDPE                                         f  cpu/u_logic/Kaf3z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.589    18.051    cpu/u_logic/HCLK
    SLICE_X75Y82         FDPE                                         r  cpu/u_logic/Kaf3z4_reg/C
                         clock pessimism             -0.430    17.621    
                         clock uncertainty           -0.089    17.533    
    SLICE_X75Y82         FDPE (Recov_fdpe_C_PRE)     -0.359    17.174    cpu/u_logic/Kaf3z4_reg
  -------------------------------------------------------------------
                         required time                         17.174    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                 11.955    

Slack (MET) :             12.047ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Td33z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 0.580ns (7.766%)  route 6.888ns (92.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.626    -2.421    resetGen/HCLK
    SLICE_X69Y65         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y65         FDCE (Prop_fdce_C_Q)         0.456    -1.965 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          1.762    -0.203    cpu/u_logic/HRESETn
    SLICE_X84Y78         LUT1 (Prop_lut1_I0_O)        0.124    -0.079 f  cpu/u_logic/Ypi3z4_i_2/O
                         net (fo=114, routed)         5.127     5.048    cpu/u_logic/Ypi3z4_i_2_n_0
    SLICE_X66Y96         FDPE                                         f  cpu/u_logic/Td33z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.512    17.974    cpu/u_logic/HCLK
    SLICE_X66Y96         FDPE                                         r  cpu/u_logic/Td33z4_reg/C
                         clock pessimism             -0.430    17.544    
                         clock uncertainty           -0.089    17.456    
    SLICE_X66Y96         FDPE (Recov_fdpe_C_PRE)     -0.361    17.095    cpu/u_logic/Td33z4_reg
  -------------------------------------------------------------------
                         required time                         17.095    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                 12.047    

Slack (MET) :             12.141ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Ccq2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.228ns  (logic 0.612ns (8.467%)  route 6.616ns (91.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 18.059 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.626    -2.421    resetGen/HCLK
    SLICE_X69Y65         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y65         FDCE (Prop_fdce_C_Q)         0.456    -1.965 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          2.144     0.179    cpu/u_logic/HRESETn
    SLICE_X66Y81         LUT1 (Prop_lut1_I0_O)        0.156     0.335 f  cpu/u_logic/P9h3z4_i_2/O
                         net (fo=120, routed)         4.472     4.807    cpu/u_logic/P9h3z4_i_2_n_0
    SLICE_X74Y93         FDPE                                         f  cpu/u_logic/Ccq2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.597    18.059    cpu/u_logic/HCLK
    SLICE_X74Y93         FDPE                                         r  cpu/u_logic/Ccq2z4_reg/C
                         clock pessimism             -0.430    17.629    
                         clock uncertainty           -0.089    17.541    
    SLICE_X74Y93         FDPE (Recov_fdpe_C_PRE)     -0.592    16.949    cpu/u_logic/Ccq2z4_reg
  -------------------------------------------------------------------
                         required time                         16.949    
                         arrival time                          -4.807    
  -------------------------------------------------------------------
                         slack                                 12.141    

Slack (MET) :             12.141ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Edl2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.228ns  (logic 0.612ns (8.467%)  route 6.616ns (91.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 18.059 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.626    -2.421    resetGen/HCLK
    SLICE_X69Y65         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y65         FDCE (Prop_fdce_C_Q)         0.456    -1.965 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          2.144     0.179    cpu/u_logic/HRESETn
    SLICE_X66Y81         LUT1 (Prop_lut1_I0_O)        0.156     0.335 f  cpu/u_logic/P9h3z4_i_2/O
                         net (fo=120, routed)         4.472     4.807    cpu/u_logic/P9h3z4_i_2_n_0
    SLICE_X74Y93         FDPE                                         f  cpu/u_logic/Edl2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.597    18.059    cpu/u_logic/HCLK
    SLICE_X74Y93         FDPE                                         r  cpu/u_logic/Edl2z4_reg/C
                         clock pessimism             -0.430    17.629    
                         clock uncertainty           -0.089    17.541    
    SLICE_X74Y93         FDPE (Recov_fdpe_C_PRE)     -0.592    16.949    cpu/u_logic/Edl2z4_reg
  -------------------------------------------------------------------
                         required time                         16.949    
                         arrival time                          -4.807    
  -------------------------------------------------------------------
                         slack                                 12.141    

Slack (MET) :             12.224ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Kc03z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 0.580ns (7.958%)  route 6.709ns (92.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 17.969 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.626    -2.421    resetGen/HCLK
    SLICE_X69Y65         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y65         FDCE (Prop_fdce_C_Q)         0.456    -1.965 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          1.609    -0.356    cpu/u_logic/HRESETn
    SLICE_X73Y72         LUT1 (Prop_lut1_I0_O)        0.124    -0.232 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.099     4.868    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X68Y86         FDPE                                         f  cpu/u_logic/Kc03z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.507    17.969    cpu/u_logic/HCLK
    SLICE_X68Y86         FDPE                                         r  cpu/u_logic/Kc03z4_reg/C
                         clock pessimism             -0.430    17.539    
                         clock uncertainty           -0.089    17.451    
    SLICE_X68Y86         FDPE (Recov_fdpe_C_PRE)     -0.359    17.092    cpu/u_logic/Kc03z4_reg
  -------------------------------------------------------------------
                         required time                         17.092    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                 12.224    

Slack (MET) :             12.224ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Rtz2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 0.580ns (7.958%)  route 6.709ns (92.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 17.969 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.626    -2.421    resetGen/HCLK
    SLICE_X69Y65         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y65         FDCE (Prop_fdce_C_Q)         0.456    -1.965 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          1.609    -0.356    cpu/u_logic/HRESETn
    SLICE_X73Y72         LUT1 (Prop_lut1_I0_O)        0.124    -0.232 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.099     4.868    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X68Y86         FDPE                                         f  cpu/u_logic/Rtz2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        1.507    17.969    cpu/u_logic/HCLK
    SLICE_X68Y86         FDPE                                         r  cpu/u_logic/Rtz2z4_reg/C
                         clock pessimism             -0.430    17.539    
                         clock uncertainty           -0.089    17.451    
    SLICE_X68Y86         FDPE (Recov_fdpe_C_PRE)     -0.359    17.092    cpu/u_logic/Rtz2z4_reg
  -------------------------------------------------------------------
                         required time                         17.092    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                 12.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Ark2z4_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.259%)  route 0.550ns (74.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.564    -0.548    resetGen/HCLK
    SLICE_X69Y65         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          0.266    -0.141    cpu/u_logic/HRESETn
    SLICE_X66Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.096 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.285     0.188    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X66Y70         FDCE                                         f  cpu/u_logic/Ark2z4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.829    -0.323    cpu/u_logic/HCLK
    SLICE_X66Y70         FDCE                                         r  cpu/u_logic/Ark2z4_reg/C
                         clock pessimism             -0.194    -0.517    
    SLICE_X66Y70         FDCE (Remov_fdce_C_CLR)     -0.067    -0.584    cpu/u_logic/Ark2z4_reg
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Pdi2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.188ns (29.446%)  route 0.450ns (70.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.564    -0.548    resetGen/HCLK
    SLICE_X69Y65         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          0.266    -0.141    cpu/u_logic/HRESETn
    SLICE_X66Y65         LUT1 (Prop_lut1_I0_O)        0.047    -0.094 f  cpu/u_logic/Y1n2z4_i_1/O
                         net (fo=120, routed)         0.185     0.090    cpu/u_logic/Y1n2z4_i_1_n_0
    SLICE_X64Y67         FDPE                                         f  cpu/u_logic/Pdi2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.832    -0.320    cpu/u_logic/HCLK
    SLICE_X64Y67         FDPE                                         r  cpu/u_logic/Pdi2z4_reg/C
                         clock pessimism             -0.194    -0.514    
    SLICE_X64Y67         FDPE (Remov_fdpe_C_PRE)     -0.169    -0.683    cpu/u_logic/Pdi2z4_reg
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Ydw2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.395%)  route 0.645ns (77.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.564    -0.548    resetGen/HCLK
    SLICE_X69Y65         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          0.266    -0.141    cpu/u_logic/HRESETn
    SLICE_X66Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.096 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.379     0.282    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X73Y70         FDPE                                         f  cpu/u_logic/Ydw2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.856    -0.296    cpu/u_logic/HCLK
    SLICE_X73Y70         FDPE                                         r  cpu/u_logic/Ydw2z4_reg/C
                         clock pessimism             -0.194    -0.490    
    SLICE_X73Y70         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.585    cpu/u_logic/Ydw2z4_reg
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Y6t2z4_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.278%)  route 0.649ns (77.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.564    -0.548    resetGen/HCLK
    SLICE_X69Y65         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          0.266    -0.141    cpu/u_logic/HRESETn
    SLICE_X66Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.096 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.383     0.287    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X72Y70         FDCE                                         f  cpu/u_logic/Y6t2z4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.856    -0.296    cpu/u_logic/HCLK
    SLICE_X72Y70         FDCE                                         r  cpu/u_logic/Y6t2z4_reg/C
                         clock pessimism             -0.194    -0.490    
    SLICE_X72Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.582    cpu/u_logic/Y6t2z4_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Lny2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.896%)  route 0.663ns (78.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.564    -0.548    resetGen/HCLK
    SLICE_X69Y65         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          0.266    -0.141    cpu/u_logic/HRESETn
    SLICE_X66Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.096 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.398     0.301    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X73Y66         FDPE                                         f  cpu/u_logic/Lny2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.860    -0.292    cpu/u_logic/HCLK
    SLICE_X73Y66         FDPE                                         r  cpu/u_logic/Lny2z4_reg/C
                         clock pessimism             -0.194    -0.486    
    SLICE_X73Y66         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.581    cpu/u_logic/Lny2z4_reg
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Sgj2z4_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.943%)  route 0.662ns (78.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.564    -0.548    resetGen/HCLK
    SLICE_X69Y65         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          0.266    -0.141    cpu/u_logic/HRESETn
    SLICE_X66Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.096 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.396     0.299    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X66Y71         FDCE                                         f  cpu/u_logic/Sgj2z4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.828    -0.324    cpu/u_logic/HCLK
    SLICE_X66Y71         FDCE                                         r  cpu/u_logic/Sgj2z4_reg/C
                         clock pessimism             -0.194    -0.518    
    SLICE_X66Y71         FDCE (Remov_fdce_C_CLR)     -0.067    -0.585    cpu/u_logic/Sgj2z4_reg
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Npk2z4_reg_rep/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.188ns (24.769%)  route 0.571ns (75.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.564    -0.548    resetGen/HCLK
    SLICE_X69Y65         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          0.266    -0.141    cpu/u_logic/HRESETn
    SLICE_X66Y65         LUT1 (Prop_lut1_I0_O)        0.047    -0.094 f  cpu/u_logic/Y1n2z4_i_1/O
                         net (fo=120, routed)         0.305     0.211    cpu/u_logic/Y1n2z4_i_1_n_0
    SLICE_X65Y73         FDCE                                         f  cpu/u_logic/Npk2z4_reg_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.825    -0.327    cpu/u_logic/HCLK
    SLICE_X65Y73         FDCE                                         r  cpu/u_logic/Npk2z4_reg_rep/C
                         clock pessimism             -0.194    -0.521    
    SLICE_X65Y73         FDCE (Remov_fdce_C_CLR)     -0.166    -0.687    cpu/u_logic/Npk2z4_reg_rep
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Bsy2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.186ns (19.990%)  route 0.744ns (80.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.564    -0.548    resetGen/HCLK
    SLICE_X69Y65         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          0.266    -0.141    cpu/u_logic/HRESETn
    SLICE_X66Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.096 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.479     0.382    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X74Y67         FDPE                                         f  cpu/u_logic/Bsy2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.862    -0.290    cpu/u_logic/HCLK
    SLICE_X74Y67         FDPE                                         r  cpu/u_logic/Bsy2z4_reg/C
                         clock pessimism             -0.194    -0.484    
    SLICE_X74Y67         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.555    cpu/u_logic/Bsy2z4_reg
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Mfw2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.186ns (19.990%)  route 0.744ns (80.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.564    -0.548    resetGen/HCLK
    SLICE_X69Y65         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          0.266    -0.141    cpu/u_logic/HRESETn
    SLICE_X66Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.096 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.479     0.382    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X74Y67         FDPE                                         f  cpu/u_logic/Mfw2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.862    -0.290    cpu/u_logic/HCLK
    SLICE_X74Y67         FDPE                                         r  cpu/u_logic/Mfw2z4_reg/C
                         clock pessimism             -0.194    -0.484    
    SLICE_X74Y67         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.555    cpu/u_logic/Mfw2z4_reg
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Viy2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.186ns (19.990%)  route 0.744ns (80.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.564    -0.548    resetGen/HCLK
    SLICE_X69Y65         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  resetGen/resetFF_reg[4]/Q
                         net (fo=13, routed)          0.266    -0.141    cpu/u_logic/HRESETn
    SLICE_X66Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.096 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.479     0.382    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X74Y67         FDPE                                         f  cpu/u_logic/Viy2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1455, routed)        0.862    -0.290    cpu/u_logic/HCLK
    SLICE_X74Y67         FDPE                                         r  cpu/u_logic/Viy2z4_reg/C
                         clock pessimism             -0.194    -0.484    
    SLICE_X74Y67         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.555    cpu/u_logic/Viy2z4_reg
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.937    





