risc
isbeq
cycle time
and
instruction decoder
or
minimal
multiplexer
control signals
clock signal
id
regdatasrc
pipeline
branch
alusrc
aluop
wb
load
ex
register writeback
critical path
instruction mix
mips
sw
j
store
latches
data memory
memwrite
propagation delay
decoder
cpu
dst
isa
src1
register file
src2
alu
sub
pc
mem
instruction decode
beq
iszero
instruction fetch
regwrite
execute
registers
if
load-store architecture
bne
mux
pcsrc
add
lw
single-cycle implementation
jump
sxt
slt
