$date
	Fri Nov  9 19:10:54 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100fs
$end
$scope module gen_part_products_tb $end
$var wire 64 ! P [63:0] $end
$var reg 8 " A [7:0] $end
$var reg 8 # B [7:0] $end
$scope module dut $end
$var wire 8 $ A [7:0] $end
$var wire 8 % B [7:0] $end
$var wire 64 & P [63:0] $end
$scope begin part_product[0] $end
$upscope $end
$scope begin part_product[1] $end
$upscope $end
$scope begin part_product[2] $end
$upscope $end
$scope begin part_product[3] $end
$upscope $end
$scope begin part_product[4] $end
$upscope $end
$scope begin part_product[5] $end
$upscope $end
$scope begin part_product[6] $end
$upscope $end
$scope begin part_product[7] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#2000
b100000000000000010000000000000001000000000000000100000000 !
b100000000000000010000000000000001000000000000000100000000 &
b10101010 #
b10101010 %
b11111111 "
b11111111 $
#4000
b100000001000000010000000100000001000000010000000100000001 !
b100000001000000010000000100000001000000010000000100000001 &
b11111111 #
b11111111 %
#6000
