#! /bin/sh

iverilog src/*.v tb/MainTest.v
./a.out 