package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import (
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
	"unsafe"
)

// CUDA handle for settopologicalchargefinitelattice kernel
var settopologicalchargefinitelattice_code cu.Function

// Stores the arguments for settopologicalchargefinitelattice kernel invocation
type settopologicalchargefinitelattice_args_t struct {
	arg_s   unsafe.Pointer
	arg_mx  unsafe.Pointer
	arg_my  unsafe.Pointer
	arg_mz  unsafe.Pointer
	arg_Nx  int
	arg_Ny  int
	arg_Nz  int
	arg_PBC byte
	argptr  [8]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for settopologicalchargefinitelattice kernel invocation
var settopologicalchargefinitelattice_args settopologicalchargefinitelattice_args_t

func init() {
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	settopologicalchargefinitelattice_args.argptr[0] = unsafe.Pointer(&settopologicalchargefinitelattice_args.arg_s)
	settopologicalchargefinitelattice_args.argptr[1] = unsafe.Pointer(&settopologicalchargefinitelattice_args.arg_mx)
	settopologicalchargefinitelattice_args.argptr[2] = unsafe.Pointer(&settopologicalchargefinitelattice_args.arg_my)
	settopologicalchargefinitelattice_args.argptr[3] = unsafe.Pointer(&settopologicalchargefinitelattice_args.arg_mz)
	settopologicalchargefinitelattice_args.argptr[4] = unsafe.Pointer(&settopologicalchargefinitelattice_args.arg_Nx)
	settopologicalchargefinitelattice_args.argptr[5] = unsafe.Pointer(&settopologicalchargefinitelattice_args.arg_Ny)
	settopologicalchargefinitelattice_args.argptr[6] = unsafe.Pointer(&settopologicalchargefinitelattice_args.arg_Nz)
	settopologicalchargefinitelattice_args.argptr[7] = unsafe.Pointer(&settopologicalchargefinitelattice_args.arg_PBC)
}

// Wrapper for settopologicalchargefinitelattice CUDA kernel, asynchronous.
func k_settopologicalchargefinitelattice_async(s unsafe.Pointer, mx unsafe.Pointer, my unsafe.Pointer, mz unsafe.Pointer, Nx int, Ny int, Nz int, PBC byte, cfg *config) {
	if Synchronous { // debug
		Sync()
		timer.Start("settopologicalchargefinitelattice")
	}

	settopologicalchargefinitelattice_args.Lock()
	defer settopologicalchargefinitelattice_args.Unlock()

	if settopologicalchargefinitelattice_code == 0 {
		settopologicalchargefinitelattice_code = fatbinLoad(settopologicalchargefinitelattice_map, "settopologicalchargefinitelattice")
	}

	settopologicalchargefinitelattice_args.arg_s = s
	settopologicalchargefinitelattice_args.arg_mx = mx
	settopologicalchargefinitelattice_args.arg_my = my
	settopologicalchargefinitelattice_args.arg_mz = mz
	settopologicalchargefinitelattice_args.arg_Nx = Nx
	settopologicalchargefinitelattice_args.arg_Ny = Ny
	settopologicalchargefinitelattice_args.arg_Nz = Nz
	settopologicalchargefinitelattice_args.arg_PBC = PBC

	args := settopologicalchargefinitelattice_args.argptr[:]
	cu.LaunchKernel(settopologicalchargefinitelattice_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous { // debug
		Sync()
		timer.Stop("settopologicalchargefinitelattice")
	}
}

// maps compute capability on PTX code for settopologicalchargefinitelattice kernel.
var settopologicalchargefinitelattice_map = map[int]string{0: "",
	30: settopologicalchargefinitelattice_ptx_30}

// settopologicalchargefinitelattice PTX code for various compute capabilities.
const (
	settopologicalchargefinitelattice_ptx_30 = `
.version 6.4
.target sm_30
.address_size 64

	// .globl	settopologicalchargefinitelattice

.visible .entry settopologicalchargefinitelattice(
	.param .u64 settopologicalchargefinitelattice_param_0,
	.param .u64 settopologicalchargefinitelattice_param_1,
	.param .u64 settopologicalchargefinitelattice_param_2,
	.param .u64 settopologicalchargefinitelattice_param_3,
	.param .u32 settopologicalchargefinitelattice_param_4,
	.param .u32 settopologicalchargefinitelattice_param_5,
	.param .u32 settopologicalchargefinitelattice_param_6,
	.param .u8 settopologicalchargefinitelattice_param_7
)
{
	.reg .pred 	%p<74>;
	.reg .b16 	%rs<8>;
	.reg .f32 	%f<314>;
	.reg .b32 	%r<137>;
	.reg .b64 	%rd<37>;


	ld.param.u64 	%rd5, [settopologicalchargefinitelattice_param_0];
	ld.param.u64 	%rd6, [settopologicalchargefinitelattice_param_1];
	ld.param.u64 	%rd7, [settopologicalchargefinitelattice_param_2];
	ld.param.u64 	%rd8, [settopologicalchargefinitelattice_param_3];
	ld.param.u32 	%r40, [settopologicalchargefinitelattice_param_4];
	ld.param.u32 	%r41, [settopologicalchargefinitelattice_param_5];
	ld.param.u32 	%r42, [settopologicalchargefinitelattice_param_6];
	ld.param.u8 	%rs3, [settopologicalchargefinitelattice_param_7];
	cvta.to.global.u64 	%rd1, %rd8;
	cvta.to.global.u64 	%rd2, %rd7;
	cvta.to.global.u64 	%rd3, %rd6;
	mov.u32 	%r43, %ntid.x;
	mov.u32 	%r44, %ctaid.x;
	mov.u32 	%r45, %tid.x;
	mad.lo.s32 	%r1, %r43, %r44, %r45;
	mov.u32 	%r46, %ntid.y;
	mov.u32 	%r47, %ctaid.y;
	mov.u32 	%r48, %tid.y;
	mad.lo.s32 	%r2, %r46, %r47, %r48;
	mov.u32 	%r49, %ntid.z;
	mov.u32 	%r50, %ctaid.z;
	mov.u32 	%r51, %tid.z;
	mad.lo.s32 	%r3, %r49, %r50, %r51;
	setp.ge.s32	%p3, %r2, %r41;
	setp.ge.s32	%p4, %r1, %r40;
	or.pred  	%p5, %p3, %p4;
	setp.ge.s32	%p6, %r3, %r42;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB0_58;

	cvta.to.global.u64 	%rd9, %rd5;
	mul.lo.s32 	%r4, %r3, %r41;
	add.s32 	%r52, %r4, %r2;
	mul.lo.s32 	%r5, %r52, %r40;
	add.s32 	%r53, %r5, %r1;
	mul.wide.s32 	%rd10, %r53, 4;
	add.s64 	%rd11, %rd3, %rd10;
	add.s64 	%rd12, %rd2, %rd10;
	add.s64 	%rd13, %rd1, %rd10;
	ld.global.f32 	%f1, [%rd11];
	ld.global.f32 	%f2, [%rd12];
	mul.f32 	%f64, %f2, %f2;
	fma.rn.f32 	%f65, %f1, %f1, %f64;
	ld.global.f32 	%f3, [%rd13];
	fma.rn.f32 	%f66, %f3, %f3, %f65;
	setp.eq.f32	%p8, %f66, 0f00000000;
	add.s64 	%rd4, %rd9, %rd10;
	@%p8 bra 	BB0_57;
	bra.uni 	BB0_2;

BB0_57:
	mov.u32 	%r130, 0;
	st.global.u32 	[%rd4], %r130;
	bra.uni 	BB0_58;

BB0_2:
	and.b16  	%rs1, %rs3, 1;
	setp.eq.s16	%p9, %rs1, 0;
	add.s32 	%r6, %r1, 1;
	@%p9 bra 	BB0_4;

	rem.s32 	%r54, %r6, %r40;
	add.s32 	%r55, %r54, %r40;
	rem.s32 	%r131, %r55, %r40;
	bra.uni 	BB0_5;

BB0_4:
	add.s32 	%r56, %r40, -1;
	min.s32 	%r131, %r6, %r56;

BB0_5:
	setp.ne.s16	%p11, %rs1, 0;
	setp.ge.s32	%p12, %r6, %r40;
	setp.lt.s32	%p13, %r6, %r40;
	or.pred  	%p1, %p13, %p11;
	mov.f32 	%f293, 0f00000000;
	and.pred  	%p14, %p12, %p9;
	mov.f32 	%f294, %f293;
	mov.f32 	%f295, %f293;
	@%p14 bra 	BB0_7;

	add.s32 	%r57, %r131, %r5;
	mul.wide.s32 	%rd14, %r57, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.f32 	%f293, [%rd15];
	add.s64 	%rd16, %rd2, %rd14;
	ld.global.f32 	%f294, [%rd16];
	add.s64 	%rd17, %rd1, %rd14;
	ld.global.f32 	%f295, [%rd17];

BB0_7:
	and.b16  	%rs2, %rs3, 2;
	setp.eq.s16	%p15, %rs2, 0;
	add.s32 	%r10, %r2, 1;
	@%p15 bra 	BB0_9;

	rem.s32 	%r58, %r10, %r41;
	add.s32 	%r59, %r58, %r41;
	rem.s32 	%r132, %r59, %r41;
	bra.uni 	BB0_10;

BB0_9:
	add.s32 	%r60, %r41, -1;
	min.s32 	%r132, %r10, %r60;

BB0_10:
	setp.ne.s16	%p17, %rs2, 0;
	setp.ge.s32	%p18, %r10, %r41;
	setp.lt.s32	%p19, %r10, %r41;
	or.pred  	%p2, %p19, %p17;
	mov.f32 	%f296, 0f00000000;
	and.pred  	%p20, %p18, %p15;
	mov.f32 	%f297, %f296;
	mov.f32 	%f298, %f296;
	@%p20 bra 	BB0_12;

	add.s32 	%r61, %r132, %r4;
	mad.lo.s32 	%r62, %r61, %r40, %r1;
	mul.wide.s32 	%rd18, %r62, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.f32 	%f298, [%rd19];
	add.s64 	%rd20, %rd2, %rd18;
	ld.global.f32 	%f297, [%rd20];
	add.s64 	%rd21, %rd1, %rd18;
	ld.global.f32 	%f296, [%rd21];

BB0_12:
	add.s32 	%r14, %r1, -1;
	@%p9 bra 	BB0_14;

	rem.s32 	%r63, %r14, %r40;
	add.s32 	%r64, %r63, %r40;
	rem.s32 	%r133, %r64, %r40;
	bra.uni 	BB0_15;

BB0_14:
	mov.u32 	%r65, 0;
	max.s32 	%r133, %r14, %r65;

BB0_15:
	add.s32 	%r18, %r133, %r5;
	setp.lt.s32	%p22, %r14, 0;
	mov.f32 	%f299, 0f00000000;
	and.pred  	%p24, %p22, %p9;
	mov.f32 	%f300, %f299;
	mov.f32 	%f301, %f299;
	@%p24 bra 	BB0_17;

	mul.wide.s32 	%rd22, %r18, 4;
	add.s64 	%rd23, %rd3, %rd22;
	ld.global.f32 	%f301, [%rd23];
	add.s64 	%rd24, %rd2, %rd22;
	ld.global.f32 	%f300, [%rd24];
	add.s64 	%rd25, %rd1, %rd22;
	ld.global.f32 	%f299, [%rd25];

BB0_17:
	add.s32 	%r19, %r2, -1;
	@%p15 bra 	BB0_19;

	rem.s32 	%r66, %r19, %r41;
	add.s32 	%r67, %r66, %r41;
	rem.s32 	%r134, %r67, %r41;
	bra.uni 	BB0_20;

BB0_19:
	mov.u32 	%r68, 0;
	max.s32 	%r134, %r19, %r68;

BB0_20:
	add.s32 	%r69, %r134, %r4;
	mad.lo.s32 	%r23, %r69, %r40, %r1;
	setp.lt.s32	%p26, %r19, 0;
	mov.f32 	%f302, 0f00000000;
	and.pred  	%p28, %p26, %p15;
	mov.f32 	%f303, %f302;
	mov.f32 	%f304, %f302;
	@%p28 bra 	BB0_22;

	mul.wide.s32 	%rd26, %r23, 4;
	add.s64 	%rd27, %rd3, %rd26;
	ld.global.f32 	%f304, [%rd27];
	add.s64 	%rd28, %rd2, %rd26;
	ld.global.f32 	%f303, [%rd28];
	add.s64 	%rd29, %rd1, %rd26;
	ld.global.f32 	%f302, [%rd29];

BB0_22:
	@%p15 bra 	BB0_24;

	rem.s32 	%r70, %r10, %r41;
	add.s32 	%r71, %r70, %r41;
	rem.s32 	%r135, %r71, %r41;
	bra.uni 	BB0_25;

BB0_24:
	mov.u32 	%r72, 0;
	max.s32 	%r135, %r10, %r72;

BB0_25:
	add.s32 	%r27, %r135, %r4;
	@%p9 bra 	BB0_27;

	rem.s32 	%r73, %r6, %r40;
	add.s32 	%r74, %r73, %r40;
	rem.s32 	%r136, %r74, %r40;
	bra.uni 	BB0_28;

BB0_27:
	add.s32 	%r75, %r40, -1;
	min.s32 	%r136, %r6, %r75;

BB0_28:
	mad.lo.s32 	%r31, %r27, %r40, %r136;
	not.pred 	%p31, %p2;
	not.pred 	%p32, %p1;
	or.pred  	%p33, %p32, %p31;
	mov.f32 	%f305, 0f00000000;
	mov.f32 	%f306, %f305;
	mov.f32 	%f307, %f305;
	@%p33 bra 	BB0_30;

	mul.wide.s32 	%rd30, %r31, 4;
	add.s64 	%rd31, %rd3, %rd30;
	ld.global.f32 	%f307, [%rd31];
	add.s64 	%rd32, %rd2, %rd30;
	ld.global.f32 	%f306, [%rd32];
	add.s64 	%rd33, %rd1, %rd30;
	ld.global.f32 	%f305, [%rd33];

BB0_30:
	mul.f32 	%f82, %f295, %f297;
	mul.f32 	%f83, %f294, %f296;
	sub.f32 	%f84, %f83, %f82;
	mul.f32 	%f85, %f293, %f296;
	mul.f32 	%f86, %f295, %f298;
	sub.f32 	%f87, %f86, %f85;
	mul.f32 	%f88, %f294, %f298;
	mul.f32 	%f89, %f293, %f297;
	sub.f32 	%f90, %f89, %f88;
	mul.f32 	%f91, %f2, %f87;
	fma.rn.f32 	%f92, %f1, %f84, %f91;
	fma.rn.f32 	%f93, %f3, %f90, %f92;
	mul.f32 	%f94, %f2, %f294;
	fma.rn.f32 	%f95, %f1, %f293, %f94;
	fma.rn.f32 	%f96, %f3, %f295, %f95;
	add.f32 	%f34, %f96, 0f3F800000;
	mul.f32 	%f97, %f1, %f298;
	fma.rn.f32 	%f98, %f2, %f297, %f97;
	fma.rn.f32 	%f35, %f3, %f296, %f98;
	add.f32 	%f99, %f34, %f35;
	mul.f32 	%f100, %f293, %f298;
	fma.rn.f32 	%f101, %f294, %f297, %f100;
	fma.rn.f32 	%f102, %f295, %f296, %f101;
	add.f32 	%f103, %f102, %f99;
	abs.f32 	%f36, %f103;
	abs.f32 	%f37, %f93;
	setp.eq.f32	%p34, %f36, 0f00000000;
	setp.eq.f32	%p35, %f37, 0f00000000;
	and.pred  	%p36, %p34, %p35;
	mov.b32 	 %r32, %f103;
	mov.b32 	 %r76, %f93;
	and.b32  	%r33, %r76, -2147483648;
	@%p36 bra 	BB0_34;
	bra.uni 	BB0_31;

BB0_34:
	shr.s32 	%r83, %r32, 31;
	and.b32  	%r84, %r83, 1078530011;
	or.b32  	%r85, %r84, %r33;
	mov.b32 	 %f308, %r85;
	bra.uni 	BB0_35;

BB0_31:
	setp.eq.f32	%p37, %f36, 0f7F800000;
	setp.eq.f32	%p38, %f37, 0f7F800000;
	and.pred  	%p39, %p37, %p38;
	@%p39 bra 	BB0_33;
	bra.uni 	BB0_32;

BB0_33:
	shr.s32 	%r79, %r32, 31;
	and.b32  	%r80, %r79, 13483017;
	add.s32 	%r81, %r80, 1061752795;
	or.b32  	%r82, %r81, %r33;
	mov.b32 	 %f308, %r82;
	bra.uni 	BB0_35;

BB0_32:
	max.f32 	%f104, %f37, %f36;
	min.f32 	%f105, %f37, %f36;
	div.rn.f32 	%f106, %f105, %f104;
	mul.rn.f32 	%f107, %f106, %f106;
	mov.f32 	%f108, 0fC0B59883;
	mov.f32 	%f109, 0fBF52C7EA;
	fma.rn.f32 	%f110, %f107, %f109, %f108;
	mov.f32 	%f111, 0fC0D21907;
	fma.rn.f32 	%f112, %f110, %f107, %f111;
	mul.f32 	%f113, %f107, %f112;
	mul.f32 	%f114, %f106, %f113;
	add.f32 	%f115, %f107, 0f41355DC0;
	mov.f32 	%f116, 0f41E6BD60;
	fma.rn.f32 	%f117, %f115, %f107, %f116;
	mov.f32 	%f118, 0f419D92C8;
	fma.rn.f32 	%f119, %f117, %f107, %f118;
	rcp.rn.f32 	%f120, %f119;
	fma.rn.f32 	%f121, %f114, %f120, %f106;
	mov.f32 	%f122, 0f3FC90FDB;
	sub.f32 	%f123, %f122, %f121;
	setp.gt.f32	%p40, %f37, %f36;
	selp.f32	%f124, %f123, %f121, %p40;
	mov.f32 	%f125, 0f40490FDB;
	sub.f32 	%f126, %f125, %f124;
	setp.lt.s32	%p41, %r32, 0;
	selp.f32	%f127, %f126, %f124, %p41;
	mov.b32 	 %r77, %f127;
	or.b32  	%r78, %r77, %r33;
	mov.b32 	 %f128, %r78;
	add.f32 	%f129, %f36, %f37;
	setp.gtu.f32	%p42, %f129, 0f7F800000;
	selp.f32	%f308, %f129, %f128, %p42;

BB0_35:
	mul.f32 	%f130, %f299, %f303;
	mul.f32 	%f131, %f300, %f302;
	sub.f32 	%f132, %f131, %f130;
	mul.f32 	%f133, %f301, %f302;
	mul.f32 	%f134, %f299, %f304;
	sub.f32 	%f135, %f134, %f133;
	mul.f32 	%f136, %f300, %f304;
	mul.f32 	%f137, %f301, %f303;
	sub.f32 	%f138, %f137, %f136;
	mul.f32 	%f139, %f2, %f135;
	fma.rn.f32 	%f140, %f1, %f132, %f139;
	fma.rn.f32 	%f141, %f3, %f138, %f140;
	mul.f32 	%f142, %f1, %f301;
	fma.rn.f32 	%f143, %f2, %f300, %f142;
	fma.rn.f32 	%f144, %f3, %f299, %f143;
	add.f32 	%f145, %f144, 0f3F800000;
	mul.f32 	%f146, %f1, %f304;
	fma.rn.f32 	%f147, %f2, %f303, %f146;
	fma.rn.f32 	%f148, %f3, %f302, %f147;
	add.f32 	%f149, %f145, %f148;
	mul.f32 	%f150, %f301, %f304;
	fma.rn.f32 	%f151, %f300, %f303, %f150;
	fma.rn.f32 	%f152, %f299, %f302, %f151;
	add.f32 	%f153, %f152, %f149;
	abs.f32 	%f42, %f153;
	abs.f32 	%f43, %f141;
	setp.eq.f32	%p43, %f42, 0f00000000;
	setp.eq.f32	%p44, %f43, 0f00000000;
	and.pred  	%p45, %p43, %p44;
	mov.b32 	 %r34, %f153;
	mov.b32 	 %r86, %f141;
	and.b32  	%r35, %r86, -2147483648;
	@%p45 bra 	BB0_39;
	bra.uni 	BB0_36;

BB0_39:
	shr.s32 	%r93, %r34, 31;
	and.b32  	%r94, %r93, 1078530011;
	or.b32  	%r95, %r94, %r35;
	mov.b32 	 %f309, %r95;
	bra.uni 	BB0_40;

BB0_36:
	setp.eq.f32	%p46, %f42, 0f7F800000;
	setp.eq.f32	%p47, %f43, 0f7F800000;
	and.pred  	%p48, %p46, %p47;
	@%p48 bra 	BB0_38;
	bra.uni 	BB0_37;

BB0_38:
	shr.s32 	%r89, %r34, 31;
	and.b32  	%r90, %r89, 13483017;
	add.s32 	%r91, %r90, 1061752795;
	or.b32  	%r92, %r91, %r35;
	mov.b32 	 %f309, %r92;
	bra.uni 	BB0_40;

BB0_37:
	max.f32 	%f154, %f43, %f42;
	min.f32 	%f155, %f43, %f42;
	div.rn.f32 	%f156, %f155, %f154;
	mul.rn.f32 	%f157, %f156, %f156;
	mov.f32 	%f158, 0fC0B59883;
	mov.f32 	%f159, 0fBF52C7EA;
	fma.rn.f32 	%f160, %f157, %f159, %f158;
	mov.f32 	%f161, 0fC0D21907;
	fma.rn.f32 	%f162, %f160, %f157, %f161;
	mul.f32 	%f163, %f157, %f162;
	mul.f32 	%f164, %f156, %f163;
	add.f32 	%f165, %f157, 0f41355DC0;
	mov.f32 	%f166, 0f41E6BD60;
	fma.rn.f32 	%f167, %f165, %f157, %f166;
	mov.f32 	%f168, 0f419D92C8;
	fma.rn.f32 	%f169, %f167, %f157, %f168;
	rcp.rn.f32 	%f170, %f169;
	fma.rn.f32 	%f171, %f164, %f170, %f156;
	mov.f32 	%f172, 0f3FC90FDB;
	sub.f32 	%f173, %f172, %f171;
	setp.gt.f32	%p49, %f43, %f42;
	selp.f32	%f174, %f173, %f171, %p49;
	mov.f32 	%f175, 0f40490FDB;
	sub.f32 	%f176, %f175, %f174;
	setp.lt.s32	%p50, %r34, 0;
	selp.f32	%f177, %f176, %f174, %p50;
	mov.b32 	 %r87, %f177;
	or.b32  	%r88, %r87, %r35;
	mov.b32 	 %f178, %r88;
	add.f32 	%f179, %f42, %f43;
	setp.gtu.f32	%p51, %f179, 0f7F800000;
	selp.f32	%f309, %f179, %f178, %p51;

BB0_40:
	mul.f32 	%f181, %f298, %f298;
	fma.rn.f32 	%f182, %f297, %f297, %f181;
	fma.rn.f32 	%f183, %f296, %f296, %f182;
	mov.f32 	%f313, 0f00000000;
	setp.neu.f32	%p52, %f183, 0f00000000;
	mov.f32 	%f311, %f313;
	@%p52 bra 	BB0_48;

	mul.f32 	%f185, %f307, %f307;
	fma.rn.f32 	%f186, %f306, %f306, %f185;
	fma.rn.f32 	%f187, %f305, %f305, %f186;
	setp.eq.f32	%p53, %f187, 0f00000000;
	mov.f32 	%f311, %f313;
	@%p53 bra 	BB0_48;

	mul.f32 	%f188, %f294, %f305;
	mul.f32 	%f189, %f295, %f306;
	sub.f32 	%f190, %f188, %f189;
	mul.f32 	%f191, %f293, %f305;
	mul.f32 	%f192, %f295, %f307;
	sub.f32 	%f193, %f192, %f191;
	mul.f32 	%f194, %f294, %f307;
	mul.f32 	%f195, %f293, %f306;
	sub.f32 	%f196, %f195, %f194;
	mul.f32 	%f197, %f2, %f193;
	fma.rn.f32 	%f198, %f1, %f190, %f197;
	fma.rn.f32 	%f199, %f3, %f196, %f198;
	mul.f32 	%f200, %f1, %f307;
	fma.rn.f32 	%f201, %f2, %f306, %f200;
	fma.rn.f32 	%f202, %f3, %f305, %f201;
	add.f32 	%f203, %f34, %f202;
	mul.f32 	%f204, %f293, %f307;
	fma.rn.f32 	%f205, %f294, %f306, %f204;
	fma.rn.f32 	%f206, %f295, %f305, %f205;
	add.f32 	%f207, %f206, %f203;
	abs.f32 	%f48, %f207;
	abs.f32 	%f49, %f199;
	setp.eq.f32	%p54, %f48, 0f00000000;
	setp.eq.f32	%p55, %f49, 0f00000000;
	and.pred  	%p56, %p54, %p55;
	mov.b32 	 %r36, %f207;
	mov.b32 	 %r96, %f199;
	and.b32  	%r37, %r96, -2147483648;
	@%p56 bra 	BB0_46;
	bra.uni 	BB0_43;

BB0_46:
	shr.s32 	%r103, %r36, 31;
	and.b32  	%r104, %r103, 1078530011;
	or.b32  	%r105, %r104, %r37;
	mov.b32 	 %f310, %r105;
	bra.uni 	BB0_47;

BB0_43:
	setp.eq.f32	%p57, %f48, 0f7F800000;
	setp.eq.f32	%p58, %f49, 0f7F800000;
	and.pred  	%p59, %p57, %p58;
	@%p59 bra 	BB0_45;
	bra.uni 	BB0_44;

BB0_45:
	shr.s32 	%r99, %r36, 31;
	and.b32  	%r100, %r99, 13483017;
	add.s32 	%r101, %r100, 1061752795;
	or.b32  	%r102, %r101, %r37;
	mov.b32 	 %f310, %r102;
	bra.uni 	BB0_47;

BB0_44:
	max.f32 	%f208, %f49, %f48;
	min.f32 	%f209, %f49, %f48;
	div.rn.f32 	%f210, %f209, %f208;
	mul.rn.f32 	%f211, %f210, %f210;
	mov.f32 	%f212, 0fC0B59883;
	mov.f32 	%f213, 0fBF52C7EA;
	fma.rn.f32 	%f214, %f211, %f213, %f212;
	mov.f32 	%f215, 0fC0D21907;
	fma.rn.f32 	%f216, %f214, %f211, %f215;
	mul.f32 	%f217, %f211, %f216;
	mul.f32 	%f218, %f210, %f217;
	add.f32 	%f219, %f211, 0f41355DC0;
	mov.f32 	%f220, 0f41E6BD60;
	fma.rn.f32 	%f221, %f219, %f211, %f220;
	mov.f32 	%f222, 0f419D92C8;
	fma.rn.f32 	%f223, %f221, %f211, %f222;
	rcp.rn.f32 	%f224, %f223;
	fma.rn.f32 	%f225, %f218, %f224, %f210;
	mov.f32 	%f226, 0f3FC90FDB;
	sub.f32 	%f227, %f226, %f225;
	setp.gt.f32	%p60, %f49, %f48;
	selp.f32	%f228, %f227, %f225, %p60;
	mov.f32 	%f229, 0f40490FDB;
	sub.f32 	%f230, %f229, %f228;
	setp.lt.s32	%p61, %r36, 0;
	selp.f32	%f231, %f230, %f228, %p61;
	mov.b32 	 %r97, %f231;
	or.b32  	%r98, %r97, %r37;
	mov.b32 	 %f232, %r98;
	add.f32 	%f233, %f48, %f49;
	setp.gtu.f32	%p62, %f233, 0f7F800000;
	selp.f32	%f310, %f233, %f232, %p62;

BB0_47:
	add.f32 	%f311, %f310, %f310;

BB0_48:
	mul.f32 	%f235, %f294, %f294;
	fma.rn.f32 	%f236, %f293, %f293, %f235;
	fma.rn.f32 	%f237, %f295, %f295, %f236;
	setp.neu.f32	%p63, %f237, 0f00000000;
	@%p63 bra 	BB0_56;

	mul.f32 	%f239, %f307, %f307;
	fma.rn.f32 	%f240, %f306, %f306, %f239;
	fma.rn.f32 	%f241, %f305, %f305, %f240;
	setp.eq.f32	%p64, %f241, 0f00000000;
	@%p64 bra 	BB0_56;

	mul.f32 	%f242, %f296, %f306;
	mul.f32 	%f243, %f297, %f305;
	sub.f32 	%f244, %f242, %f243;
	mul.f32 	%f245, %f296, %f307;
	mul.f32 	%f246, %f298, %f305;
	sub.f32 	%f247, %f246, %f245;
	mul.f32 	%f248, %f298, %f306;
	mul.f32 	%f249, %f297, %f307;
	sub.f32 	%f250, %f249, %f248;
	mul.f32 	%f251, %f2, %f247;
	fma.rn.f32 	%f252, %f1, %f244, %f251;
	fma.rn.f32 	%f253, %f3, %f250, %f252;
	mul.f32 	%f254, %f1, %f307;
	fma.rn.f32 	%f255, %f2, %f306, %f254;
	fma.rn.f32 	%f256, %f3, %f305, %f255;
	add.f32 	%f257, %f256, 0f3F800000;
	add.f32 	%f258, %f35, %f257;
	mul.f32 	%f259, %f298, %f307;
	fma.rn.f32 	%f260, %f297, %f306, %f259;
	fma.rn.f32 	%f261, %f296, %f305, %f260;
	add.f32 	%f262, %f261, %f258;
	abs.f32 	%f56, %f262;
	abs.f32 	%f57, %f253;
	setp.eq.f32	%p65, %f56, 0f00000000;
	setp.eq.f32	%p66, %f57, 0f00000000;
	and.pred  	%p67, %p65, %p66;
	mov.b32 	 %r38, %f262;
	mov.b32 	 %r106, %f253;
	and.b32  	%r39, %r106, -2147483648;
	@%p67 bra 	BB0_54;
	bra.uni 	BB0_51;

BB0_54:
	shr.s32 	%r113, %r38, 31;
	and.b32  	%r114, %r113, 1078530011;
	or.b32  	%r115, %r114, %r39;
	mov.b32 	 %f312, %r115;
	bra.uni 	BB0_55;

BB0_51:
	setp.eq.f32	%p68, %f56, 0f7F800000;
	setp.eq.f32	%p69, %f57, 0f7F800000;
	and.pred  	%p70, %p68, %p69;
	@%p70 bra 	BB0_53;
	bra.uni 	BB0_52;

BB0_53:
	shr.s32 	%r109, %r38, 31;
	and.b32  	%r110, %r109, 13483017;
	add.s32 	%r111, %r110, 1061752795;
	or.b32  	%r112, %r111, %r39;
	mov.b32 	 %f312, %r112;
	bra.uni 	BB0_55;

BB0_52:
	max.f32 	%f263, %f57, %f56;
	min.f32 	%f264, %f57, %f56;
	div.rn.f32 	%f265, %f264, %f263;
	mul.rn.f32 	%f266, %f265, %f265;
	mov.f32 	%f267, 0fC0B59883;
	mov.f32 	%f268, 0fBF52C7EA;
	fma.rn.f32 	%f269, %f266, %f268, %f267;
	mov.f32 	%f270, 0fC0D21907;
	fma.rn.f32 	%f271, %f269, %f266, %f270;
	mul.f32 	%f272, %f266, %f271;
	mul.f32 	%f273, %f265, %f272;
	add.f32 	%f274, %f266, 0f41355DC0;
	mov.f32 	%f275, 0f41E6BD60;
	fma.rn.f32 	%f276, %f274, %f266, %f275;
	mov.f32 	%f277, 0f419D92C8;
	fma.rn.f32 	%f278, %f276, %f266, %f277;
	rcp.rn.f32 	%f279, %f278;
	fma.rn.f32 	%f280, %f273, %f279, %f265;
	mov.f32 	%f281, 0f3FC90FDB;
	sub.f32 	%f282, %f281, %f280;
	setp.gt.f32	%p71, %f57, %f56;
	selp.f32	%f283, %f282, %f280, %p71;
	mov.f32 	%f284, 0f40490FDB;
	sub.f32 	%f285, %f284, %f283;
	setp.lt.s32	%p72, %r38, 0;
	selp.f32	%f286, %f285, %f283, %p72;
	mov.b32 	 %r107, %f286;
	or.b32  	%r108, %r107, %r39;
	mov.b32 	 %f287, %r108;
	add.f32 	%f288, %f56, %f57;
	setp.gtu.f32	%p73, %f288, 0f7F800000;
	selp.f32	%f312, %f288, %f287, %p73;

BB0_55:
	add.f32 	%f313, %f312, %f312;

BB0_56:
	add.f32 	%f289, %f309, %f309;
	fma.rn.f32 	%f290, %f308, 0f40000000, %f289;
	add.f32 	%f291, %f290, %f311;
	add.f32 	%f292, %f291, %f313;
	mad.lo.s32 	%r124, %r3, %r41, %r2;
	mad.lo.s32 	%r129, %r124, %r40, %r1;
	mul.wide.s32 	%rd35, %r129, 4;
	add.s64 	%rd36, %rd9, %rd35;
	st.global.f32 	[%rd36], %f292;

BB0_58:
	ret;
}


`
)
