
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002050                       # Number of seconds simulated (Second)
simTicks                                   2049503000                       # Number of ticks simulated (Tick)
finalTick                                  2049503000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      2.71                       # Real time elapsed on the host (Second)
hostTickRate                                756877508                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     645992                       # Number of bytes of host memory used (Byte)
simInsts                                       139483                       # Number of instructions simulated (Count)
simOps                                         204742                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    51509                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      75608                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          2049504                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          217553                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         214586                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     46                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                12798                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             14680                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             2028330                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.105794                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.593645                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1920645     94.69%     94.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     73231      3.61%     98.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      7455      0.37%     98.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      6075      0.30%     98.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      7198      0.35%     99.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      3997      0.20%     99.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      8937      0.44%     99.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       515      0.03%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       277      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               2028330                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     256     75.74%     75.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     75.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     75.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     75.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     75.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     75.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     75.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     75.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     75.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     75.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     75.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     75.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     75.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     11      3.25%     78.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     78.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.30%     79.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     2      0.59%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     79.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     28      8.28%     88.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    18      5.33%     93.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 5      1.48%     94.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               17      5.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          644      0.30%      0.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        101638     47.36%     47.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            6      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            29      0.01%     47.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          136      0.06%     47.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     47.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     47.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     47.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     47.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     47.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     47.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     47.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        16548      7.71%     55.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     55.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           48      0.02%     55.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         8411      3.92%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt         8193      3.82%     63.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     63.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     63.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     63.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     63.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     63.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     63.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     63.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     63.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     63.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     63.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     63.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     63.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     63.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     63.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     63.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     63.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     63.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     63.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     63.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         2851      1.33%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         1738      0.81%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           78      0.04%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        74266     34.61%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         214586                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.104701                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 338                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.001575                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  2242204                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  122363                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          105127                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    215676                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   108000                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           107799                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      106424                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       107856                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           607                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           1784                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                       782729                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                     217554                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      128                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                         3169                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                       76354                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             7                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                       778625                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 12                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 52                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             647                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      699                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                            213672                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          2773                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       908                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                              78686                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                          10628                       # Number of branches executed (Count)
system.cpu.numStoreInsts                        75913                       # Number of stores executed (Count)
system.cpu.numRate                           0.104255                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                       213327                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                      212926                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                         83311                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                        106007                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.103891                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.785901                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             298                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           21174                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                      139483                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                        204742                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              14.693576                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         14.693576                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.068057                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.068057                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                     279660                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     92628                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      132627                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      33495                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                       60204                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                      56410                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                    101007                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads           3169                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         76354                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads           24                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            4                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                   12262                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             11068                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               686                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                10056                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                    9345                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.929296                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     276                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             310                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 15                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              295                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           93                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           12672                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               585                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      2026269                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.101044                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.592991                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1916742     94.59%     94.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           75165      3.71%     98.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           13215      0.65%     98.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           11270      0.56%     99.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             518      0.03%     99.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            1367      0.07%     99.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            1193      0.06%     99.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            1120      0.06%     99.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8            5679      0.28%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      2026269                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted               139483                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                 204742                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                       76934                       # Number of memory references committed (Count)
system.cpu.commit.loads                          1560                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       9936                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     107664                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                      179414                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   150                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          195      0.10%      0.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu        94327     46.07%     46.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     46.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           21      0.01%     46.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          135      0.07%     46.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     46.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     46.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     46.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     46.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     46.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     46.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     46.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     46.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     46.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        16480      8.05%     54.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     54.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           46      0.02%     54.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         8407      4.11%     58.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     58.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     58.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     58.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     58.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     58.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     58.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     58.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt         8192      4.00%     62.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         1498      0.73%     63.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1171      0.57%     63.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           62      0.03%     63.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        74203     36.24%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       204742                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples          5679                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           3719                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              3719                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          3719                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             3719                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        74127                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           74127                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        74127                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          74127                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   2036974000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   2036974000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   2036974000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   2036974000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data        77846                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total         77846                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data        77846                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total        77846                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.952226                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.952226                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.952226                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.952226                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 27479.514887                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 27479.514887                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 27479.514887                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 27479.514887                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs          322                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           12                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      26.833333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        73714                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             73714                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          134                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           134                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          134                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          134                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        73993                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        73993                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        73993                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        73993                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1877867000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1877867000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1877867000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1877867000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.950505                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.950505                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.950505                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.950505                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 25378.981796                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 25378.981796                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 25378.981796                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 25378.981796                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  73714                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         2217                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            2217                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          254                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           254                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     24761000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     24761000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         2471                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         2471                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.102792                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.102792                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 97484.251969                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 97484.251969                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          134                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          134                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          120                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          120                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     13400000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     13400000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.048563                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.048563                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 111666.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 111666.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1502                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1502                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        73873                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        73873                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2012213000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2012213000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data        75375                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total        75375                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.980073                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.980073                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 27238.815264                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 27238.815264                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        73873                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        73873                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1864467000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1864467000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.980073                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.980073                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 25238.815264                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 25238.815264                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2049503000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           231.387844                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                77716                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              73966                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.050699                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              226000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   231.387844                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.225965                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.225965                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          252                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           22                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          218                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.246094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses             229658                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses            229658                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2049503000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                    25493                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1973528                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      4659                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 24043                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    607                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 9493                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   230                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 221271                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1174                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles              34015                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                         150504                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                       12262                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               9636                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       1992576                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1654                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  131                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           766                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles            4                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                     18885                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   350                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            2028330                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.111097                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.849029                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  1984725     97.85%     97.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     7418      0.37%     98.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     3270      0.16%     98.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     3416      0.17%     98.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     3644      0.18%     98.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     3417      0.17%     98.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     3350      0.17%     99.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     3345      0.16%     99.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    15745      0.78%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              2028330                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.005983                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.073434                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst          18262                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total             18262                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst         18262                       # number of overall hits (Count)
system.cpu.icache.overallHits::total            18262                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          623                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             623                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          623                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            623                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     62507000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     62507000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     62507000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     62507000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst        18885                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total         18885                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst        18885                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total        18885                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.032989                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.032989                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.032989                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.032989                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 100332.263242                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 100332.263242                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 100332.263242                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 100332.263242                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs           74                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             37                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          144                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           144                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          144                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          144                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          479                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          479                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          479                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          479                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     50115000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     50115000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     50115000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     50115000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.025364                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.025364                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.025364                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.025364                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 104624.217119                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 104624.217119                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 104624.217119                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 104624.217119                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    234                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst        18262                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total           18262                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          623                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           623                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     62507000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     62507000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst        18885                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total        18885                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.032989                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.032989                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 100332.263242                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 100332.263242                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          144                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          144                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          479                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          479                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     50115000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     50115000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.025364                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.025364                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 104624.217119                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 104624.217119                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2049503000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           239.933992                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                18741                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                479                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              39.125261                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              109000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   239.933992                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.937242                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.937242                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          245                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           37                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          208                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.957031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              38249                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             38249                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2049503000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                         197                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1609                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  12                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    980                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      9                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               1560                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             12.001923                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            30.703605                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   1424     91.28%     91.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                    6      0.38%     91.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    1      0.06%     91.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    3      0.19%     91.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    1      0.06%     91.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    3      0.19%     92.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    5      0.32%     92.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    1      0.06%     92.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    4      0.26%     92.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   24      1.54%     94.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 23      1.47%     95.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 22      1.41%     97.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 31      1.99%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  5      0.32%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  2      0.13%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  4      0.26%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  1      0.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              210                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 1560                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                    2736                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   75914                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        76                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        33                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2049503000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                   19019                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       176                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2049503000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   2049503000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    607                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    33082                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  784778                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            130                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     18012                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1191721                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 220112                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    15                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    143                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                1181254                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              190180                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      593364                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   291273                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    132647                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                173753                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    16413                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       4                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   4                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    165478                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          2237848                       # The number of ROB reads (Count)
system.cpu.rob.writes                          436918                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   139483                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     204742                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    10                       # Number of system calls (Count)
system.l2_victimbus.transDist::ReadResp           599                       # Transaction distribution (Count)
system.l2_victimbus.transDist::WritebackClean          789                       # Transaction distribution (Count)
system.l2_victimbus.transDist::CleanEvict          234                       # Transaction distribution (Count)
system.l2_victimbus.transDist::UpgradeReq           27                       # Transaction distribution (Count)
system.l2_victimbus.transDist::UpgradeResp           27                       # Transaction distribution (Count)
system.l2_victimbus.transDist::ReadExReq          190                       # Transaction distribution (Count)
system.l2_victimbus.transDist::ReadExResp          190                       # Transaction distribution (Count)
system.l2_victimbus.transDist::ReadCleanReq          599                       # Transaction distribution (Count)
system.l2_victimbus.pktCount_system.l2cache.mem_side_port::system.l2_victimcache.cpu_side_port         1866                       # Packet count per connected requestor and responder (Count)
system.l2_victimbus.pktSize_system.l2cache.mem_side_port::system.l2_victimcache.cpu_side_port        50496                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_victimbus.snoops                        789                       # Total snoops (Count)
system.l2_victimbus.snoopTraffic                50496                       # Total snoop traffic (Byte)
system.l2_victimbus.snoopFanout::samples         1605                       # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::mean        0.491589                       # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::stdev       0.500085                       # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::0                816     50.84%     50.84% # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::1                789     49.16%    100.00% # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::total           1605                       # Request fanout histogram (Count)
system.l2_victimbus.power_state.pwrStateResidencyTicks::UNDEFINED   2049503000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_victimbus.reqLayer0.occupancy       1050000                       # Layer occupancy (ticks) (Tick)
system.l2_victimbus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.l2_victimbus.respLayer0.occupancy      2394210                       # Layer occupancy (ticks) (Tick)
system.l2_victimbus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.l2_victimbus.snoop_filter.totRequests         1050                       # Total number of requests made to the snoop filter. (Count)
system.l2_victimbus.snoop_filter.hitSingleRequests          261                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_victimbus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_victimbus.snoop_filter.totSnoops          789                       # Total number of snoops made to the snoop filter. (Count)
system.l2_victimbus.snoop_filter.hitSingleSnoops          789                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_victimbus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_victimcache.demandMisses::cpu.inst          479                       # number of demand (read+write) misses (Count)
system.l2_victimcache.demandMisses::cpu.data          310                       # number of demand (read+write) misses (Count)
system.l2_victimcache.demandMisses::total          789                       # number of demand (read+write) misses (Count)
system.l2_victimcache.overallMisses::cpu.inst          479                       # number of overall misses (Count)
system.l2_victimcache.overallMisses::cpu.data          310                       # number of overall misses (Count)
system.l2_victimcache.overallMisses::total          789                       # number of overall misses (Count)
system.l2_victimcache.demandMissLatency::cpu.inst     28558000                       # number of demand (read+write) miss ticks (Tick)
system.l2_victimcache.demandMissLatency::cpu.data     20959000                       # number of demand (read+write) miss ticks (Tick)
system.l2_victimcache.demandMissLatency::total     49517000                       # number of demand (read+write) miss ticks (Tick)
system.l2_victimcache.overallMissLatency::cpu.inst     28558000                       # number of overall miss ticks (Tick)
system.l2_victimcache.overallMissLatency::cpu.data     20959000                       # number of overall miss ticks (Tick)
system.l2_victimcache.overallMissLatency::total     49517000                       # number of overall miss ticks (Tick)
system.l2_victimcache.demandAccesses::cpu.inst          479                       # number of demand (read+write) accesses (Count)
system.l2_victimcache.demandAccesses::cpu.data          310                       # number of demand (read+write) accesses (Count)
system.l2_victimcache.demandAccesses::total          789                       # number of demand (read+write) accesses (Count)
system.l2_victimcache.overallAccesses::cpu.inst          479                       # number of overall (read+write) accesses (Count)
system.l2_victimcache.overallAccesses::cpu.data          310                       # number of overall (read+write) accesses (Count)
system.l2_victimcache.overallAccesses::total          789                       # number of overall (read+write) accesses (Count)
system.l2_victimcache.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.l2_victimcache.demandMissRate::cpu.data            1                       # miss rate for demand accesses (Ratio)
system.l2_victimcache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.l2_victimcache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l2_victimcache.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l2_victimcache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.l2_victimcache.demandAvgMissLatency::cpu.inst 59620.041754                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.demandAvgMissLatency::cpu.data 67609.677419                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.demandAvgMissLatency::total 62759.188847                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMissLatency::cpu.inst 59620.041754                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMissLatency::cpu.data 67609.677419                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMissLatency::total 62759.188847                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.l2_victimcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2_victimcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.l2_victimcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2_victimcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_victimcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_victimcache.writebacks::writebacks          789                       # number of writebacks (Count)
system.l2_victimcache.writebacks::total           789                       # number of writebacks (Count)
system.l2_victimcache.demandMshrMisses::cpu.inst          479                       # number of demand (read+write) MSHR misses (Count)
system.l2_victimcache.demandMshrMisses::cpu.data          310                       # number of demand (read+write) MSHR misses (Count)
system.l2_victimcache.demandMshrMisses::total          789                       # number of demand (read+write) MSHR misses (Count)
system.l2_victimcache.overallMshrMisses::cpu.inst          479                       # number of overall MSHR misses (Count)
system.l2_victimcache.overallMshrMisses::cpu.data          310                       # number of overall MSHR misses (Count)
system.l2_victimcache.overallMshrMisses::total          789                       # number of overall MSHR misses (Count)
system.l2_victimcache.demandMshrMissLatency::cpu.inst     28558000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_victimcache.demandMshrMissLatency::cpu.data     20959000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_victimcache.demandMshrMissLatency::total     49517000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_victimcache.overallMshrMissLatency::cpu.inst     28558000                       # number of overall MSHR miss ticks (Tick)
system.l2_victimcache.overallMshrMissLatency::cpu.data     20959000                       # number of overall MSHR miss ticks (Tick)
system.l2_victimcache.overallMshrMissLatency::total     49517000                       # number of overall MSHR miss ticks (Tick)
system.l2_victimcache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2_victimcache.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2_victimcache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2_victimcache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2_victimcache.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2_victimcache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2_victimcache.demandAvgMshrMissLatency::cpu.inst 59620.041754                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.demandAvgMshrMissLatency::cpu.data 67609.677419                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.demandAvgMshrMissLatency::total 62759.188847                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMshrMissLatency::cpu.inst 59620.041754                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMshrMissLatency::cpu.data 67609.677419                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMshrMissLatency::total 62759.188847                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.replacements                  0                       # number of replacements (Count)
system.l2_victimcache.CleanEvict.mshrMisses::writebacks          234                       # number of CleanEvict MSHR misses (Count)
system.l2_victimcache.CleanEvict.mshrMisses::total          234                       # number of CleanEvict MSHR misses (Count)
system.l2_victimcache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_victimcache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_victimcache.ReadCleanReq.misses::cpu.inst          479                       # number of ReadCleanReq misses (Count)
system.l2_victimcache.ReadCleanReq.misses::cpu.data          120                       # number of ReadCleanReq misses (Count)
system.l2_victimcache.ReadCleanReq.misses::total          599                       # number of ReadCleanReq misses (Count)
system.l2_victimcache.ReadCleanReq.missLatency::cpu.inst     28558000                       # number of ReadCleanReq miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.missLatency::cpu.data      7985000                       # number of ReadCleanReq miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.missLatency::total     36543000                       # number of ReadCleanReq miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.accesses::cpu.inst          479                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2_victimcache.ReadCleanReq.accesses::cpu.data          120                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2_victimcache.ReadCleanReq.accesses::total          599                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2_victimcache.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.missRate::cpu.data            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.avgMissLatency::cpu.inst 59620.041754                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2_victimcache.ReadCleanReq.avgMissLatency::cpu.data 66541.666667                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2_victimcache.ReadCleanReq.avgMissLatency::total 61006.677796                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2_victimcache.ReadCleanReq.mshrMisses::cpu.inst          479                       # number of ReadCleanReq MSHR misses (Count)
system.l2_victimcache.ReadCleanReq.mshrMisses::cpu.data          120                       # number of ReadCleanReq MSHR misses (Count)
system.l2_victimcache.ReadCleanReq.mshrMisses::total          599                       # number of ReadCleanReq MSHR misses (Count)
system.l2_victimcache.ReadCleanReq.mshrMissLatency::cpu.inst     28558000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.mshrMissLatency::cpu.data      7985000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.mshrMissLatency::total     36543000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.avgMshrMissLatency::cpu.inst 59620.041754                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2_victimcache.ReadCleanReq.avgMshrMissLatency::cpu.data 66541.666667                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2_victimcache.ReadCleanReq.avgMshrMissLatency::total 61006.677796                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2_victimcache.ReadExReq.misses::cpu.data          190                       # number of ReadExReq misses (Count)
system.l2_victimcache.ReadExReq.misses::total          190                       # number of ReadExReq misses (Count)
system.l2_victimcache.ReadExReq.missLatency::cpu.data     12974000                       # number of ReadExReq miss ticks (Tick)
system.l2_victimcache.ReadExReq.missLatency::total     12974000                       # number of ReadExReq miss ticks (Tick)
system.l2_victimcache.ReadExReq.accesses::cpu.data          190                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_victimcache.ReadExReq.accesses::total          190                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_victimcache.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2_victimcache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2_victimcache.ReadExReq.avgMissLatency::cpu.data 68284.210526                       # average ReadExReq miss latency ((Tick/Count))
system.l2_victimcache.ReadExReq.avgMissLatency::total 68284.210526                       # average ReadExReq miss latency ((Tick/Count))
system.l2_victimcache.ReadExReq.mshrMisses::cpu.data          190                       # number of ReadExReq MSHR misses (Count)
system.l2_victimcache.ReadExReq.mshrMisses::total          190                       # number of ReadExReq MSHR misses (Count)
system.l2_victimcache.ReadExReq.mshrMissLatency::cpu.data     12974000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_victimcache.ReadExReq.mshrMissLatency::total     12974000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_victimcache.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_victimcache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_victimcache.ReadExReq.avgMshrMissLatency::cpu.data 68284.210526                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_victimcache.ReadExReq.avgMshrMissLatency::total 68284.210526                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_victimcache.UpgradeReq.misses::cpu.data           27                       # number of UpgradeReq misses (Count)
system.l2_victimcache.UpgradeReq.misses::total           27                       # number of UpgradeReq misses (Count)
system.l2_victimcache.UpgradeReq.accesses::cpu.data           27                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2_victimcache.UpgradeReq.accesses::total           27                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2_victimcache.UpgradeReq.missRate::cpu.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2_victimcache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2_victimcache.UpgradeReq.mshrMisses::cpu.data           27                       # number of UpgradeReq MSHR misses (Count)
system.l2_victimcache.UpgradeReq.mshrMisses::total           27                       # number of UpgradeReq MSHR misses (Count)
system.l2_victimcache.UpgradeReq.mshrMissLatency::cpu.data       268974                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2_victimcache.UpgradeReq.mshrMissLatency::total       268974                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2_victimcache.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2_victimcache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2_victimcache.UpgradeReq.avgMshrMissLatency::cpu.data         9962                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2_victimcache.UpgradeReq.avgMshrMissLatency::total         9962                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2_victimcache.power_state.pwrStateResidencyTicks::UNDEFINED   2049503000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_victimcache.tags.tagsInUse                0                       # Average ticks per tags in use ((Tick/Count))
system.l2_victimcache.tags.totalRefs                0                       # Total number of references to valid blocks. (Count)
system.l2_victimcache.tags.sampledRefs              0                       # Sample count of references to valid blocks. (Count)
system.l2_victimcache.tags.avgRefs                nan                       # Average number of references to valid blocks. ((Count/Count))
system.l2_victimcache.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.l2_victimcache.tags.tagAccesses           4200                       # Number of tag accesses (Count)
system.l2_victimcache.tags.dataAccesses          4200                       # Number of data accesses (Count)
system.l2_victimcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2049503000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.transDist::ReadResp                  599                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          73714                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackClean            789                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict                234                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                 27                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                27                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq               73846                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp              73846                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq             599                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         1192                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       221700                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   222892                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        30656                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      9451520                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   9482176                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                               789                       # Total snoops (Count)
system.l2bus.snoopTraffic                       50496                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               75261                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.010484                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.101852                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     74472     98.95%     98.95% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       789      1.05%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 75261                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2049503000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            295848000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1437000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           221925000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          148420                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        73975                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               789                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          789                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.data             73656                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                73656                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.data            73656                       # number of overall hits (Count)
system.l2cache.overallHits::total               73656                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             479                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data             310                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total                789                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            479                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data            310                       # number of overall misses (Count)
system.l2cache.overallMisses::total               789                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     48676000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data     33979000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total      82655000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     48676000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data     33979000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total     82655000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           479                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         73966                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            74445                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          479                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        73966                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           74445                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.004191                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.010598                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.004191                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.010598                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 101620.041754                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu.data 109609.677419                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::total 104759.188847                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 101620.041754                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.data 109609.677419                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::total 104759.188847                       # average overall miss latency ((Cycle/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks             789                       # number of writebacks (Count)
system.l2cache.writebacks::total                  789                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          479                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data          310                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total            789                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          479                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data          310                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total           789                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     39096000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data     27779000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total     66875000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     39096000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data     27779000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total     66875000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.004191                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.010598                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.004191                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.010598                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 81620.041754                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 89609.677419                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::total 84759.188847                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 81620.041754                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 89609.677419                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::total 84759.188847                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.replacements                         0                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          234                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          234                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data         73656                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total            73656                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data          190                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total            190                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     20954000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     20954000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data        73846                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total        73846                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.002573                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.002573                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 110284.210526                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 110284.210526                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data          190                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total          190                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     17154000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     17154000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.002573                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.002573                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 90284.210526                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 90284.210526                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.misses::cpu.inst          479                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data          120                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total          599                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     48676000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data     13025000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     61701000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          479                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data          120                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total          599                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 101620.041754                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 108541.666667                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 103006.677796                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          479                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data          120                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total          599                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     39096000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     10625000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     49721000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 81620.041754                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 88541.666667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 83006.677796                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.misses::cpu.data           27                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.misses::total            27                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.accesses::cpu.data           27                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total           27                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.missRate::cpu.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMisses::cpu.data           27                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMisses::total           27                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMissLatency::cpu.data       837026                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissLatency::total       837026                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data 31000.962963                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMshrMissLatency::total 31000.962963                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks        73714                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        73714                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        73714                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        73714                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   2049503000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse               55.282899                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  147370                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 73714                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.999213                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick               48897000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    55.282899                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.013497                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.013497                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024           58                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              14                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              42                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3               2                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024     0.014160                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               1261074                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              1261074                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2049503000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_cpu.inst::samples       479.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples       310.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000560998                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 2083                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                          789                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                        789                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    789                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      547                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      185                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       48                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        8                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    50496                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               24638168.37545493                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     2049381000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     2597441.06                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        30656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        19840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 14957772.689281256869                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 9680395.686173673719                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          479                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data          310                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     13549002                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     11195261                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28286.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     36113.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        30656                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data        19840                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           50496                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        30656                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        30656                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           479                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data           310                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total              789                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        14957773                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data         9680396                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           24638168                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     14957773                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       14957773                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       14957773                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data        9680396                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          24638168                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   789                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0            51                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            71                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           113                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3            99                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4            73                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5            11                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8            34                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            81                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10           33                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11           22                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12           59                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13           31                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14           49                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           49                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                  9950513                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                3945000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            24744263                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12611.55                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            31361.55                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  534                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             67.68                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          253                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   193.264822                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   124.066821                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   234.905547                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          133     52.57%     52.57% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255           60     23.72%     76.28% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           26     10.28%     86.56% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           10      3.95%     90.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639            6      2.37%     92.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            3      1.19%     94.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            2      0.79%     94.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            2      0.79%     95.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           11      4.35%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          253                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  50496                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                24.638168                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.19                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.19                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                67.68                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2049503000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          1078140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           569250                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         3077340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 161650320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     65064360                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    732218400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      963657810                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    470.190973                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1902825008                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     68380000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT     78297992                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy           742560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           390885                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         2556120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 161650320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     63914670                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    733186560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      962441115                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    469.597319                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   1905551759                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     68380000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT     75571241                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   2049503000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 599                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               234                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                27                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                190                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               190                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq             599                       # Transaction distribution (Count)
system.membus.pktCount_system.l2_victimcache.mem_side_port::system.mem_ctrl.port         1839                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2_victimcache.mem_side_port::total         1839                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1839                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2_victimcache.mem_side_port::system.mem_ctrl.port        50496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2_victimcache.mem_side_port::total        50496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    50496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                816                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      816    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  816                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2049503000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             2058990                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy            4222250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1050                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          261                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
