Analysis & Synthesis report for control_VGA
Wed May 19 22:26:39 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Pong|Pelota:Bola_mov|debounce:boton|debounce_FSM:FSM|pr_state
 11. State Machine - |Pong|Pelota:Bola_mov|Control_bol:mov_bola|pr_state
 12. State Machine - |Pong|Raquetas:Jugadores|debounce:boton|debounce_FSM:FSM|pr_state
 13. State Machine - |Pong|Raquetas:Jugadores|Control_raq:control2|pr_state
 14. State Machine - |Pong|Raquetas:Jugadores|Control_raq:controll|pr_state
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for control_VGA:Pantalla|ram_azul:memoria2|altsyncram:altsyncram_component|altsyncram_0c91:auto_generated
 21. Parameter Settings for User Entity Instance: Top-level Entity: |Pong
 22. Parameter Settings for User Entity Instance: control_VGA:Pantalla
 23. Parameter Settings for User Entity Instance: control_VGA:Pantalla|univ_bin_counter:horizontal
 24. Parameter Settings for User Entity Instance: control_VGA:Pantalla|univ_bin_counter:vertical
 25. Parameter Settings for User Entity Instance: control_VGA:Pantalla|generador:sincronismo
 26. Parameter Settings for User Entity Instance: control_VGA:Pantalla|ram_azul:memoria2|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: Raquetas:Jugadores
 28. Parameter Settings for User Entity Instance: Raquetas:Jugadores|registro_raq:reg_1
 29. Parameter Settings for User Entity Instance: Raquetas:Jugadores|registro_raq:reg_2
 30. Parameter Settings for User Entity Instance: Raquetas:Jugadores|univ_bin_counter:contador
 31. Parameter Settings for User Entity Instance: Raquetas:Jugadores|debounce:boton|univ_bin_counter:contador
 32. Parameter Settings for User Entity Instance: Pelota:Bola_mov|registro_bol:registro
 33. Parameter Settings for User Entity Instance: Pelota:Bola_mov|univ_bin_counter:contador
 34. Parameter Settings for User Entity Instance: Pelota:Bola_mov|debounce:boton|univ_bin_counter:contador
 35. Parameter Settings for User Entity Instance: Control:control_juego|univ_bin_counter:conteo1
 36. Parameter Settings for User Entity Instance: Control:control_juego|univ_bin_counter:conteo2
 37. altsyncram Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "Control:control_juego|univ_bin_counter:conteo2"
 39. Port Connectivity Checks: "Control:control_juego|univ_bin_counter:conteo1"
 40. Port Connectivity Checks: "Pelota:Bola_mov|univ_bin_counter:contador"
 41. Port Connectivity Checks: "Raquetas:Jugadores|debounce:boton|my_dff:FF"
 42. Port Connectivity Checks: "Raquetas:Jugadores|debounce:boton|univ_bin_counter:contador"
 43. Port Connectivity Checks: "Raquetas:Jugadores|univ_bin_counter:contador"
 44. Port Connectivity Checks: "control_VGA:Pantalla|univ_bin_counter:vertical"
 45. Port Connectivity Checks: "control_VGA:Pantalla|univ_bin_counter:horizontal"
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 19 22:26:39 2021           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; control_VGA                                     ;
; Top-level Entity Name              ; Pong                                            ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; 1,127                                           ;
;     Total combinational functions  ; 1,118                                           ;
;     Dedicated logic registers      ; 193                                             ;
; Total registers                    ; 193                                             ;
; Total pins                         ; 36                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 273,280                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; Pong               ; control_VGA        ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                            ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                              ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------+---------+
; my_dff.vhd                       ; yes             ; User VHDL File                         ; C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/my_dff.vhd             ;         ;
; debounce_FSM.vhd                 ; yes             ; User VHDL File                         ; C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/debounce_FSM.vhd       ;         ;
; ram_azul.vhd                     ; yes             ; User Wizard-Generated File             ; C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/ram_azul.vhd           ;         ;
; Pantalla.vhd                     ; yes             ; User VHDL File                         ; C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pantalla.vhd           ;         ;
; image_generator.vhd              ; yes             ; User VHDL File                         ; C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/image_generator.vhd    ;         ;
; univ_bin_counter.vhd             ; yes             ; User VHDL File                         ; C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd   ;         ;
; control_VGA.vhd                  ; yes             ; User VHDL File                         ; C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/control_VGA.vhd        ;         ;
; generador.vhd                    ; yes             ; User VHDL File                         ; C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/generador.vhd          ;         ;
; Posicion_raq.vhd                 ; yes             ; User VHDL File                         ; C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Posicion_raq.vhd       ;         ;
; registro_raq.vhd                 ; yes             ; User VHDL File                         ; C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd       ;         ;
; Control_raq.vhd                  ; yes             ; User VHDL File                         ; C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control_raq.vhd        ;         ;
; Pong.vhd                         ; yes             ; User VHDL File                         ; C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pong.vhd               ;         ;
; Raquetas.vhd                     ; yes             ; User VHDL File                         ; C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Raquetas.vhd           ;         ;
; registro_bol.vhd                 ; yes             ; User VHDL File                         ; C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_bol.vhd       ;         ;
; Control_bol.vhd                  ; yes             ; User VHDL File                         ; C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control_bol.vhd        ;         ;
; Pelota.vhd                       ; yes             ; User VHDL File                         ; C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pelota.vhd             ;         ;
; Control.vhd                      ; yes             ; User VHDL File                         ; C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control.vhd            ;         ;
; bin_to_sseg.vhd                  ; yes             ; User VHDL File                         ; C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/bin_to_sseg.vhd        ;         ;
; debounce.vhd                     ; yes             ; User VHDL File                         ; C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/debounce.vhd           ;         ;
; estados.vhd                      ; yes             ; User VHDL File                         ; C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/estados.vhd            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                          ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                            ;         ;
; db/altsyncram_0c91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/db/altsyncram_0c91.tdf ;         ;
; final1.mif                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/final1.mif             ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,127     ;
;                                             ;           ;
; Total combinational functions               ; 1118      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 627       ;
;     -- 3 input functions                    ; 157       ;
;     -- <=2 input functions                  ; 334       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 816       ;
;     -- arithmetic mode                      ; 302       ;
;                                             ;           ;
; Total registers                             ; 193       ;
;     -- Dedicated logic registers            ; 193       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 36        ;
; Total memory bits                           ; 273280    ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 766       ;
; Total fan-out                               ; 10743     ;
; Average fan-out                             ; 5.31      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                   ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                         ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
; |Pong                                        ; 1118 (1)          ; 193 (0)      ; 273280      ; 0            ; 0       ; 0         ; 36   ; 0            ; |Pong                                                                                                       ; work         ;
;    |Control:control_juego|                   ; 32 (1)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Control:control_juego                                                                                 ; work         ;
;       |bin_to_sseg:puntajeA|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Control:control_juego|bin_to_sseg:puntajeA                                                            ; work         ;
;       |bin_to_sseg:puntajeB|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Control:control_juego|bin_to_sseg:puntajeB                                                            ; work         ;
;       |estados:estado|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Control:control_juego|estados:estado                                                                  ; work         ;
;       |univ_bin_counter:conteo1|             ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Control:control_juego|univ_bin_counter:conteo1                                                        ; work         ;
;       |univ_bin_counter:conteo2|             ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Control:control_juego|univ_bin_counter:conteo2                                                        ; work         ;
;    |Pelota:Bola_mov|                         ; 251 (0)           ; 71 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Pelota:Bola_mov                                                                                       ; work         ;
;       |Control_bol:mov_bola|                 ; 136 (136)         ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Pelota:Bola_mov|Control_bol:mov_bola                                                                  ; work         ;
;       |debounce:boton|                       ; 61 (0)            ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Pelota:Bola_mov|debounce:boton                                                                        ; work         ;
;          |debounce_FSM:FSM|                  ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Pelota:Bola_mov|debounce:boton|debounce_FSM:FSM                                                       ; work         ;
;          |my_dff:FF|                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Pelota:Bola_mov|debounce:boton|my_dff:FF                                                              ; work         ;
;          |univ_bin_counter:contador|         ; 57 (57)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Pelota:Bola_mov|debounce:boton|univ_bin_counter:contador                                              ; work         ;
;       |registro_bol:registro|                ; 27 (27)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Pelota:Bola_mov|registro_bol:registro                                                                 ; work         ;
;       |univ_bin_counter:contador|            ; 27 (27)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Pelota:Bola_mov|univ_bin_counter:contador                                                             ; work         ;
;    |Raquetas:Jugadores|                      ; 155 (2)           ; 89 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Raquetas:Jugadores                                                                                    ; work         ;
;       |Control_raq:control2|                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Raquetas:Jugadores|Control_raq:control2                                                               ; work         ;
;       |Control_raq:controll|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Raquetas:Jugadores|Control_raq:controll                                                               ; work         ;
;       |Posicion_raq:pos_r1|                  ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Raquetas:Jugadores|Posicion_raq:pos_r1                                                                ; work         ;
;       |Posicion_raq:pos_r2|                  ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Raquetas:Jugadores|Posicion_raq:pos_r2                                                                ; work         ;
;       |debounce:boton|                       ; 61 (0)            ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Raquetas:Jugadores|debounce:boton                                                                     ; work         ;
;          |debounce_FSM:FSM|                  ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Raquetas:Jugadores|debounce:boton|debounce_FSM:FSM                                                    ; work         ;
;          |my_dff:FF|                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Raquetas:Jugadores|debounce:boton|my_dff:FF                                                           ; work         ;
;          |univ_bin_counter:contador|         ; 57 (57)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Raquetas:Jugadores|debounce:boton|univ_bin_counter:contador                                           ; work         ;
;       |registro_raq:reg_1|                   ; 5 (5)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Raquetas:Jugadores|registro_raq:reg_1                                                                 ; work         ;
;       |registro_raq:reg_2|                   ; 5 (5)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Raquetas:Jugadores|registro_raq:reg_2                                                                 ; work         ;
;       |univ_bin_counter:contador|            ; 32 (32)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|Raquetas:Jugadores|univ_bin_counter:contador                                                          ; work         ;
;    |control_VGA:Pantalla|                    ; 679 (433)         ; 24 (1)       ; 273280      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|control_VGA:Pantalla                                                                                  ; work         ;
;       |Pantalla:Visualiza|                   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|control_VGA:Pantalla|Pantalla:Visualiza                                                               ; work         ;
;       |generador:sincronismo|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|control_VGA:Pantalla|generador:sincronismo                                                            ; work         ;
;       |image_generator:Background|           ; 207 (207)         ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|control_VGA:Pantalla|image_generator:Background                                                       ; work         ;
;       |ram_azul:memoria2|                    ; 0 (0)             ; 0 (0)        ; 273280      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|control_VGA:Pantalla|ram_azul:memoria2                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 273280      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|control_VGA:Pantalla|ram_azul:memoria2|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_0c91:auto_generated| ; 0 (0)             ; 0 (0)        ; 273280      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|control_VGA:Pantalla|ram_azul:memoria2|altsyncram:altsyncram_component|altsyncram_0c91:auto_generated ; work         ;
;       |univ_bin_counter:horizontal|          ; 17 (17)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|control_VGA:Pantalla|univ_bin_counter:horizontal                                                      ; work         ;
;       |univ_bin_counter:vertical|            ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pong|control_VGA:Pantalla|univ_bin_counter:vertical                                                        ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+---------------+
; Name                                                                                                             ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF           ;
+------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+---------------+
; control_VGA:Pantalla|ram_azul:memoria2|altsyncram:altsyncram_component|altsyncram_0c91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 427          ; 640          ; --           ; --           ; 273280 ; ../final1.mif ;
+------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+---------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                              ; IP Include File                                                                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+---------------------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |Pong|control_VGA:Pantalla|ram_azul:memoria2 ; C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/ram_azul.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+---------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |Pong|Pelota:Bola_mov|debounce:boton|debounce_FSM:FSM|pr_state ;
+---------------+---------------+---------------+--------------------------------+
; Name          ; pr_state.st_2 ; pr_state.st_1 ; pr_state.st_0                  ;
+---------------+---------------+---------------+--------------------------------+
; pr_state.st_0 ; 0             ; 0             ; 0                              ;
; pr_state.st_1 ; 0             ; 1             ; 1                              ;
; pr_state.st_2 ; 1             ; 0             ; 1                              ;
+---------------+---------------+---------------+--------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |Pong|Pelota:Bola_mov|Control_bol:mov_bola|pr_state                                   ;
+---------------------+---------------------+-------------------+--------------------+------------------+
; Name                ; pr_state.down_right ; pr_state.up_right ; pr_state.down_left ; pr_state.up_left ;
+---------------------+---------------------+-------------------+--------------------+------------------+
; pr_state.up_left    ; 0                   ; 0                 ; 0                  ; 0                ;
; pr_state.down_left  ; 0                   ; 0                 ; 1                  ; 1                ;
; pr_state.up_right   ; 0                   ; 1                 ; 0                  ; 1                ;
; pr_state.down_right ; 1                   ; 0                 ; 0                  ; 1                ;
+---------------------+---------------------+-------------------+--------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |Pong|Raquetas:Jugadores|debounce:boton|debounce_FSM:FSM|pr_state ;
+---------------+---------------+---------------+-----------------------------------+
; Name          ; pr_state.st_2 ; pr_state.st_1 ; pr_state.st_0                     ;
+---------------+---------------+---------------+-----------------------------------+
; pr_state.st_0 ; 0             ; 0             ; 0                                 ;
; pr_state.st_1 ; 0             ; 1             ; 1                                 ;
; pr_state.st_2 ; 1             ; 0             ; 1                                 ;
+---------------+---------------+---------------+-----------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |Pong|Raquetas:Jugadores|Control_raq:control2|pr_state ;
+-------------+-------------+-------------+-------------+----------------+
; Name        ; pr_state.s3 ; pr_state.s2 ; pr_state.s1 ; pr_state.s0    ;
+-------------+-------------+-------------+-------------+----------------+
; pr_state.s0 ; 0           ; 0           ; 0           ; 0              ;
; pr_state.s1 ; 0           ; 0           ; 1           ; 1              ;
; pr_state.s2 ; 0           ; 1           ; 0           ; 1              ;
; pr_state.s3 ; 1           ; 0           ; 0           ; 1              ;
+-------------+-------------+-------------+-------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |Pong|Raquetas:Jugadores|Control_raq:controll|pr_state ;
+-------------+-------------+-------------+-------------+----------------+
; Name        ; pr_state.s3 ; pr_state.s2 ; pr_state.s1 ; pr_state.s0    ;
+-------------+-------------+-------------+-------------+----------------+
; pr_state.s0 ; 0           ; 0           ; 0           ; 0              ;
; pr_state.s1 ; 0           ; 0           ; 1           ; 1              ;
; pr_state.s2 ; 0           ; 1           ; 0           ; 1              ;
; pr_state.s3 ; 1           ; 0           ; 0           ; 1              ;
+-------------+-------------+-------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                       ;
+--------------------------------------------------------+-----------------------------------------------------------------+
; Register name                                          ; Reason for Removal                                              ;
+--------------------------------------------------------+-----------------------------------------------------------------+
; Pelota:Bola_mov|registro_bol:registro|q_y[9]           ; Stuck at GND due to stuck port data_in                          ;
; Raquetas:Jugadores|Posicion_raq:pos_r2|pos_actual_s[1] ; Stuck at GND due to stuck port data_in                          ;
; Raquetas:Jugadores|Posicion_raq:pos_r1|pos_actual_s[1] ; Stuck at GND due to stuck port data_in                          ;
; Raquetas:Jugadores|registro_raq:reg_2|q[1]             ; Stuck at GND due to stuck port data_in                          ;
; Raquetas:Jugadores|registro_raq:reg_1|q[1]             ; Stuck at GND due to stuck port data_in                          ;
; Raquetas:Jugadores|Control_raq:control2|pr_state.s2    ; Lost fanout                                                     ;
; Raquetas:Jugadores|Control_raq:control2|pr_state.s3    ; Lost fanout                                                     ;
; Raquetas:Jugadores|Control_raq:controll|pr_state.s2    ; Lost fanout                                                     ;
; Raquetas:Jugadores|Control_raq:controll|pr_state.s3    ; Lost fanout                                                     ;
; Raquetas:Jugadores|Control_raq:control2|pr_state.s1    ; Merged with Raquetas:Jugadores|Control_raq:control2|pr_state.s0 ;
; Raquetas:Jugadores|Control_raq:controll|pr_state.s0    ; Merged with Raquetas:Jugadores|Control_raq:control2|pr_state.s0 ;
; Raquetas:Jugadores|Control_raq:controll|pr_state.s1    ; Merged with Raquetas:Jugadores|Control_raq:control2|pr_state.s0 ;
; Total Number of Removed Registers = 12                 ;                                                                 ;
+--------------------------------------------------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                     ;
+--------------------------------------------------------+---------------------------+--------------------------------------------+
; Register name                                          ; Reason for Removal        ; Registers Removed due to This Register     ;
+--------------------------------------------------------+---------------------------+--------------------------------------------+
; Raquetas:Jugadores|Posicion_raq:pos_r2|pos_actual_s[1] ; Stuck at GND              ; Raquetas:Jugadores|registro_raq:reg_2|q[1] ;
;                                                        ; due to stuck port data_in ;                                            ;
; Raquetas:Jugadores|Posicion_raq:pos_r1|pos_actual_s[1] ; Stuck at GND              ; Raquetas:Jugadores|registro_raq:reg_1|q[1] ;
;                                                        ; due to stuck port data_in ;                                            ;
+--------------------------------------------------------+---------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 193   ;
; Number of registers using Synchronous Clear  ; 62    ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 174   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 63    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------+
; Inverted Register Statistics                                     ;
+--------------------------------------------------------+---------+
; Inverted Register                                      ; Fan out ;
+--------------------------------------------------------+---------+
; Pelota:Bola_mov|registro_bol:registro|q_x[8]           ; 3       ;
; Pelota:Bola_mov|registro_bol:registro|q_x[6]           ; 3       ;
; Pelota:Bola_mov|registro_bol:registro|q_y[7]           ; 5       ;
; Pelota:Bola_mov|registro_bol:registro|q_y[6]           ; 5       ;
; Pelota:Bola_mov|registro_bol:registro|q_y[5]           ; 5       ;
; Pelota:Bola_mov|registro_bol:registro|q_y[4]           ; 5       ;
; Raquetas:Jugadores|registro_raq:reg_1|q[8]             ; 6       ;
; Raquetas:Jugadores|registro_raq:reg_1|q[0]             ; 5       ;
; Raquetas:Jugadores|registro_raq:reg_2|q[8]             ; 6       ;
; Raquetas:Jugadores|registro_raq:reg_2|q[0]             ; 5       ;
; Raquetas:Jugadores|Posicion_raq:pos_r1|pos_actual_s[9] ; 1       ;
; Raquetas:Jugadores|Posicion_raq:pos_r1|pos_actual_s[3] ; 1       ;
; Raquetas:Jugadores|Posicion_raq:pos_r1|pos_actual_s[2] ; 2       ;
; Raquetas:Jugadores|Posicion_raq:pos_r2|pos_actual_s[9] ; 1       ;
; Raquetas:Jugadores|Posicion_raq:pos_r2|pos_actual_s[3] ; 1       ;
; Raquetas:Jugadores|Posicion_raq:pos_r2|pos_actual_s[2] ; 2       ;
; Total number of inverted registers = 16                ;         ;
+--------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Pong|control_VGA:Pantalla|image_generator:Background|G                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Pong|Raquetas:Jugadores|Posicion_raq:pos_r2|pos_actual_s[1]              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Pong|Raquetas:Jugadores|Posicion_raq:pos_r1|pos_actual_s[1]              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Pong|Control:control_juego|univ_bin_counter:conteo2|temp[1]              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Pong|Control:control_juego|univ_bin_counter:conteo1|temp[0]              ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |Pong|control_VGA:Pantalla|univ_bin_counter:vertical|temp[7]              ;
; 5:1                ; 24 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |Pong|Pelota:Bola_mov|debounce:boton|univ_bin_counter:contador|temp[16]   ;
; 5:1                ; 24 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |Pong|Raquetas:Jugadores|debounce:boton|univ_bin_counter:contador|temp[8] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Pong|Raquetas:Jugadores|Posicion_raq:pos_r2|pos_actual_s[5]              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Pong|Raquetas:Jugadores|Posicion_raq:pos_r1|pos_actual_s[4]              ;
; 8:1                ; 5 bits    ; 25 LEs        ; 5 LEs                ; 20 LEs                 ; Yes        ; |Pong|Pelota:Bola_mov|registro_bol:registro|q_y[8]                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |Pong|Pelota:Bola_mov|registro_bol:registro|q_x[3]                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Pong|Raquetas:Jugadores|Posicion_raq:pos_r2|pos_actual_s[9]              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Pong|Raquetas:Jugadores|Posicion_raq:pos_r1|pos_actual_s[9]              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |Pong|Pelota:Bola_mov|registro_bol:registro|q_y[7]                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |Pong|Pelota:Bola_mov|registro_bol:registro|q_x[8]                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control_VGA:Pantalla|ram_azul:memoria2|altsyncram:altsyncram_component|altsyncram_0c91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Pong ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; N              ; 4     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_VGA:Pantalla ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 4     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_VGA:Pantalla|univ_bin_counter:horizontal ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_VGA:Pantalla|univ_bin_counter:vertical ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_VGA:Pantalla|generador:sincronismo ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_VGA:Pantalla|ram_azul:memoria2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                 ;
; WIDTH_A                            ; 640                  ; Signed Integer                                          ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 427                  ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; ../final1.mif        ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_0c91      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Raquetas:Jugadores ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 4     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Raquetas:Jugadores|registro_raq:reg_1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; max_width      ; 10    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Raquetas:Jugadores|registro_raq:reg_2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; max_width      ; 10    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Raquetas:Jugadores|univ_bin_counter:contador ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 24    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Raquetas:Jugadores|debounce:boton|univ_bin_counter:contador ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; n              ; 24    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pelota:Bola_mov|registro_bol:registro ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; max_width      ; 10    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pelota:Bola_mov|univ_bin_counter:contador ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 20    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pelota:Bola_mov|debounce:boton|univ_bin_counter:contador ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 24    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Control:control_juego|univ_bin_counter:conteo1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Control:control_juego|univ_bin_counter:conteo2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                      ;
; Entity Instance                           ; control_VGA:Pantalla|ram_azul:memoria2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 640                                                                    ;
;     -- NUMWORDS_A                         ; 427                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                 ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Control:control_juego|univ_bin_counter:conteo2"                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; limit[1..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; limit[3..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; min_tick    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Control:control_juego|univ_bin_counter:conteo1"                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; limit[1..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; limit[3..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; min_tick    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pelota:Bola_mov|univ_bin_counter:contador"                                                   ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ena           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; limit[18..15] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; limit[12..9]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; limit[7..6]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; limit[4..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; limit[19]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; limit[14]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; limit[13]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; limit[8]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; limit[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; min_tick      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; counter       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "Raquetas:Jugadores|debounce:boton|my_dff:FF" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Raquetas:Jugadores|debounce:boton|univ_bin_counter:contador"                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; limit[18..17] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; limit[8..7]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; limit[23..22] ; Input  ; Info     ; Stuck at GND                                                                        ;
; limit[20..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; limit[16..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; limit[12..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; limit[4..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; limit[21]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; limit[13]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; limit[10]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; limit[9]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; limit[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; limit[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; min_tick      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; counter       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Raquetas:Jugadores|univ_bin_counter:contador"                                                ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ena           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; syn_clr       ; Input  ; Info     ; Stuck at GND                                                                        ;
; limit[20..17] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; limit[23..21] ; Input  ; Info     ; Stuck at GND                                                                        ;
; limit[14..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; limit[9..8]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; limit[6..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; limit[16]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; limit[15]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; limit[10]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; limit[7]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; min_tick      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; counter       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_VGA:Pantalla|univ_bin_counter:vertical"                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; limit[3..2] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; limit[8..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; limit[9]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; limit[1]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; limit[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max_tick    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; min_tick    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_VGA:Pantalla|univ_bin_counter:horizontal"                                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ena         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; limit[9..8] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; limit[7..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; limit[4..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; limit[5]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; min_tick    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May 19 22:26:32 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off control_VGA -c control_VGA
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file my_dff.vhd
    Info (12022): Found design unit 1: my_dff-rtl
    Info (12023): Found entity 1: my_dff
Info (12021): Found 2 design units, including 1 entities, in source file debounce_fsm.vhd
    Info (12022): Found design unit 1: debounce_FSM-fsm
    Info (12023): Found entity 1: debounce_FSM
Info (12021): Found 2 design units, including 1 entities, in source file ram_azul.vhd
    Info (12022): Found design unit 1: ram_azul-SYN
    Info (12023): Found entity 1: ram_azul
Info (12021): Found 2 design units, including 1 entities, in source file pantalla.vhd
    Info (12022): Found design unit 1: Pantalla-Behavioral
    Info (12023): Found entity 1: Pantalla
Info (12021): Found 2 design units, including 1 entities, in source file image_generator.vhd
    Info (12022): Found design unit 1: image_generator-Behavioral
    Info (12023): Found entity 1: image_generator
Info (12021): Found 2 design units, including 1 entities, in source file univ_bin_counter.vhd
    Info (12022): Found design unit 1: univ_bin_counter-rtl
    Info (12023): Found entity 1: univ_bin_counter
Info (12021): Found 2 design units, including 1 entities, in source file control_vga.vhd
    Info (12022): Found design unit 1: control_VGA-rtl
    Info (12023): Found entity 1: control_VGA
Info (12021): Found 2 design units, including 1 entities, in source file generador.vhd
    Info (12022): Found design unit 1: generador-rtl
    Info (12023): Found entity 1: generador
Info (12021): Found 2 design units, including 1 entities, in source file posicion_raq.vhd
    Info (12022): Found design unit 1: Posicion_raq-fsm
    Info (12023): Found entity 1: Posicion_raq
Info (12021): Found 2 design units, including 1 entities, in source file registro_raq.vhd
    Info (12022): Found design unit 1: registro_raq-rtl
    Info (12023): Found entity 1: registro_raq
Info (12021): Found 2 design units, including 1 entities, in source file control_raq.vhd
    Info (12022): Found design unit 1: Control_raq-fsm
    Info (12023): Found entity 1: Control_raq
Info (12021): Found 2 design units, including 1 entities, in source file pong.vhd
    Info (12022): Found design unit 1: Pong-rtl
    Info (12023): Found entity 1: Pong
Info (12021): Found 2 design units, including 1 entities, in source file raquetas.vhd
    Info (12022): Found design unit 1: Raquetas-rtl
    Info (12023): Found entity 1: Raquetas
Info (12021): Found 2 design units, including 1 entities, in source file registro_bol.vhd
    Info (12022): Found design unit 1: registro_bol-rtl
    Info (12023): Found entity 1: registro_bol
Info (12021): Found 2 design units, including 1 entities, in source file control_bol.vhd
    Info (12022): Found design unit 1: Control_bol-fsm
    Info (12023): Found entity 1: Control_bol
Info (12021): Found 2 design units, including 1 entities, in source file pelota.vhd
    Info (12022): Found design unit 1: Pelota-rtl
    Info (12023): Found entity 1: Pelota
Info (12021): Found 2 design units, including 1 entities, in source file control.vhd
    Info (12022): Found design unit 1: control-rtl
    Info (12023): Found entity 1: Control
Info (12021): Found 2 design units, including 1 entities, in source file bin_to_sseg.vhd
    Info (12022): Found design unit 1: bin_to_sseg-functional
    Info (12023): Found entity 1: bin_to_sseg
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: debounce-fsm
    Info (12023): Found entity 1: debounce
Info (12021): Found 2 design units, including 1 entities, in source file estados.vhd
    Info (12022): Found design unit 1: estados-fsm
    Info (12023): Found entity 1: estados
Info (12127): Elaborating entity "Pong" for the top level hierarchy
Info (12128): Elaborating entity "control_VGA" for hierarchy "control_VGA:Pantalla"
Info (12128): Elaborating entity "univ_bin_counter" for hierarchy "control_VGA:Pantalla|univ_bin_counter:horizontal"
Info (12128): Elaborating entity "generador" for hierarchy "control_VGA:Pantalla|generador:sincronismo"
Info (12128): Elaborating entity "Pantalla" for hierarchy "control_VGA:Pantalla|Pantalla:Visualiza"
Info (12128): Elaborating entity "ram_azul" for hierarchy "control_VGA:Pantalla|ram_azul:memoria2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "control_VGA:Pantalla|ram_azul:memoria2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "control_VGA:Pantalla|ram_azul:memoria2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "control_VGA:Pantalla|ram_azul:memoria2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../final1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "427"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "640"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0c91.tdf
    Info (12023): Found entity 1: altsyncram_0c91
Info (12128): Elaborating entity "altsyncram_0c91" for hierarchy "control_VGA:Pantalla|ram_azul:memoria2|altsyncram:altsyncram_component|altsyncram_0c91:auto_generated"
Info (12128): Elaborating entity "image_generator" for hierarchy "control_VGA:Pantalla|image_generator:Background"
Info (12128): Elaborating entity "Raquetas" for hierarchy "Raquetas:Jugadores"
Info (12128): Elaborating entity "Control_raq" for hierarchy "Raquetas:Jugadores|Control_raq:controll"
Info (12128): Elaborating entity "Posicion_raq" for hierarchy "Raquetas:Jugadores|Posicion_raq:pos_r1"
Info (12128): Elaborating entity "registro_raq" for hierarchy "Raquetas:Jugadores|registro_raq:reg_1"
Info (12128): Elaborating entity "univ_bin_counter" for hierarchy "Raquetas:Jugadores|univ_bin_counter:contador"
Info (12128): Elaborating entity "debounce" for hierarchy "Raquetas:Jugadores|debounce:boton"
Info (12128): Elaborating entity "debounce_FSM" for hierarchy "Raquetas:Jugadores|debounce:boton|debounce_FSM:FSM"
Info (12128): Elaborating entity "my_dff" for hierarchy "Raquetas:Jugadores|debounce:boton|my_dff:FF"
Info (12128): Elaborating entity "Pelota" for hierarchy "Pelota:Bola_mov"
Info (12128): Elaborating entity "registro_bol" for hierarchy "Pelota:Bola_mov|registro_bol:registro"
Info (12128): Elaborating entity "Control_bol" for hierarchy "Pelota:Bola_mov|Control_bol:mov_bola"
Info (12128): Elaborating entity "univ_bin_counter" for hierarchy "Pelota:Bola_mov|univ_bin_counter:contador"
Info (12128): Elaborating entity "Control" for hierarchy "Control:control_juego"
Info (12128): Elaborating entity "bin_to_sseg" for hierarchy "Control:control_juego|bin_to_sseg:puntajeA"
Info (12128): Elaborating entity "univ_bin_counter" for hierarchy "Control:control_juego|univ_bin_counter:conteo1"
Info (12128): Elaborating entity "estados" for hierarchy "Control:control_juego|estados:estado"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1804 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 1128 logic cells
    Info (21064): Implemented 640 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4715 megabytes
    Info: Processing ended: Wed May 19 22:26:39 2021
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


