[2020-11-07, 09:52:43.923482] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 09:52:43.925476] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 09:52:43.925476] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 09:52:44.052165] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 09:52:44.066119] place: INFO : Progress   30%: no constraint loaded ...
[2020-11-07, 09:52:44.066119] place: INFO : Effort Level  : 10
[2020-11-07, 09:52:44.066119] place: INFO : Mode          : Bounding Box
[2020-11-07, 09:52:44.070117] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 09:52:44.070117] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 09:52:44.070117] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 09:52:44.070117] place: INFO :   * Amount of IOB: 21
[2020-11-07, 09:52:44.070117] place: INFO :   * Amount of SLICE: 363
[2020-11-07, 09:52:44.070117] place: INFO :   * Amount of Net: 767
[2020-11-07, 09:52:44.070117] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 09:52:44.070117] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 09:52:44.070117] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 09:52:44.070117] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 09:52:44.070117] place: INFO :   * Proportion of SLICE(LUT0): 11.82%
[2020-11-07, 09:52:44.071115] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 09:52:44.094053] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 09:52:44.100037] place: INFO :   * Initial cost = 711.33
[2020-11-07, 09:52:44.100037] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 09:52:48.363725] place: INFO :   * After 20 iterations cost = 565.969
[2020-11-07, 09:52:51.398604] place: INFO :   * After 40 iterations cost = 424.053
[2020-11-07, 09:52:53.521904] place: INFO :   * After 60 iterations cost = 235.508
[2020-11-07, 09:52:55.845719] place: INFO :   * After 80 iterations cost = 142.662
[2020-11-07, 09:52:57.798496] place: INFO :   * After 100 iterations cost = 106.881
[2020-11-07, 09:52:58.448758] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 09:52:58.488646] place: INFO :   * Final cost = 101.868
[2020-11-07, 09:52:58.489643] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 09:52:58.533525] place: INFO : Successfully finish placement. Elapsed Time: 15s
[2020-11-07, 10:02:59.315781] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 10:02:59.317751] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 10:02:59.317751] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 10:02:59.441420] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 10:02:59.454414] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 10:02:59.454414] place: INFO : Effort Level  : 10
[2020-11-07, 10:02:59.454414] place: INFO : Mode          : Bounding Box
[2020-11-07, 10:02:59.459401] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 10:02:59.459401] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 10:02:59.459401] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 10:02:59.459401] place: INFO :   * Amount of IOB: 21
[2020-11-07, 10:02:59.459401] place: INFO :   * Amount of SLICE: 363
[2020-11-07, 10:02:59.459401] place: INFO :   * Amount of Net: 767
[2020-11-07, 10:02:59.459401] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 10:02:59.459401] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 10:02:59.459401] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 10:02:59.459401] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 10:02:59.459401] place: INFO :   * Proportion of SLICE(LUT6029381): 11.82%
[2020-11-07, 10:02:59.459401] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 10:02:59.482341] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 10:02:59.488294] place: INFO :   * Initial cost = 707.988
[2020-11-07, 10:02:59.488294] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 10:03:04.125917] place: INFO :   * After 20 iterations cost = 601.699
[2020-11-07, 10:03:07.578661] place: INFO :   * After 40 iterations cost = 480.758
[2020-11-07, 10:03:09.851583] place: INFO :   * After 60 iterations cost = 260.287
[2020-11-07, 10:03:12.302031] place: INFO :   * After 80 iterations cost = 159.756
[2020-11-07, 10:03:14.504142] place: INFO :   * After 100 iterations cost = 124.36
[2020-11-07, 10:03:15.596223] place: INFO :   * After 120 iterations cost = 113.178
[2020-11-07, 10:03:15.639108] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 10:03:15.683988] place: INFO :   * Final cost = 113.178
[2020-11-07, 10:03:15.684985] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 10:03:15.729865] place: INFO : Successfully finish placement. Elapsed Time: 16s
[2020-11-07, 10:09:23.944861] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 10:09:23.946856] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 10:09:23.946856] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 10:09:24.088477] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 10:09:24.104435] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 10:09:24.104435] place: INFO : Effort Level  : 10
[2020-11-07, 10:09:24.104435] place: INFO : Mode          : Bounding Box
[2020-11-07, 10:09:24.109421] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 10:09:24.109421] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 10:09:24.109421] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 10:09:24.109421] place: INFO :   * Amount of IOB: 21
[2020-11-07, 10:09:24.109421] place: INFO :   * Amount of SLICE: 364
[2020-11-07, 10:09:24.109421] place: INFO :   * Amount of Net: 768
[2020-11-07, 10:09:24.109421] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 10:09:24.109421] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 10:09:24.109421] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 10:09:24.109421] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 10:09:24.109421] place: INFO :   * Proportion of SLICE(LUT0): 11.85%
[2020-11-07, 10:09:24.109421] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 10:09:24.142359] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 10:09:24.149342] place: INFO :   * Initial cost = 698.426
[2020-11-07, 10:09:24.149342] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 10:09:29.004332] place: INFO :   * After 20 iterations cost = 636.992
[2020-11-07, 10:09:32.493003] place: INFO :   * After 40 iterations cost = 479.37
[2020-11-07, 10:09:34.787895] place: INFO :   * After 60 iterations cost = 256.868
[2020-11-07, 10:09:37.321887] place: INFO :   * After 80 iterations cost = 151.71
[2020-11-07, 10:09:39.512030] place: INFO :   * After 100 iterations cost = 114.695
[2020-11-07, 10:09:40.528285] place: INFO :   * After 120 iterations cost = 103.873
[2020-11-07, 10:09:40.569198] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 10:09:40.611063] place: INFO :   * Final cost = 103.899
[2020-11-07, 10:09:40.611063] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 10:09:40.655943] place: INFO : Successfully finish placement. Elapsed Time: 17s
[2020-11-07, 10:12:04.220120] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 10:12:04.222115] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 10:12:04.222115] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 10:12:04.346782] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 10:12:04.360767] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 10:12:04.360767] place: INFO : Effort Level  : 10
[2020-11-07, 10:12:04.360767] place: INFO : Mode          : Bounding Box
[2020-11-07, 10:12:04.364734] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 10:12:04.364734] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 10:12:04.364734] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 10:12:04.364734] place: INFO :   * Amount of IOB: 21
[2020-11-07, 10:12:04.364734] place: INFO :   * Amount of SLICE: 368
[2020-11-07, 10:12:04.364734] place: INFO :   * Amount of Net: 777
[2020-11-07, 10:12:04.364734] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 10:12:04.364734] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 10:12:04.364734] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 10:12:04.364734] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 10:12:04.364734] place: INFO :   * Proportion of SLICE(LUT0): 11.98%
[2020-11-07, 10:12:04.365731] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 10:12:04.388694] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 10:12:04.393679] place: INFO :   * Initial cost = 715.314
[2020-11-07, 10:12:04.393679] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 10:12:09.034270] place: INFO :   * After 20 iterations cost = 601.159
[2020-11-07, 10:12:12.435154] place: INFO :   * After 40 iterations cost = 447.547
[2020-11-07, 10:12:14.757970] place: INFO :   * After 60 iterations cost = 249.902
[2020-11-07, 10:12:17.240333] place: INFO :   * After 80 iterations cost = 148.471
[2020-11-07, 10:12:19.388590] place: INFO :   * After 100 iterations cost = 116.109
[2020-11-07, 10:12:20.412854] place: INFO :   * After 120 iterations cost = 105.441
[2020-11-07, 10:12:20.412854] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 10:12:20.455738] place: INFO :   * Final cost = 105.441
[2020-11-07, 10:12:20.456732] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 10:12:20.502609] place: INFO : Successfully finish placement. Elapsed Time: 16s
[2020-11-07, 10:18:08.670637] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 10:18:08.672632] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 10:18:08.672632] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 10:18:08.799321] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 10:18:08.814281] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 10:18:08.814281] place: INFO : Effort Level  : 10
[2020-11-07, 10:18:08.814281] place: INFO : Mode          : Bounding Box
[2020-11-07, 10:18:08.818242] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 10:18:08.818242] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 10:18:08.818242] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 10:18:08.818242] place: INFO :   * Amount of IOB: 21
[2020-11-07, 10:18:08.818242] place: INFO :   * Amount of SLICE: 387
[2020-11-07, 10:18:08.818242] place: INFO :   * Amount of Net: 814
[2020-11-07, 10:18:08.818242] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 10:18:08.819240] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 10:18:08.819240] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 10:18:08.819240] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 10:18:08.819240] place: INFO :   * Proportion of SLICE(LUT0): 12.60%
[2020-11-07, 10:18:08.819240] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 10:18:08.843203] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 10:18:08.849160] place: INFO :   * Initial cost = 754.18
[2020-11-07, 10:18:08.849160] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 10:18:13.788978] place: INFO :   * After 20 iterations cost = 638.585
[2020-11-07, 10:18:17.306215] place: INFO :   * After 40 iterations cost = 477.21
[2020-11-07, 10:18:19.840414] place: INFO :   * After 60 iterations cost = 262.96
[2020-11-07, 10:18:22.485369] place: INFO :   * After 80 iterations cost = 156.028
[2020-11-07, 10:18:24.720387] place: INFO :   * After 100 iterations cost = 119.862
[2020-11-07, 10:18:25.641928] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 10:18:25.686811] place: INFO :   * Final cost = 112.921
[2020-11-07, 10:18:25.687806] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 10:18:25.734688] place: INFO : Successfully finish placement. Elapsed Time: 17s
[2020-11-07, 10:33:53.374264] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 10:33:53.376259] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 10:33:53.376259] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 10:33:53.499956] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 10:33:53.514916] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 10:33:53.514916] place: INFO : Effort Level  : 10
[2020-11-07, 10:33:53.514916] place: INFO : Mode          : Bounding Box
[2020-11-07, 10:33:53.519897] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 10:33:53.519897] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 10:33:53.519897] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 10:33:53.519897] place: INFO :   * Amount of IOB: 21
[2020-11-07, 10:33:53.519897] place: INFO :   * Amount of SLICE: 393
[2020-11-07, 10:33:53.519897] place: INFO :   * Amount of Net: 827
[2020-11-07, 10:33:53.519897] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 10:33:53.519897] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 10:33:53.519897] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 10:33:53.519897] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 10:33:53.519897] place: INFO :   * Proportion of SLICE(LUT0): 12.79%
[2020-11-07, 10:33:53.519897] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 10:33:53.544836] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 10:33:53.550821] place: INFO :   * Initial cost = 763.382
[2020-11-07, 10:33:53.550821] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 10:33:58.868572] place: INFO :   * After 20 iterations cost = 643.444
[2020-11-07, 10:34:02.735255] place: INFO :   * After 40 iterations cost = 530.985
[2020-11-07, 10:34:05.259485] place: INFO :   * After 60 iterations cost = 286.48
[2020-11-07, 10:34:07.994172] place: INFO :   * After 80 iterations cost = 176.309
[2020-11-07, 10:34:10.421708] place: INFO :   * After 100 iterations cost = 132.226
[2020-11-07, 10:34:11.594567] place: INFO :   * After 120 iterations cost = 119.322
[2020-11-07, 10:34:11.642438] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 10:34:11.690315] place: INFO :   * Final cost = 119.322
[2020-11-07, 10:34:11.691312] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 10:34:11.740155] place: INFO : Successfully finish placement. Elapsed Time: 18s
[2020-11-07, 10:54:39.108244] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 10:54:39.110239] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 10:54:39.111236] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 10:54:39.238923] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 10:54:39.254879] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 10:54:39.254879] place: INFO : Effort Level  : 10
[2020-11-07, 10:54:39.254879] place: INFO : Mode          : Bounding Box
[2020-11-07, 10:54:39.259864] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 10:54:39.259864] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 10:54:39.259864] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 10:54:39.259864] place: INFO :   * Amount of IOB: 21
[2020-11-07, 10:54:39.259864] place: INFO :   * Amount of SLICE: 404
[2020-11-07, 10:54:39.259864] place: INFO :   * Amount of Net: 849
[2020-11-07, 10:54:39.259864] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 10:54:39.259864] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 10:54:39.259864] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 10:54:39.259864] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 10:54:39.259864] place: INFO :   * Proportion of SLICE(LUT0): 13.15%
[2020-11-07, 10:54:39.259864] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 10:54:39.284799] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 10:54:39.290784] place: INFO :   * Initial cost = 787.233
[2020-11-07, 10:54:39.290784] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 10:54:44.621524] place: INFO :   * After 20 iterations cost = 660.003
[2020-11-07, 10:54:48.549022] place: INFO :   * After 40 iterations cost = 502.811
[2020-11-07, 10:54:51.185976] place: INFO :   * After 60 iterations cost = 276.744
[2020-11-07, 10:54:53.996456] place: INFO :   * After 80 iterations cost = 173.944
[2020-11-07, 10:54:56.471814] place: INFO :   * After 100 iterations cost = 129.947
[2020-11-07, 10:54:57.679614] place: INFO :   * After 120 iterations cost = 116.76
[2020-11-07, 10:54:57.727484] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 10:54:57.776355] place: INFO :   * Final cost = 116.71
[2020-11-07, 10:54:57.776355] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 10:54:57.826192] place: INFO : Successfully finish placement. Elapsed Time: 18s
[2020-11-07, 11:00:28.662466] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 11:00:28.664472] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 11:00:28.664472] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 11:00:28.798076] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 11:00:28.814059] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 11:00:28.814059] place: INFO : Effort Level  : 10
[2020-11-07, 11:00:28.814059] place: INFO : Mode          : Bounding Box
[2020-11-07, 11:00:28.819047] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 11:00:28.819047] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 11:00:28.819047] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 11:00:28.819047] place: INFO :   * Amount of IOB: 21
[2020-11-07, 11:00:28.819047] place: INFO :   * Amount of SLICE: 403
[2020-11-07, 11:00:28.819047] place: INFO :   * Amount of Net: 847
[2020-11-07, 11:00:28.819047] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 11:00:28.819047] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 11:00:28.819047] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 11:00:28.819047] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 11:00:28.819047] place: INFO :   * Proportion of SLICE(LUT0): 13.12%
[2020-11-07, 11:00:28.819047] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 11:00:28.841981] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 11:00:28.847965] place: INFO :   * Initial cost = 765.222
[2020-11-07, 11:00:28.847965] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 11:00:34.071973] place: INFO :   * After 20 iterations cost = 647.963
[2020-11-07, 11:00:37.928660] place: INFO :   * After 40 iterations cost = 473.746
[2020-11-07, 11:00:40.556633] place: INFO :   * After 60 iterations cost = 255.207
[2020-11-07, 11:00:43.343182] place: INFO :   * After 80 iterations cost = 159.486
[2020-11-07, 11:00:45.795650] place: INFO :   * After 100 iterations cost = 128.351
[2020-11-07, 11:00:46.867788] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 11:00:46.915652] place: INFO :   * Final cost = 117.483
[2020-11-07, 11:00:46.916654] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 11:00:46.965521] place: INFO : Successfully finish placement. Elapsed Time: 18s
[2020-11-07, 12:44:56.608877] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 12:44:56.610872] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 12:44:56.610872] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 12:44:56.734541] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 12:44:56.748503] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 12:44:56.748503] place: INFO : Effort Level  : 10
[2020-11-07, 12:44:56.748503] place: INFO : Mode          : Bounding Box
[2020-11-07, 12:44:56.752493] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 12:44:56.752493] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 12:44:56.752493] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 12:44:56.752493] place: INFO :   * Amount of IOB: 21
[2020-11-07, 12:44:56.752493] place: INFO :   * Amount of SLICE: 360
[2020-11-07, 12:44:56.752493] place: INFO :   * Amount of Net: 759
[2020-11-07, 12:44:56.752493] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 12:44:56.752493] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 12:44:56.752493] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 12:44:56.752493] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 12:44:56.753490] place: INFO :   * Proportion of SLICE(LUT0): 11.72%
[2020-11-07, 12:44:56.753490] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 12:44:56.776429] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 12:44:56.782413] place: INFO :   * Initial cost = 655.516
[2020-11-07, 12:44:56.782413] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 12:45:01.607511] place: INFO :   * After 20 iterations cost = 557.975
[2020-11-07, 12:45:05.112162] place: INFO :   * After 40 iterations cost = 442.163
[2020-11-07, 12:45:07.485792] place: INFO :   * After 60 iterations cost = 245.061
[2020-11-07, 12:45:10.029989] place: INFO :   * After 80 iterations cost = 147.944
[2020-11-07, 12:45:12.173258] place: INFO :   * After 100 iterations cost = 107.637
[2020-11-07, 12:45:13.031962] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 12:45:13.073850] place: INFO :   * Final cost = 98.3137
[2020-11-07, 12:45:13.073850] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 12:45:13.118730] place: INFO : Successfully finish placement. Elapsed Time: 17s
[2020-11-07, 12:51:48.068594] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 12:51:48.070588] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 12:51:48.071586] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 12:51:48.197250] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 12:51:48.209245] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 12:51:48.209245] place: INFO : Effort Level  : 10
[2020-11-07, 12:51:48.209245] place: INFO : Mode          : Bounding Box
[2020-11-07, 12:51:48.214232] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 12:51:48.214232] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 12:51:48.214232] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 12:51:48.214232] place: INFO :   * Amount of IOB: 21
[2020-11-07, 12:51:48.214232] place: INFO :   * Amount of SLICE: 329
[2020-11-07, 12:51:48.214232] place: INFO :   * Amount of Net: 696
[2020-11-07, 12:51:48.214232] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 12:51:48.214232] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 12:51:48.214232] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 12:51:48.214232] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 12:51:48.214232] place: INFO :   * Proportion of SLICE(LUT0): 10.71%
[2020-11-07, 12:51:48.214232] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 12:51:48.239138] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 12:51:48.245122] place: INFO :   * Initial cost = 608.055
[2020-11-07, 12:51:48.245122] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 12:51:52.263404] place: INFO :   * After 20 iterations cost = 512.757
[2020-11-07, 12:51:55.192572] place: INFO :   * After 40 iterations cost = 402.852
[2020-11-07, 12:51:57.202199] place: INFO :   * After 60 iterations cost = 217.018
[2020-11-07, 12:51:59.336491] place: INFO :   * After 80 iterations cost = 135.63
[2020-11-07, 12:52:01.190529] place: INFO :   * After 100 iterations cost = 103.175
[2020-11-07, 12:52:02.014330] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 12:52:02.052229] place: INFO :   * Final cost = 94.9984
[2020-11-07, 12:52:02.053226] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 12:52:02.093120] place: INFO : Successfully finish placement. Elapsed Time: 14s
[2020-11-07, 12:54:25.929565] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 12:54:25.931547] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 12:54:25.932572] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 12:54:26.055215] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 12:54:26.067183] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 12:54:26.068181] place: INFO : Effort Level  : 10
[2020-11-07, 12:54:26.068181] place: INFO : Mode          : Bounding Box
[2020-11-07, 12:54:26.072170] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 12:54:26.072170] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 12:54:26.072170] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 12:54:26.072170] place: INFO :   * Amount of IOB: 21
[2020-11-07, 12:54:26.072170] place: INFO :   * Amount of SLICE: 328
[2020-11-07, 12:54:26.072170] place: INFO :   * Amount of Net: 694
[2020-11-07, 12:54:26.072170] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 12:54:26.072170] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 12:54:26.072170] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 12:54:26.072170] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 12:54:26.072170] place: INFO :   * Proportion of SLICE(LUT0): 10.68%
[2020-11-07, 12:54:26.073167] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 12:54:26.096106] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 12:54:26.101093] place: INFO :   * Initial cost = 633.705
[2020-11-07, 12:54:26.101093] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 12:54:30.163230] place: INFO :   * After 20 iterations cost = 532.275
[2020-11-07, 12:54:33.185150] place: INFO :   * After 40 iterations cost = 427.829
[2020-11-07, 12:54:35.199763] place: INFO :   * After 60 iterations cost = 230.205
[2020-11-07, 12:54:37.338045] place: INFO :   * After 80 iterations cost = 128.725
[2020-11-07, 12:54:39.197074] place: INFO :   * After 100 iterations cost = 99.0117
[2020-11-07, 12:54:40.095671] place: INFO :   * After 120 iterations cost = 90.0628
[2020-11-07, 12:54:40.132573] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 12:54:40.169474] place: INFO :   * Final cost = 89.988
[2020-11-07, 12:54:40.170472] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 12:54:40.210365] place: INFO : Successfully finish placement. Elapsed Time: 15s
[2020-11-07, 13:24:07.600545] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 13:24:07.602540] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 13:24:07.602540] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 13:24:07.726209] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 13:24:07.738204] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 13:24:07.738204] place: INFO : Effort Level  : 10
[2020-11-07, 13:24:07.738204] place: INFO : Mode          : Bounding Box
[2020-11-07, 13:24:07.743191] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 13:24:07.743191] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 13:24:07.743191] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 13:24:07.743191] place: INFO :   * Amount of IOB: 21
[2020-11-07, 13:24:07.743191] place: INFO :   * Amount of SLICE: 328
[2020-11-07, 13:24:07.743191] place: INFO :   * Amount of Net: 690
[2020-11-07, 13:24:07.743191] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 13:24:07.743191] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 13:24:07.743191] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 13:24:07.743191] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 13:24:07.743191] place: INFO :   * Proportion of SLICE(LUT0): 10.68%
[2020-11-07, 13:24:07.743191] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 13:24:07.775079] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 13:24:07.781087] place: INFO :   * Initial cost = 634.884
[2020-11-07, 13:24:07.781087] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 13:24:11.508123] place: INFO :   * After 20 iterations cost = 530.651
[2020-11-07, 13:24:14.255776] place: INFO :   * After 40 iterations cost = 397.628
[2020-11-07, 13:24:16.207558] place: INFO :   * After 60 iterations cost = 235.328
[2020-11-07, 13:24:18.303954] place: INFO :   * After 80 iterations cost = 129.064
[2020-11-07, 13:24:20.076186] place: INFO :   * After 100 iterations cost = 101.714
[2020-11-07, 13:24:20.886020] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 13:24:20.923942] place: INFO :   * Final cost = 92.0747
[2020-11-07, 13:24:20.923942] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 13:24:20.964809] place: INFO : Successfully finish placement. Elapsed Time: 13s
[2020-11-07, 13:26:48.922380] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 13:26:48.924538] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 13:26:48.924538] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 13:26:49.047633] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 13:26:49.059153] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 13:26:49.059153] place: INFO : Effort Level  : 10
[2020-11-07, 13:26:49.059153] place: INFO : Mode          : Bounding Box
[2020-11-07, 13:26:49.063473] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 13:26:49.063473] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 13:26:49.063473] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 13:26:49.063473] place: INFO :   * Amount of IOB: 21
[2020-11-07, 13:26:49.063473] place: INFO :   * Amount of SLICE: 307
[2020-11-07, 13:26:49.063473] place: INFO :   * Amount of Net: 648
[2020-11-07, 13:26:49.063473] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 13:26:49.063473] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 13:26:49.063473] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 13:26:49.063473] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 13:26:49.063473] place: INFO :   * Proportion of SLICE(LUT0): 9.99%
[2020-11-07, 13:26:49.064193] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 13:26:49.086513] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 13:26:49.091553] place: INFO :   * Initial cost = 604.552
[2020-11-07, 13:26:49.091553] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 13:26:52.659550] place: INFO :   * After 20 iterations cost = 509.418
[2020-11-07, 13:26:55.399248] place: INFO :   * After 40 iterations cost = 422.947
[2020-11-07, 13:26:57.164504] place: INFO :   * After 60 iterations cost = 224.532
[2020-11-07, 13:26:59.056473] place: INFO :   * After 80 iterations cost = 131.018
[2020-11-07, 13:27:00.735986] place: INFO :   * After 100 iterations cost = 103.154
[2020-11-07, 13:27:01.587676] place: INFO :   * After 120 iterations cost = 92.1776
[2020-11-07, 13:27:01.654497] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 13:27:01.688407] place: INFO :   * Final cost = 92.229
[2020-11-07, 13:27:01.689404] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 13:27:01.727303] place: INFO : Successfully finish placement. Elapsed Time: 13s
[2020-11-07, 13:30:01.381298] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 13:30:01.382728] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 13:30:01.383442] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 13:30:01.507107] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 13:30:01.517799] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 13:30:01.518513] place: INFO : Effort Level  : 10
[2020-11-07, 13:30:01.518513] place: INFO : Mode          : Bounding Box
[2020-11-07, 13:30:01.522801] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 13:30:01.522801] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 13:30:01.522801] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 13:30:01.522801] place: INFO :   * Amount of IOB: 21
[2020-11-07, 13:30:01.522801] place: INFO :   * Amount of SLICE: 307
[2020-11-07, 13:30:01.522801] place: INFO :   * Amount of Net: 648
[2020-11-07, 13:30:01.522801] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 13:30:01.522801] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 13:30:01.522801] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 13:30:01.522801] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 13:30:01.522801] place: INFO :   * Proportion of SLICE(LUT0): 9.99%
[2020-11-07, 13:30:01.523516] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 13:30:01.545671] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 13:30:01.550673] place: INFO :   * Initial cost = 604.552
[2020-11-07, 13:30:01.550673] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 13:30:05.098125] place: INFO :   * After 20 iterations cost = 509.418
[2020-11-07, 13:30:07.778956] place: INFO :   * After 40 iterations cost = 422.947
[2020-11-07, 13:30:09.530295] place: INFO :   * After 60 iterations cost = 224.532
[2020-11-07, 13:30:11.401270] place: INFO :   * After 80 iterations cost = 131.018
[2020-11-07, 13:30:13.074795] place: INFO :   * After 100 iterations cost = 103.154
[2020-11-07, 13:30:13.913553] place: INFO :   * After 120 iterations cost = 92.1776
[2020-11-07, 13:30:13.981398] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 13:30:14.015303] place: INFO :   * Final cost = 92.229
[2020-11-07, 13:30:14.016300] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 13:30:14.054204] place: INFO : Successfully finish placement. Elapsed Time: 13s
[2020-11-07, 13:31:50.958080] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 13:31:50.960224] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 13:31:50.960224] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 13:31:51.086033] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 13:31:51.098155] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 13:31:51.098892] place: INFO : Effort Level  : 10
[2020-11-07, 13:31:51.098892] place: INFO : Mode          : Bounding Box
[2020-11-07, 13:31:51.103187] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 13:31:51.103187] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 13:31:51.103187] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 13:31:51.103187] place: INFO :   * Amount of IOB: 21
[2020-11-07, 13:31:51.103187] place: INFO :   * Amount of SLICE: 328
[2020-11-07, 13:31:51.103187] place: INFO :   * Amount of Net: 690
[2020-11-07, 13:31:51.103187] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 13:31:51.103187] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 13:31:51.103187] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 13:31:51.103187] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 13:31:51.103187] place: INFO :   * Proportion of SLICE(LUT0): 10.68%
[2020-11-07, 13:31:51.103187] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 13:31:51.126742] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 13:31:51.131744] place: INFO :   * Initial cost = 634.884
[2020-11-07, 13:31:51.131744] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 13:31:54.875072] place: INFO :   * After 20 iterations cost = 530.651
[2020-11-07, 13:31:57.619755] place: INFO :   * After 40 iterations cost = 397.628
[2020-11-07, 13:31:59.519679] place: INFO :   * After 60 iterations cost = 235.328
[2020-11-07, 13:32:01.526310] place: INFO :   * After 80 iterations cost = 129.064
[2020-11-07, 13:32:03.271619] place: INFO :   * After 100 iterations cost = 101.714
[2020-11-07, 13:32:04.077465] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 13:32:04.115363] place: INFO :   * Final cost = 92.0747
[2020-11-07, 13:32:04.115363] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 13:32:04.155256] place: INFO : Successfully finish placement. Elapsed Time: 14s
[2020-11-07, 13:33:48.717119] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 13:33:48.718921] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 13:33:48.718921] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 13:33:48.847816] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 13:33:48.858612] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 13:33:48.859535] place: INFO : Effort Level  : 10
[2020-11-07, 13:33:48.859535] place: INFO : Mode          : Bounding Box
[2020-11-07, 13:33:48.864012] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 13:33:48.864012] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 13:33:48.864012] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 13:33:48.864012] place: INFO :   * Amount of IOB: 21
[2020-11-07, 13:33:48.864012] place: INFO :   * Amount of SLICE: 307
[2020-11-07, 13:33:48.864012] place: INFO :   * Amount of Net: 648
[2020-11-07, 13:33:48.864012] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 13:33:48.864012] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 13:33:48.864012] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 13:33:48.864012] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 13:33:48.864012] place: INFO :   * Proportion of SLICE(LUT6029381): 9.99%
[2020-11-07, 13:33:48.864012] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 13:33:48.891052] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 13:33:48.896460] place: INFO :   * Initial cost = 604.552
[2020-11-07, 13:33:48.896460] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 13:33:52.477146] place: INFO :   * After 20 iterations cost = 509.418
[2020-11-07, 13:33:55.183887] place: INFO :   * After 40 iterations cost = 422.947
[2020-11-07, 13:33:56.932210] place: INFO :   * After 60 iterations cost = 224.532
[2020-11-07, 13:33:58.822184] place: INFO :   * After 80 iterations cost = 131.018
[2020-11-07, 13:34:00.509673] place: INFO :   * After 100 iterations cost = 103.154
[2020-11-07, 13:34:01.363389] place: INFO :   * After 120 iterations cost = 92.1776
[2020-11-07, 13:34:01.431180] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 13:34:01.465091] place: INFO :   * Final cost = 92.229
[2020-11-07, 13:34:01.466114] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 13:34:01.504013] place: INFO : Successfully finish placement. Elapsed Time: 13s
[2020-11-07, 13:36:47.378172] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 13:36:47.380316] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 13:36:47.380316] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 13:36:47.504668] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 13:36:47.515388] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 13:36:47.516103] place: INFO : Effort Level  : 10
[2020-11-07, 13:36:47.516103] place: INFO : Mode          : Bounding Box
[2020-11-07, 13:36:47.520391] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 13:36:47.520391] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 13:36:47.520391] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 13:36:47.520391] place: INFO :   * Amount of IOB: 21
[2020-11-07, 13:36:47.520391] place: INFO :   * Amount of SLICE: 307
[2020-11-07, 13:36:47.520391] place: INFO :   * Amount of Net: 648
[2020-11-07, 13:36:47.520391] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 13:36:47.520391] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 13:36:47.520391] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 13:36:47.520391] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 13:36:47.520391] place: INFO :   * Proportion of SLICE(LUT0): 9.99%
[2020-11-07, 13:36:47.521106] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 13:36:47.543975] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 13:36:47.548978] place: INFO :   * Initial cost = 594.502
[2020-11-07, 13:36:47.548978] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 13:36:51.035756] place: INFO :   * After 20 iterations cost = 518.724
[2020-11-07, 13:36:53.607879] place: INFO :   * After 40 iterations cost = 402.486
[2020-11-07, 13:36:55.374595] place: INFO :   * After 60 iterations cost = 218.285
[2020-11-07, 13:36:57.308423] place: INFO :   * After 80 iterations cost = 126.699
[2020-11-07, 13:36:58.937068] place: INFO :   * After 100 iterations cost = 98.5266
[2020-11-07, 13:36:59.704018] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 13:36:59.740949] place: INFO :   * Final cost = 89.2472
[2020-11-07, 13:36:59.741917] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 13:36:59.780812] place: INFO : Successfully finish placement. Elapsed Time: 12s
[2020-11-07, 13:39:20.959135] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 13:39:20.960564] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 13:39:20.961283] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 13:39:21.084919] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 13:39:21.097068] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 13:39:21.097068] place: INFO : Effort Level  : 10
[2020-11-07, 13:39:21.097068] place: INFO : Mode          : Bounding Box
[2020-11-07, 13:39:21.101356] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 13:39:21.101356] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 13:39:21.101356] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 13:39:21.101356] place: INFO :   * Amount of IOB: 21
[2020-11-07, 13:39:21.101356] place: INFO :   * Amount of SLICE: 328
[2020-11-07, 13:39:21.101356] place: INFO :   * Amount of Net: 690
[2020-11-07, 13:39:21.101356] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 13:39:21.101356] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 13:39:21.101356] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 13:39:21.101356] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 13:39:21.101356] place: INFO :   * Proportion of SLICE(LUT0): 10.68%
[2020-11-07, 13:39:21.102074] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 13:39:21.124943] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 13:39:21.129229] place: INFO :   * Initial cost = 617.739
[2020-11-07, 13:39:21.129947] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 13:39:25.009108] place: INFO :   * After 20 iterations cost = 554.916
[2020-11-07, 13:39:27.987117] place: INFO :   * After 40 iterations cost = 413.642
[2020-11-07, 13:39:29.941912] place: INFO :   * After 60 iterations cost = 231.858
[2020-11-07, 13:39:32.027632] place: INFO :   * After 80 iterations cost = 138.292
[2020-11-07, 13:39:33.938494] place: INFO :   * After 100 iterations cost = 106.752
[2020-11-07, 13:39:34.841104] place: INFO :   * After 120 iterations cost = 95.622
[2020-11-07, 13:39:34.878010] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 13:39:34.914906] place: INFO :   * Final cost = 95.622
[2020-11-07, 13:39:34.915904] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 13:39:34.956771] place: INFO : Successfully finish placement. Elapsed Time: 14s
[2020-11-07, 13:42:45.150325] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 13:42:45.152485] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 13:42:45.152485] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 13:42:45.274882] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 13:42:45.286406] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 13:42:45.286406] place: INFO : Effort Level  : 10
[2020-11-07, 13:42:45.286406] place: INFO : Mode          : Bounding Box
[2020-11-07, 13:42:45.290726] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 13:42:45.290726] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 13:42:45.290726] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 13:42:45.290726] place: INFO :   * Amount of IOB: 21
[2020-11-07, 13:42:45.290726] place: INFO :   * Amount of SLICE: 310
[2020-11-07, 13:42:45.290726] place: INFO :   * Amount of Net: 653
[2020-11-07, 13:42:45.290726] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 13:42:45.290726] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 13:42:45.290726] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 13:42:45.290726] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 13:42:45.290726] place: INFO :   * Proportion of SLICE(LUT0): 10.09%
[2020-11-07, 13:42:45.290726] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 13:42:45.316640] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 13:42:45.321680] place: INFO :   * Initial cost = 579.336
[2020-11-07, 13:42:45.321680] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 13:42:48.825612] place: INFO :   * After 20 iterations cost = 507.105
[2020-11-07, 13:42:51.413717] place: INFO :   * After 40 iterations cost = 413.437
[2020-11-07, 13:42:53.181993] place: INFO :   * After 60 iterations cost = 211.808
[2020-11-07, 13:42:55.126674] place: INFO :   * After 80 iterations cost = 127.522
[2020-11-07, 13:42:56.743373] place: INFO :   * After 100 iterations cost = 96.059
[2020-11-07, 13:42:57.464451] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 13:42:57.496370] place: INFO :   * Final cost = 87.8334
[2020-11-07, 13:42:57.497363] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 13:42:57.536256] place: INFO : Successfully finish placement. Elapsed Time: 12s
[2020-11-07, 14:01:16.167602] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 14:01:16.169602] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 14:01:16.170296] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 14:01:16.293601] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 14:01:16.304268] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 14:01:16.304268] place: INFO : Effort Level  : 10
[2020-11-07, 14:01:16.304268] place: INFO : Mode          : Bounding Box
[2020-11-07, 14:01:16.308935] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 14:01:16.308935] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 14:01:16.308935] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 14:01:16.308935] place: INFO :   * Amount of IOB: 21
[2020-11-07, 14:01:16.308935] place: INFO :   * Amount of SLICE: 301
[2020-11-07, 14:01:16.308935] place: INFO :   * Amount of Net: 634
[2020-11-07, 14:01:16.308935] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 14:01:16.308935] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 14:01:16.308935] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 14:01:16.308935] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 14:01:16.308935] place: INFO :   * Proportion of SLICE(LUT6029381): 9.80%
[2020-11-07, 14:01:16.308935] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 14:01:16.332268] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 14:01:16.336268] place: INFO :   * Initial cost = 604.424
[2020-11-07, 14:01:16.336935] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 14:01:19.733479] place: INFO :   * After 20 iterations cost = 505.846
[2020-11-07, 14:01:22.280663] place: INFO :   * After 40 iterations cost = 385.11
[2020-11-07, 14:01:23.979099] place: INFO :   * After 60 iterations cost = 208.312
[2020-11-07, 14:01:25.776293] place: INFO :   * After 80 iterations cost = 126.057
[2020-11-07, 14:01:27.353105] place: INFO :   * After 100 iterations cost = 95.7505
[2020-11-07, 14:01:28.110053] place: INFO :   * After 120 iterations cost = 85.6742
[2020-11-07, 14:01:28.110053] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 14:01:28.141967] place: INFO :   * Final cost = 85.6742
[2020-11-07, 14:01:28.141967] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 14:01:28.179866] place: INFO : Successfully finish placement. Elapsed Time: 12s
[2020-11-07, 14:04:24.584070] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 14:04:24.586064] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 14:04:24.586064] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 14:04:24.710758] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 14:04:24.721731] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 14:04:24.721731] place: INFO : Effort Level  : 10
[2020-11-07, 14:04:24.721731] place: INFO : Mode          : Bounding Box
[2020-11-07, 14:04:24.725717] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 14:04:24.725717] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 14:04:24.725717] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 14:04:24.725717] place: INFO :   * Amount of IOB: 21
[2020-11-07, 14:04:24.725717] place: INFO :   * Amount of SLICE: 307
[2020-11-07, 14:04:24.725717] place: INFO :   * Amount of Net: 648
[2020-11-07, 14:04:24.725717] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 14:04:24.725717] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 14:04:24.725717] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 14:04:24.725717] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 14:04:24.725717] place: INFO :   * Proportion of SLICE(LUT6029381): 9.99%
[2020-11-07, 14:04:24.726717] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 14:04:24.749653] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 14:04:24.753641] place: INFO :   * Initial cost = 606.531
[2020-11-07, 14:04:24.753641] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 14:04:28.098698] place: INFO :   * After 20 iterations cost = 520.343
[2020-11-07, 14:04:30.524185] place: INFO :   * After 40 iterations cost = 371.563
[2020-11-07, 14:04:32.273542] place: INFO :   * After 60 iterations cost = 210.06
[2020-11-07, 14:04:34.087656] place: INFO :   * After 80 iterations cost = 120.53
[2020-11-07, 14:04:35.603625] place: INFO :   * After 100 iterations cost = 99.0664
[2020-11-07, 14:04:36.232947] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 14:04:36.267854] place: INFO :   * Final cost = 92.5117
[2020-11-07, 14:04:36.267854] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 14:04:36.306723] place: INFO : Successfully finish placement. Elapsed Time: 12s
[2020-11-07, 14:05:16.024183] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 14:05:16.026154] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 14:05:16.026154] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 14:05:16.150848] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 14:05:16.161791] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 14:05:16.161791] place: INFO : Effort Level  : 10
[2020-11-07, 14:05:16.161791] place: INFO : Mode          : Bounding Box
[2020-11-07, 14:05:16.165780] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 14:05:16.165780] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 14:05:16.165780] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 14:05:16.165780] place: INFO :   * Amount of IOB: 21
[2020-11-07, 14:05:16.165780] place: INFO :   * Amount of SLICE: 307
[2020-11-07, 14:05:16.165780] place: INFO :   * Amount of Net: 648
[2020-11-07, 14:05:16.165780] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 14:05:16.165780] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 14:05:16.165780] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 14:05:16.165780] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 14:05:16.165780] place: INFO :   * Proportion of SLICE(LUT0): 9.99%
[2020-11-07, 14:05:16.166778] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 14:05:16.189740] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 14:05:16.193734] place: INFO :   * Initial cost = 606.531
[2020-11-07, 14:05:16.193734] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 14:05:19.590645] place: INFO :   * After 20 iterations cost = 520.343
[2020-11-07, 14:05:21.986239] place: INFO :   * After 40 iterations cost = 371.563
[2020-11-07, 14:05:23.744541] place: INFO :   * After 60 iterations cost = 210.06
[2020-11-07, 14:05:25.576616] place: INFO :   * After 80 iterations cost = 120.53
[2020-11-07, 14:05:27.101538] place: INFO :   * After 100 iterations cost = 99.0664
[2020-11-07, 14:05:27.722877] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 14:05:27.757783] place: INFO :   * Final cost = 92.5117
[2020-11-07, 14:05:27.757783] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 14:05:27.795705] place: INFO : Successfully finish placement. Elapsed Time: 11s
[2020-11-07, 14:09:56.945452] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 14:09:56.947447] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 14:09:56.948445] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 14:09:57.072114] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 14:09:57.085079] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 14:09:57.085079] place: INFO : Effort Level  : 10
[2020-11-07, 14:09:57.085079] place: INFO : Mode          : Bounding Box
[2020-11-07, 14:09:57.089068] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 14:09:57.089068] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 14:09:57.089068] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 14:09:57.089068] place: INFO :   * Amount of IOB: 21
[2020-11-07, 14:09:57.089068] place: INFO :   * Amount of SLICE: 328
[2020-11-07, 14:09:57.089068] place: INFO :   * Amount of Net: 690
[2020-11-07, 14:09:57.089068] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 14:09:57.089068] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 14:09:57.089068] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 14:09:57.089068] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 14:09:57.089068] place: INFO :   * Proportion of SLICE(LUT0): 10.68%
[2020-11-07, 14:09:57.090066] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 14:09:57.113004] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 14:09:57.117991] place: INFO :   * Initial cost = 658.764
[2020-11-07, 14:09:57.117991] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 14:10:00.962738] place: INFO :   * After 20 iterations cost = 539.982
[2020-11-07, 14:10:03.820098] place: INFO :   * After 40 iterations cost = 436.134
[2020-11-07, 14:10:05.726998] place: INFO :   * After 60 iterations cost = 241.677
[2020-11-07, 14:10:07.799429] place: INFO :   * After 80 iterations cost = 139.783
[2020-11-07, 14:10:09.606619] place: INFO :   * After 100 iterations cost = 103.359
[2020-11-07, 14:10:10.481281] place: INFO :   * After 120 iterations cost = 93.617
[2020-11-07, 14:10:10.481281] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 14:10:10.518187] place: INFO :   * Final cost = 93.617
[2020-11-07, 14:10:10.519184] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 14:10:10.560075] place: INFO : Successfully finish placement. Elapsed Time: 14s
[2020-11-07, 14:11:52.158068] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 14:11:52.160092] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 14:11:52.160092] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 14:11:52.286752] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 14:11:52.298692] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 14:11:52.298692] place: INFO : Effort Level  : 10
[2020-11-07, 14:11:52.298692] place: INFO : Mode          : Bounding Box
[2020-11-07, 14:11:52.303707] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 14:11:52.303707] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 14:11:52.303707] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 14:11:52.303707] place: INFO :   * Amount of IOB: 21
[2020-11-07, 14:11:52.303707] place: INFO :   * Amount of SLICE: 332
[2020-11-07, 14:11:52.303707] place: INFO :   * Amount of Net: 697
[2020-11-07, 14:11:52.303707] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 14:11:52.303707] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 14:11:52.303707] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 14:11:52.303707] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 14:11:52.303707] place: INFO :   * Proportion of SLICE(LUT0): 10.81%
[2020-11-07, 14:11:52.303707] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 14:11:52.326640] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 14:11:52.331631] place: INFO :   * Initial cost = 662.979
[2020-11-07, 14:11:52.331631] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 14:11:56.122495] place: INFO :   * After 20 iterations cost = 570.519
[2020-11-07, 14:11:58.901065] place: INFO :   * After 40 iterations cost = 422.716
[2020-11-07, 14:12:00.815944] place: INFO :   * After 60 iterations cost = 229.159
[2020-11-07, 14:12:02.878429] place: INFO :   * After 80 iterations cost = 137.469
[2020-11-07, 14:12:04.658669] place: INFO :   * After 100 iterations cost = 107.061
[2020-11-07, 14:12:05.460497] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 14:12:05.497399] place: INFO :   * Final cost = 99.195
[2020-11-07, 14:12:05.498396] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 14:12:05.539309] place: INFO : Successfully finish placement. Elapsed Time: 13s
[2020-11-07, 14:13:59.703713] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 14:13:59.705708] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 14:13:59.705708] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 14:13:59.830400] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 14:13:59.841377] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 14:13:59.841377] place: INFO : Effort Level  : 10
[2020-11-07, 14:13:59.841377] place: INFO : Mode          : Timing Driven
[2020-11-07, 14:13:59.841377] place: INFO : Progress   40%: loading delay library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_dly.xml" ...
[2020-11-07, 14:13:59.854310] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 14:13:59.854310] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 14:13:59.854310] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 14:13:59.854310] place: INFO :   * Amount of IOB: 21
[2020-11-07, 14:13:59.854310] place: INFO :   * Amount of SLICE: 307
[2020-11-07, 14:13:59.854310] place: INFO :   * Amount of Net: 648
[2020-11-07, 14:13:59.854310] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 14:13:59.854310] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 14:13:59.854310] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 14:13:59.854310] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 14:13:59.854310] place: INFO :   * Proportion of SLICE(LUT0): 9.99%
[2020-11-07, 14:13:59.854310] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 14:13:59.878246] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 14:13:59.888220] place: INFO :   * Initial cost = 1
[2020-11-07, 14:13:59.888220] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 14:13:59.890214] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 14:14:00.023857] place: INFO :   * Final cost = 1
[2020-11-07, 14:14:00.024882] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 14:14:00.062783] place: INFO : Successfully finish placement. Elapsed Time: 1s
[2020-11-07, 15:03:22.947340] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 15:03:22.948734] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 15:03:22.949443] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 15:03:23.073601] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 15:03:23.087079] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 15:03:23.087079] place: INFO : Effort Level  : 10
[2020-11-07, 15:03:23.087079] place: INFO : Mode          : Timing Driven
[2020-11-07, 15:03:23.087079] place: INFO : Progress   40%: loading delay library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_dly.xml" ...
[2020-11-07, 15:03:23.098431] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 15:03:23.099113] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 15:03:23.099113] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 15:03:23.099113] place: INFO :   * Amount of IOB: 21
[2020-11-07, 15:03:23.099113] place: INFO :   * Amount of SLICE: 350
[2020-11-07, 15:03:23.099113] place: INFO :   * Amount of Net: 732
[2020-11-07, 15:03:23.099113] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 15:03:23.099113] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 15:03:23.099113] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 15:03:23.099113] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 15:03:23.099113] place: INFO :   * Proportion of SLICE(LUT0): 11.39%
[2020-11-07, 15:03:23.099113] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 15:03:23.125358] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 15:03:23.138835] place: INFO :   * Initial cost = 1
[2020-11-07, 15:03:23.138835] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 15:03:23.140254] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 15:03:23.306947] place: INFO :   * Final cost = 0.999495
[2020-11-07, 15:03:23.307656] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 15:03:23.351635] place: INFO : Successfully finish placement. Elapsed Time: 1s
[2020-11-07, 15:06:56.568607] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 15:06:56.570591] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 15:06:56.571277] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 15:06:56.694955] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 15:06:56.707514] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 15:06:56.707514] place: INFO : Effort Level  : 10
[2020-11-07, 15:06:56.707514] place: INFO : Mode          : Timing Driven
[2020-11-07, 15:06:56.707514] place: INFO : Progress   40%: loading delay library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_dly.xml" ...
[2020-11-07, 15:06:56.719390] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 15:06:56.719390] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 15:06:56.719390] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 15:06:56.719390] place: INFO :   * Amount of IOB: 21
[2020-11-07, 15:06:56.719390] place: INFO :   * Amount of SLICE: 342
[2020-11-07, 15:06:56.719390] place: INFO :   * Amount of Net: 717
[2020-11-07, 15:06:56.719390] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 15:06:56.720052] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 15:06:56.720052] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 15:06:56.720052] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 15:06:56.720052] place: INFO :   * Proportion of SLICE(LUT0): 11.13%
[2020-11-07, 15:06:56.720052] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 15:06:56.743226] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 15:06:56.755137] place: INFO :   * Initial cost = 1
[2020-11-07, 15:06:56.755137] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 15:06:56.757086] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 15:06:56.920435] place: INFO :   * Final cost = 1
[2020-11-07, 15:06:56.921097] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 15:06:56.962761] place: INFO : Successfully finish placement. Elapsed Time: 0s
[2020-11-07, 15:15:19.585099] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 15:15:19.587121] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 15:15:19.587121] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 15:15:19.711782] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 15:15:19.724754] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 15:15:19.724754] place: INFO : Effort Level  : 10
[2020-11-07, 15:15:19.724754] place: INFO : Mode          : Timing Driven
[2020-11-07, 15:15:19.724754] place: INFO : Progress   40%: loading delay library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_dly.xml" ...
[2020-11-07, 15:15:19.736719] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 15:15:19.736719] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 15:15:19.736719] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 15:15:19.736719] place: INFO :   * Amount of IOB: 21
[2020-11-07, 15:15:19.736719] place: INFO :   * Amount of SLICE: 343
[2020-11-07, 15:15:19.736719] place: INFO :   * Amount of Net: 720
[2020-11-07, 15:15:19.736719] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 15:15:19.736719] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 15:15:19.736719] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 15:15:19.736719] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 15:15:19.736719] place: INFO :   * Proportion of SLICE(LUT0): 11.17%
[2020-11-07, 15:15:19.736719] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 15:15:19.760655] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 15:15:19.772620] place: INFO :   * Initial cost = 1
[2020-11-07, 15:15:19.772620] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 15:15:19.775589] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 15:15:19.939182] place: INFO :   * Final cost = 1
[2020-11-07, 15:15:19.940177] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 15:15:19.982060] place: INFO : Successfully finish placement. Elapsed Time: 0s
[2020-11-07, 16:01:09.245293] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 16:01:09.246291] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 16:01:09.247288] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 16:01:09.372980] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 16:01:09.385945] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 16:01:09.386915] place: INFO : Effort Level  : 10
[2020-11-07, 16:01:09.386915] place: INFO : Mode          : Timing Driven
[2020-11-07, 16:01:09.386915] place: INFO : Progress   40%: loading delay library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_dly.xml" ...
[2020-11-07, 16:01:09.397908] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 16:01:09.398905] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 16:01:09.398905] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 16:01:09.398905] place: INFO :   * Amount of IOB: 21
[2020-11-07, 16:01:09.398905] place: INFO :   * Amount of SLICE: 360
[2020-11-07, 16:01:09.398905] place: INFO :   * Amount of Net: 754
[2020-11-07, 16:01:09.398905] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 16:01:09.398905] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 16:01:09.398905] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 16:01:09.398905] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 16:01:09.398905] place: INFO :   * Proportion of SLICE(LUT0): 11.72%
[2020-11-07, 16:01:09.398905] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 16:01:09.421851] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 16:01:09.435813] place: INFO :   * Initial cost = 1
[2020-11-07, 16:01:09.435813] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 16:01:09.438805] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 16:01:09.617327] place: INFO :   * Final cost = 0.998829
[2020-11-07, 16:01:09.617327] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 16:01:09.662179] place: INFO : Successfully finish placement. Elapsed Time: 0s
[2020-11-07, 16:02:13.718074] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 16:02:13.720082] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 16:02:13.720741] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 16:02:13.845745] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 16:02:13.859626] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 16:02:13.859626] place: INFO : Effort Level  : 10
[2020-11-07, 16:02:13.859626] place: INFO : Mode          : Timing Driven
[2020-11-07, 16:02:13.859626] place: INFO : Progress   40%: loading delay library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_dly.xml" ...
[2020-11-07, 16:02:13.871530] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 16:02:13.871530] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 16:02:13.871530] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 16:02:13.871530] place: INFO :   * Amount of IOB: 21
[2020-11-07, 16:02:13.871530] place: INFO :   * Amount of SLICE: 360
[2020-11-07, 16:02:13.871530] place: INFO :   * Amount of Net: 754
[2020-11-07, 16:02:13.871530] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 16:02:13.871530] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 16:02:13.871530] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 16:02:13.871530] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 16:02:13.871530] place: INFO :   * Proportion of SLICE(LUT0): 11.72%
[2020-11-07, 16:02:13.872191] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 16:02:13.895338] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 16:02:13.907903] place: INFO :   * Initial cost = 1
[2020-11-07, 16:02:13.907903] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 16:02:13.909888] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 16:02:14.083790] place: INFO :   * Final cost = 0.998838
[2020-11-07, 16:02:14.084451] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 16:02:14.128761] place: INFO : Successfully finish placement. Elapsed Time: 1s
[2020-11-07, 16:03:34.593867] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 16:03:34.596027] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 16:03:34.596027] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 16:03:34.719146] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 16:03:34.732826] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 16:03:34.733546] place: INFO : Effort Level  : 10
[2020-11-07, 16:03:34.733546] place: INFO : Mode          : Timing Driven
[2020-11-07, 16:03:34.733546] place: INFO : Progress   40%: loading delay library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_dly.xml" ...
[2020-11-07, 16:03:34.745066] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 16:03:34.745066] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 16:03:34.745066] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 16:03:34.745066] place: INFO :   * Amount of IOB: 21
[2020-11-07, 16:03:34.745066] place: INFO :   * Amount of SLICE: 367
[2020-11-07, 16:03:34.745066] place: INFO :   * Amount of Net: 768
[2020-11-07, 16:03:34.745066] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 16:03:34.745066] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 16:03:34.745066] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 16:03:34.745066] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 16:03:34.745066] place: INFO :   * Proportion of SLICE(LUT0): 11.95%
[2020-11-07, 16:03:34.745787] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 16:03:34.770267] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 16:03:34.783255] place: INFO :   * Initial cost = 1
[2020-11-07, 16:03:34.783255] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 16:03:34.785413] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 16:03:34.963978] place: INFO :   * Final cost = 0.999785
[2020-11-07, 16:03:34.964694] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 16:03:35.009329] place: INFO : Successfully finish placement. Elapsed Time: 1s
[2020-11-07, 16:14:22.036512] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 16:14:22.039342] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 16:14:22.039342] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 16:14:22.167406] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 16:14:22.181700] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 16:14:22.182423] place: INFO : Effort Level  : 10
[2020-11-07, 16:14:22.182423] place: INFO : Mode          : Timing Driven
[2020-11-07, 16:14:22.182423] place: INFO : Progress   40%: loading delay library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_dly.xml" ...
[2020-11-07, 16:14:22.193822] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 16:14:22.193822] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 16:14:22.193822] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 16:14:22.193822] place: INFO :   * Amount of IOB: 21
[2020-11-07, 16:14:22.194565] place: INFO :   * Amount of SLICE: 366
[2020-11-07, 16:14:22.194565] place: INFO :   * Amount of Net: 767
[2020-11-07, 16:14:22.194565] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 16:14:22.194565] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 16:14:22.194565] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 16:14:22.194565] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 16:14:22.194565] place: INFO :   * Proportion of SLICE(LUT0): 11.91%
[2020-11-07, 16:14:22.194565] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 16:14:22.218147] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 16:14:22.231727] place: INFO :   * Initial cost = 1
[2020-11-07, 16:14:22.231727] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 16:14:22.233871] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 16:14:22.419683] place: INFO :   * Final cost = 0.999428
[2020-11-07, 16:14:22.420370] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 16:14:22.466109] place: INFO : Successfully finish placement. Elapsed Time: 0s
[2020-11-07, 16:18:48.000404] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 16:18:48.002404] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 16:18:48.002404] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 16:18:48.130405] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 16:18:48.146405] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 16:18:48.147071] place: INFO : Effort Level  : 10
[2020-11-07, 16:18:48.147071] place: INFO : Mode          : Timing Driven
[2020-11-07, 16:18:48.147071] place: INFO : Progress   40%: loading delay library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_dly.xml" ...
[2020-11-07, 16:18:48.158405] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 16:18:48.158405] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 16:18:48.158405] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 16:18:48.158405] place: INFO :   * Amount of IOB: 21
[2020-11-07, 16:18:48.158405] place: INFO :   * Amount of SLICE: 369
[2020-11-07, 16:18:48.158405] place: INFO :   * Amount of Net: 773
[2020-11-07, 16:18:48.158405] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 16:18:48.158405] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 16:18:48.158405] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 16:18:48.158405] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 16:18:48.158405] place: INFO :   * Proportion of SLICE(LUT0): 12.01%
[2020-11-07, 16:18:48.159098] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 16:18:48.182404] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 16:18:48.195098] place: INFO :   * Initial cost = 1
[2020-11-07, 16:18:48.195098] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 16:18:48.197098] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 16:18:48.378404] place: INFO :   * Final cost = 0.999789
[2020-11-07, 16:18:48.379070] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 16:18:48.425764] place: INFO : Successfully finish placement. Elapsed Time: 0s
[2020-11-07, 16:21:57.992018] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 16:21:57.993682] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 16:21:57.994514] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 16:21:58.118481] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 16:21:58.131793] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 16:21:58.131793] place: INFO : Effort Level  : 10
[2020-11-07, 16:21:58.131793] place: INFO : Mode          : Timing Driven
[2020-11-07, 16:21:58.131793] place: INFO : Progress   40%: loading delay library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_dly.xml" ...
[2020-11-07, 16:21:58.143441] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 16:21:58.143441] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 16:21:58.143441] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 16:21:58.143441] place: INFO :   * Amount of IOB: 21
[2020-11-07, 16:21:58.143441] place: INFO :   * Amount of SLICE: 360
[2020-11-07, 16:21:58.143441] place: INFO :   * Amount of Net: 755
[2020-11-07, 16:21:58.143441] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 16:21:58.143441] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 16:21:58.143441] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 16:21:58.143441] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 16:21:58.143441] place: INFO :   * Proportion of SLICE(LUT0): 11.72%
[2020-11-07, 16:21:58.144273] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 16:21:58.166737] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 16:21:58.180049] place: INFO :   * Initial cost = 1
[2020-11-07, 16:21:58.180049] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 16:21:58.181713] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 16:21:58.357265] place: INFO :   * Final cost = 0.998901
[2020-11-07, 16:21:58.358097] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 16:21:58.402221] place: INFO : Successfully finish placement. Elapsed Time: 1s
[2020-11-07, 16:24:26.862266] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.

[2020-11-07, 16:24:26.864261] place: INFO : Progress    0%: parsing commands ...
[2020-11-07, 16:24:26.864261] place: INFO : Progress   10%: loading arch library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_arch.xml" ...
[2020-11-07, 16:24:26.992945] place: INFO : Progress   20%: loading netlist "FDE_fde_dc_pack.xml" ...
[2020-11-07, 16:24:27.005909] place: INFO : Progress   30%: loading constraint "E:\Git_Workspace\FDE-Rex-Runner\Top\FDE\src\FDE_Rex_Runner_gate.xml" ...
[2020-11-07, 16:24:27.005909] place: INFO : Effort Level  : 10
[2020-11-07, 16:24:27.005909] place: INFO : Mode          : Timing Driven
[2020-11-07, 16:24:27.005909] place: INFO : Progress   40%: loading delay library "D:\Program_Files\FDE2019\hw_lib\fdp3p7_dly.xml" ...
[2020-11-07, 16:24:27.017877] place: INFO : Design        : "FDE_Rex_Runner", resource statistic:
[2020-11-07, 16:24:27.017877] place: INFO :   * Amount of GCLK: 1
[2020-11-07, 16:24:27.017877] place: INFO :   * Amount of GCLKIOB: 1
[2020-11-07, 16:24:27.017877] place: INFO :   * Amount of IOB: 21
[2020-11-07, 16:24:27.017877] place: INFO :   * Amount of SLICE: 347
[2020-11-07, 16:24:27.017877] place: INFO :   * Amount of Net: 730
[2020-11-07, 16:24:27.017877] place: INFO : Device        : "fdp3000k", resource usage:
[2020-11-07, 16:24:27.017877] place: INFO :   * Proportion of GCLK: 25.00%
[2020-11-07, 16:24:27.017877] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2020-11-07, 16:24:27.017877] place: INFO :   * Proportion of IOB: 14.79%
[2020-11-07, 16:24:27.017877] place: INFO :   * Proportion of SLICE(LUT0): 11.30%
[2020-11-07, 16:24:27.017877] place: INFO : Progress   50%: build FPGA architecture ...
[2020-11-07, 16:24:27.041786] place: INFO : Progress   60%: begin to initially place ...
[2020-11-07, 16:24:27.054751] place: INFO :   * Initial cost = 1
[2020-11-07, 16:24:27.054751] place: INFO : Progress   70%: begin to perform place iteration ...
[2020-11-07, 16:24:27.056779] place: INFO : Progress   80%: begin to perform final place iteration ...
[2020-11-07, 16:24:27.254246] place: INFO :   * Final cost = 1
[2020-11-07, 16:24:27.255243] place: INFO : Progress   90%: begin to write placed netlist ...
[2020-11-07, 16:24:27.300095] place: INFO : Successfully finish placement. Elapsed Time: 1s
