{"vcs1":{"timestamp_begin":1682297939.931252701, "rt":0.49, "ut":0.24, "st":0.12}}
{"vcselab":{"timestamp_begin":1682297940.490048154, "rt":0.42, "ut":0.25, "st":0.10}}
{"link":{"timestamp_begin":1682297940.961117936, "rt":0.25, "ut":0.09, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682297939.593339825}
{"VCS_COMP_START_TIME": 1682297939.593339825}
{"VCS_COMP_END_TIME": 1682297941.279925484}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 338332}}
{"stitch_vcselab": {"peak_mem": 238980}}
