@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v":131:4:131:9|Removing sequential instance left_data_twos_compl_i[15:0] of view:PrimLib.dffr(prim) in hierarchy view:work.i2s_rx_16s_0(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v":161:4:161:9|Removing sequential instance d2_right_vld of view:PrimLib.dffr(prim) in hierarchy view:work.i2s_rx_16s_0(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v":161:4:161:9|Removing sequential instance d1_right_vld of view:PrimLib.dffr(prim) in hierarchy view:work.i2s_rx_16s_0(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v":124:4:124:9|Removing sequential instance left_data_ones_compl_i[15:0] of view:PrimLib.dffr(prim) in hierarchy view:work.i2s_rx_16s_0(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v":111:4:111:9|Removing sequential instance right_vld_reg_i of view:PrimLib.dffr(prim) in hierarchy view:work.i2s_rx_16s_0(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v":93:4:93:9|Removing sequential instance right_vld_i of view:PrimLib.dffre(prim) in hierarchy view:work.i2s_rx_16s_0(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v":82:4:82:9|Removing sequential instance left_data_reg_i[15:0] of view:PrimLib.dffre(prim) in hierarchy view:work.i2s_rx_16s_0(verilog) because there are no references to its outputs 
