// Seed: 1217537964
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_6;
  wire  id_7 = id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input uwire id_2,
    output tri0 id_3,
    input supply1 id_4,
    input wand id_5,
    input wor id_6,
    input wire id_7
    , id_16,
    output wire id_8,
    input supply1 id_9,
    input tri id_10,
    input tri1 id_11,
    output wire id_12,
    output wor id_13
    , id_17,
    input supply0 id_14
);
  specify
    specparam id_18 = id_7;
  endspecify
  logic id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17,
      id_18,
      id_18
  );
endmodule
