This circuit converts an active-high D-Latch into a D-Flip-Flop by implementing a clock which controls the enable pin of the D-Latch.
#### D-Flip-Flop Latching
![D-flip-flop-latching](https://github.com/SalmaKHD/uopeople-projects/blob/main/computer-systems/logic-circuit-design/DFF/dff-latching.PNG?raw=true)
#### D-Flip-Flop Storing
![D-flip-flop-storing](https://github.com/SalmaKHD/uopeople-projects/blob/main/computer-systems/logic-circuit-design/DFF/dff-storing.PNG?raw=true)
