// Seed: 1575476607
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_9(
      id_2 ? id_5 : 1, ~1'b0
  );
endmodule
module module_1 (
    input  wand  id_0,
    input  uwire id_1,
    output wire  id_2,
    input  tri0  id_3,
    input  tri0  id_4,
    input  tri0  id_5,
    input  wor   id_6
);
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8
  );
  wire id_9;
endmodule
