<stg><name>v_csc_core_Pipeline_VITIS_LOOP_136_2</name>


<trans_list>

<trans id="161" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %ClampMin_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ClampMin_read

]]></Node>
<StgValue><ssdm name="ClampMin_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %ClipMax_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ClipMax_read

]]></Node>
<StgValue><ssdm name="ClipMax_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13_cast

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12_cast

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:5 %sext_ln134_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %sext_ln134

]]></Node>
<StgValue><ssdm name="sext_ln134_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %K31_load_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K31_load_cast

]]></Node>
<StgValue><ssdm name="K31_load_cast_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %K33_load_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K33_load_cast

]]></Node>
<StgValue><ssdm name="K33_load_cast_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %K32_load_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K32_load_cast

]]></Node>
<StgValue><ssdm name="K32_load_cast_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:9 %thr_add62_cast_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %thr_add62_cast

]]></Node>
<StgValue><ssdm name="thr_add62_cast_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %K21_load_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K21_load_cast

]]></Node>
<StgValue><ssdm name="K21_load_cast_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %K23_load_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K23_load_cast

]]></Node>
<StgValue><ssdm name="K23_load_cast_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:12 %K22_load_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K22_load_cast

]]></Node>
<StgValue><ssdm name="K22_load_cast_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:13 %thr_add131_cast_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %thr_add131_cast

]]></Node>
<StgValue><ssdm name="thr_add131_cast_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:14 %K11_load_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K11_load_cast

]]></Node>
<StgValue><ssdm name="K11_load_cast_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:15 %K13_load_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K13_load_cast

]]></Node>
<StgValue><ssdm name="K13_load_cast_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:16 %K12_load_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K12_load_cast

]]></Node>
<StgValue><ssdm name="K12_load_cast_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:17 %add_ln134_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %add_ln134

]]></Node>
<StgValue><ssdm name="add_ln134_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="8">
<![CDATA[
newFuncRoot:18 %p_read13_cast_cast = zext i8 %p_read

]]></Node>
<StgValue><ssdm name="p_read13_cast_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="8">
<![CDATA[
newFuncRoot:19 %p_read12_cast_cast = zext i8 %p_read_1

]]></Node>
<StgValue><ssdm name="p_read12_cast_cast"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="25" op_0_bw="22">
<![CDATA[
newFuncRoot:20 %sext_ln134_cast = sext i22 %sext_ln134_read

]]></Node>
<StgValue><ssdm name="sext_ln134_cast"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:21 %K31_load_cast_cast = sext i16 %K31_load_cast_read

]]></Node>
<StgValue><ssdm name="K31_load_cast_cast"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:22 %K33_load_cast_cast = sext i16 %K33_load_cast_read

]]></Node>
<StgValue><ssdm name="K33_load_cast_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:23 %K32_load_cast_cast = sext i16 %K32_load_cast_read

]]></Node>
<StgValue><ssdm name="K32_load_cast_cast"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="25" op_0_bw="22">
<![CDATA[
newFuncRoot:24 %thr_add62_cast_cast = sext i22 %thr_add62_cast_read

]]></Node>
<StgValue><ssdm name="thr_add62_cast_cast"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:25 %K21_load_cast_cast = sext i16 %K21_load_cast_read

]]></Node>
<StgValue><ssdm name="K21_load_cast_cast"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:26 %K23_load_cast_cast = sext i16 %K23_load_cast_read

]]></Node>
<StgValue><ssdm name="K23_load_cast_cast"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:27 %K22_load_cast_cast = sext i16 %K22_load_cast_read

]]></Node>
<StgValue><ssdm name="K22_load_cast_cast"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="25" op_0_bw="22">
<![CDATA[
newFuncRoot:28 %thr_add131_cast_cast = sext i22 %thr_add131_cast_read

]]></Node>
<StgValue><ssdm name="thr_add131_cast_cast"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:29 %K11_load_cast_cast = sext i16 %K11_load_cast_read

]]></Node>
<StgValue><ssdm name="K11_load_cast_cast"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:30 %K13_load_cast_cast = sext i16 %K13_load_cast_read

]]></Node>
<StgValue><ssdm name="K13_load_cast_cast"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:31 %K12_load_cast_cast = sext i16 %K12_load_cast_read

]]></Node>
<StgValue><ssdm name="K12_load_cast_cast"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in, void @empty_12, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_csc, void @empty_12, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:34 %store_ln105 = store i12 1, i12 %x

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:35 %br_ln136 = br void %VITIS_LOOP_142_3

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_142_3:0 %x_2 = load i12 %x

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_142_3:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2047, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_142_3:2 %icmp_ln136 = icmp_eq  i12 %x_2, i12 %add_ln134_read

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_142_3:3 %br_ln136 = br i1 %icmp_ln136, void %VITIS_LOOP_142_3.split, void %for.inc126.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_142_3.split:74 %x_3 = add i12 %x_2, i12 1

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_142_3.split:75 %store_ln105 = store i12 %x_3, i12 %x

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="52" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:2 %stream_in_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %stream_in

]]></Node>
<StgValue><ssdm name="stream_in_read"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:3 %Rpix = trunc i24 %stream_in_read

]]></Node>
<StgValue><ssdm name="Rpix"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_142_3.split:4 %Gpix = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_in_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="Gpix"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_142_3.split:5 %Bpix = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_in_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="Bpix"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="24" op_0_bw="8">
<![CDATA[
VITIS_LOOP_142_3.split:8 %zext_ln106_1 = zext i8 %Gpix

]]></Node>
<StgValue><ssdm name="zext_ln106_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:9 %mul_ln192 = mul i24 %zext_ln106_1, i24 %K12_load_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln192"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:25 %mul_ln194 = mul i24 %zext_ln106_1, i24 %K22_load_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln194"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:41 %mul_ln196 = mul i24 %zext_ln106_1, i24 %K32_load_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln196"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="8">
<![CDATA[
VITIS_LOOP_142_3.split:6 %zext_ln140 = zext i8 %Bpix

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="8">
<![CDATA[
VITIS_LOOP_142_3.split:7 %zext_ln106 = zext i8 %Rpix

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:9 %mul_ln192 = mul i24 %zext_ln106_1, i24 %K12_load_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln192"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:11 %mul_ln192_1 = mul i24 %zext_ln140, i24 %K13_load_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln192_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:13 %mul_ln192_2 = mul i24 %K11_load_cast_cast, i24 %zext_ln106

]]></Node>
<StgValue><ssdm name="mul_ln192_2"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:25 %mul_ln194 = mul i24 %zext_ln106_1, i24 %K22_load_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln194"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:27 %mul_ln194_1 = mul i24 %zext_ln140, i24 %K23_load_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln194_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:29 %mul_ln194_2 = mul i24 %K21_load_cast_cast, i24 %zext_ln106

]]></Node>
<StgValue><ssdm name="mul_ln194_2"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:41 %mul_ln196 = mul i24 %zext_ln106_1, i24 %K32_load_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln196"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:43 %mul_ln196_1 = mul i24 %zext_ln140, i24 %K33_load_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln196_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:45 %mul_ln196_2 = mul i24 %K31_load_cast_cast, i24 %zext_ln106

]]></Node>
<StgValue><ssdm name="mul_ln196_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="71" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:9 %mul_ln192 = mul i24 %zext_ln106_1, i24 %K12_load_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln192"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:10 %sext_ln192 = sext i24 %mul_ln192

]]></Node>
<StgValue><ssdm name="sext_ln192"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:11 %mul_ln192_1 = mul i24 %zext_ln140, i24 %K13_load_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln192_1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:13 %mul_ln192_2 = mul i24 %K11_load_cast_cast, i24 %zext_ln106

]]></Node>
<StgValue><ssdm name="mul_ln192_2"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_142_3.split:15 %add_ln192 = add i25 %sext_ln192, i25 %thr_add131_cast_cast

]]></Node>
<StgValue><ssdm name="add_ln192"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:25 %mul_ln194 = mul i24 %zext_ln106_1, i24 %K22_load_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln194"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:26 %sext_ln194 = sext i24 %mul_ln194

]]></Node>
<StgValue><ssdm name="sext_ln194"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:27 %mul_ln194_1 = mul i24 %zext_ln140, i24 %K23_load_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln194_1"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:29 %mul_ln194_2 = mul i24 %K21_load_cast_cast, i24 %zext_ln106

]]></Node>
<StgValue><ssdm name="mul_ln194_2"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_142_3.split:31 %add_ln194 = add i25 %sext_ln194, i25 %thr_add62_cast_cast

]]></Node>
<StgValue><ssdm name="add_ln194"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:41 %mul_ln196 = mul i24 %zext_ln106_1, i24 %K32_load_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln196"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:42 %sext_ln196 = sext i24 %mul_ln196

]]></Node>
<StgValue><ssdm name="sext_ln196"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:43 %mul_ln196_1 = mul i24 %zext_ln140, i24 %K33_load_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln196_1"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:45 %mul_ln196_2 = mul i24 %K31_load_cast_cast, i24 %zext_ln106

]]></Node>
<StgValue><ssdm name="mul_ln196_2"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_142_3.split:47 %add_ln196 = add i25 %sext_ln196, i25 %sext_ln134_cast

]]></Node>
<StgValue><ssdm name="add_ln196"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:12 %sext_ln192_1 = sext i24 %mul_ln192_1

]]></Node>
<StgValue><ssdm name="sext_ln192_1"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:14 %sext_ln192_2 = sext i24 %mul_ln192_2

]]></Node>
<StgValue><ssdm name="sext_ln192_2"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_142_3.split:15 %add_ln192 = add i25 %sext_ln192, i25 %thr_add131_cast_cast

]]></Node>
<StgValue><ssdm name="add_ln192"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="20" op_0_bw="25">
<![CDATA[
VITIS_LOOP_142_3.split:16 %trunc_ln192 = trunc i25 %add_ln192

]]></Node>
<StgValue><ssdm name="trunc_ln192"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="26" op_0_bw="25">
<![CDATA[
VITIS_LOOP_142_3.split:17 %sext_ln192_3 = sext i25 %add_ln192

]]></Node>
<StgValue><ssdm name="sext_ln192_3"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:18 %add_ln192_4 = add i24 %mul_ln192_2, i24 %mul_ln192_1

]]></Node>
<StgValue><ssdm name="add_ln192_4"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_142_3.split:19 %add_ln192_1 = add i25 %sext_ln192_2, i25 %sext_ln192_1

]]></Node>
<StgValue><ssdm name="add_ln192_1"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="20" op_0_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:20 %trunc_ln192_1 = trunc i24 %add_ln192_4

]]></Node>
<StgValue><ssdm name="trunc_ln192_1"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="26" op_0_bw="25">
<![CDATA[
VITIS_LOOP_142_3.split:21 %sext_ln192_4 = sext i25 %add_ln192_1

]]></Node>
<StgValue><ssdm name="sext_ln192_4"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_142_3.split:23 %add_ln192_2 = add i26 %sext_ln192_4, i26 %sext_ln192_3

]]></Node>
<StgValue><ssdm name="add_ln192_2"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_142_3.split:24 %Rres = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %add_ln192_2, i32 12, i32 25

]]></Node>
<StgValue><ssdm name="Rres"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:28 %sext_ln194_1 = sext i24 %mul_ln194_1

]]></Node>
<StgValue><ssdm name="sext_ln194_1"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:30 %sext_ln194_2 = sext i24 %mul_ln194_2

]]></Node>
<StgValue><ssdm name="sext_ln194_2"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_142_3.split:31 %add_ln194 = add i25 %sext_ln194, i25 %thr_add62_cast_cast

]]></Node>
<StgValue><ssdm name="add_ln194"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="20" op_0_bw="25">
<![CDATA[
VITIS_LOOP_142_3.split:32 %trunc_ln194 = trunc i25 %add_ln194

]]></Node>
<StgValue><ssdm name="trunc_ln194"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="26" op_0_bw="25">
<![CDATA[
VITIS_LOOP_142_3.split:33 %sext_ln194_3 = sext i25 %add_ln194

]]></Node>
<StgValue><ssdm name="sext_ln194_3"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:34 %add_ln194_4 = add i24 %mul_ln194_2, i24 %mul_ln194_1

]]></Node>
<StgValue><ssdm name="add_ln194_4"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_142_3.split:35 %add_ln194_1 = add i25 %sext_ln194_2, i25 %sext_ln194_1

]]></Node>
<StgValue><ssdm name="add_ln194_1"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="20" op_0_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:36 %trunc_ln194_1 = trunc i24 %add_ln194_4

]]></Node>
<StgValue><ssdm name="trunc_ln194_1"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="26" op_0_bw="25">
<![CDATA[
VITIS_LOOP_142_3.split:37 %sext_ln194_4 = sext i25 %add_ln194_1

]]></Node>
<StgValue><ssdm name="sext_ln194_4"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_142_3.split:39 %add_ln194_2 = add i26 %sext_ln194_4, i26 %sext_ln194_3

]]></Node>
<StgValue><ssdm name="add_ln194_2"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_142_3.split:40 %Gres = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %add_ln194_2, i32 12, i32 25

]]></Node>
<StgValue><ssdm name="Gres"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:44 %sext_ln196_1 = sext i24 %mul_ln196_1

]]></Node>
<StgValue><ssdm name="sext_ln196_1"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:46 %sext_ln196_2 = sext i24 %mul_ln196_2

]]></Node>
<StgValue><ssdm name="sext_ln196_2"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_142_3.split:47 %add_ln196 = add i25 %sext_ln196, i25 %sext_ln134_cast

]]></Node>
<StgValue><ssdm name="add_ln196"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="20" op_0_bw="25">
<![CDATA[
VITIS_LOOP_142_3.split:48 %trunc_ln196 = trunc i25 %add_ln196

]]></Node>
<StgValue><ssdm name="trunc_ln196"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="26" op_0_bw="25">
<![CDATA[
VITIS_LOOP_142_3.split:49 %sext_ln196_3 = sext i25 %add_ln196

]]></Node>
<StgValue><ssdm name="sext_ln196_3"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:50 %add_ln196_4 = add i24 %mul_ln196_2, i24 %mul_ln196_1

]]></Node>
<StgValue><ssdm name="add_ln196_4"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_142_3.split:51 %add_ln196_1 = add i25 %sext_ln196_2, i25 %sext_ln196_1

]]></Node>
<StgValue><ssdm name="add_ln196_1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="20" op_0_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:52 %trunc_ln196_1 = trunc i24 %add_ln196_4

]]></Node>
<StgValue><ssdm name="trunc_ln196_1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="26" op_0_bw="25">
<![CDATA[
VITIS_LOOP_142_3.split:53 %sext_ln196_4 = sext i25 %add_ln196_1

]]></Node>
<StgValue><ssdm name="sext_ln196_4"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_142_3.split:55 %add_ln196_2 = add i26 %sext_ln196_4, i26 %sext_ln196_3

]]></Node>
<StgValue><ssdm name="add_ln196_2"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_142_3.split:56 %Bres = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %add_ln196_2, i32 12, i32 25

]]></Node>
<StgValue><ssdm name="Bres"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="119" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_142_3.split:22 %add_ln192_3 = add i20 %trunc_ln192_1, i20 %trunc_ln192

]]></Node>
<StgValue><ssdm name="add_ln192_3"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_142_3.split:38 %add_ln194_3 = add i20 %trunc_ln194_1, i20 %trunc_ln194

]]></Node>
<StgValue><ssdm name="add_ln194_3"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_142_3.split:54 %add_ln196_3 = add i20 %trunc_ln196_1, i20 %trunc_ln196

]]></Node>
<StgValue><ssdm name="add_ln196_3"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_142_3.split:57 %icmp_ln198 = icmp_slt  i14 %Rres, i14 %p_read12_cast_cast

]]></Node>
<StgValue><ssdm name="icmp_ln198"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_142_3.split:58 %icmp_ln198_1 = icmp_sgt  i14 %Rres, i14 %p_read13_cast_cast

]]></Node>
<StgValue><ssdm name="icmp_ln198_1"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_142_3.split:59 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln192_3, i32 12, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_142_3.split:60 %select_ln198 = select i1 %icmp_ln198_1, i8 %ClipMax_read_1, i8 %trunc_ln

]]></Node>
<StgValue><ssdm name="select_ln198"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_142_3.split:61 %select_ln198_1 = select i1 %icmp_ln198, i8 %ClampMin_read_1, i8 %select_ln198

]]></Node>
<StgValue><ssdm name="select_ln198_1"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_142_3.split:62 %icmp_ln199 = icmp_slt  i14 %Gres, i14 %p_read12_cast_cast

]]></Node>
<StgValue><ssdm name="icmp_ln199"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_142_3.split:63 %icmp_ln199_1 = icmp_sgt  i14 %Gres, i14 %p_read13_cast_cast

]]></Node>
<StgValue><ssdm name="icmp_ln199_1"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_142_3.split:64 %trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln194_3, i32 12, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_142_3.split:65 %icmp_ln200 = icmp_slt  i14 %Bres, i14 %p_read12_cast_cast

]]></Node>
<StgValue><ssdm name="icmp_ln200"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_142_3.split:66 %icmp_ln200_1 = icmp_sgt  i14 %Bres, i14 %p_read13_cast_cast

]]></Node>
<StgValue><ssdm name="icmp_ln200_1"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_142_3.split:67 %trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln196_3, i32 12, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_142_3.split:68 %select_ln200 = select i1 %icmp_ln200_1, i8 %ClipMax_read_1, i8 %trunc_ln2

]]></Node>
<StgValue><ssdm name="select_ln200"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_142_3.split:69 %select_ln200_1 = select i1 %icmp_ln200, i8 %ClampMin_read_1, i8 %select_ln200

]]></Node>
<StgValue><ssdm name="select_ln200_1"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_142_3.split:70 %select_ln199 = select i1 %icmp_ln199_1, i8 %ClipMax_read_1, i8 %trunc_ln1

]]></Node>
<StgValue><ssdm name="select_ln199"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_142_3.split:71 %select_ln199_1 = select i1 %icmp_ln199, i8 %ClampMin_read_1, i8 %select_ln199

]]></Node>
<StgValue><ssdm name="select_ln199_1"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0">
<![CDATA[
for.inc126.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_142_3.split:0 %specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_26

]]></Node>
<StgValue><ssdm name="specpipeline_ln139"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_142_3.split:1 %specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln136"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
VITIS_LOOP_142_3.split:72 %or_ln205_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %select_ln200_1, i8 %select_ln199_1, i8 %select_ln198_1

]]></Node>
<StgValue><ssdm name="or_ln205_3"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split:73 %write_ln205 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %stream_csc, i24 %or_ln205_3

]]></Node>
<StgValue><ssdm name="write_ln205"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_142_3.split:76 %br_ln136 = br void %VITIS_LOOP_142_3

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
