{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1689317706478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1689317706479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 14 03:55:06 2023 " "Processing started: Fri Jul 14 03:55:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1689317706479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1689317706479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1689317706479 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1689317706682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-rtl " "Found design unit 1: ula-rtl" {  } { { "ula.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317706945 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317706945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689317706945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_al.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensor_al.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor_al-rtl " "Found design unit 1: extensor_al-rtl" {  } { { "extensor_al.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/extensor_al.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317706947 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor_al " "Found entity 1: extensor_al" {  } { { "extensor_al.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/extensor_al.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317706947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689317706947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_16-comp " "Found design unit 1: sum_16-comp" {  } { { "sum_16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/sum_16.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317706949 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_16 " "Found entity 1: sum_16" {  } { { "sum_16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/sum_16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317706949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689317706949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_16-comp " "Found design unit 1: full_adder_16-comp" {  } { { "full_adder_16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/full_adder_16.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317706950 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_16 " "Found entity 1: full_adder_16" {  } { { "full_adder_16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/full_adder_16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317706950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689317706950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behav " "Found design unit 1: full_adder-behav" {  } { { "full_adder.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/full_adder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317706951 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/full_adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317706951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689317706951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file abext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 abext-arc " "Found design unit 1: abext-arc" {  } { { "abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317706953 ""} { "Info" "ISGN_ENTITY_NAME" "1 abext " "Found entity 1: abext" {  } { { "abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317706953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689317706953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cinext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cinext-arc " "Found design unit 1: cinext-arc" {  } { { "cinext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/cinext.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317706954 ""} { "Info" "ISGN_ENTITY_NAME" "1 cinext " "Found entity 1: cinext" {  } { { "cinext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/cinext.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317706954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689317706954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp16bit-behav " "Found design unit 1: comp16bit-behav" {  } { { "comp16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/comp16bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317706955 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp16bit " "Found entity 1: comp16bit" {  } { { "comp16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/comp16bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317706955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689317706955 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "comp_gt out comp_gt in ula.vhd(85) " "VHDL error at ula.vhd(85): actual port \"comp_gt\" of mode \"in\" cannot be associated with formal port \"comp_gt\" of mode \"out\"" {  } { { "ula.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/ula.vhd" 85 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689317706956 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_IN_CANNOT_BE_UPDATED" "comp_gt ula.vhd(85) " "VHDL error at ula.vhd(85): can't update value of interface object \"comp_gt\" of mode IN" {  } { { "ula.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/ula.vhd" 85 0 0 } }  } 0 10599 "VHDL error at %2!s!: can't update value of interface object \"%1!s!\" of mode IN" 0 0 "Quartus II" 0 -1 1689317706958 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1689317707025 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 14 03:55:07 2023 " "Processing ended: Fri Jul 14 03:55:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1689317707025 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1689317707025 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1689317707025 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1689317707025 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1689317707600 ""}
