

================================================================
== Vivado HLS Report for 'StreamingFxdMatrixVe'
================================================================
* Date:           Tue Jul  7 16:23:38 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.940|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  64816|  64816|  64816|  64816|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  64814|  64814|        17|          2|          1|  32400|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 2, D = 17, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	19  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	2  / true
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sf = alloca i32"   --->   Operation 20 'alloca' 'sf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%accReg_V = alloca i24"   --->   Operation 21 'alloca' 'accReg_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%accReg_V_1 = alloca i24"   --->   Operation 22 'alloca' 'accReg_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%accReg_V_2 = alloca i24"   --->   Operation 23 'alloca' 'accReg_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%accReg_V_3 = alloca i24"   --->   Operation 24 'alloca' 'accReg_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%accReg_V_4 = alloca i24"   --->   Operation 25 'alloca' 'accReg_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%accReg_V_5 = alloca i24"   --->   Operation 26 'alloca' 'accReg_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%accReg_V_6 = alloca i24"   --->   Operation 27 'alloca' 'accReg_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%accReg_V_7 = alloca i24"   --->   Operation 28 'alloca' 'accReg_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%accReg_V_8 = alloca i24"   --->   Operation 29 'alloca' 'accReg_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%accReg_V_9 = alloca i24"   --->   Operation 30 'alloca' 'accReg_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%accReg_V_10 = alloca i24"   --->   Operation 31 'alloca' 'accReg_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%accReg_V_11 = alloca i24"   --->   Operation 32 'alloca' 'accReg_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%accReg_V_12 = alloca i24"   --->   Operation 33 'alloca' 'accReg_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%accReg_V_13 = alloca i24"   --->   Operation 34 'alloca' 'accReg_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%accReg_V_14 = alloca i24"   --->   Operation 35 'alloca' 'accReg_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%accReg_V_s = alloca i24"   --->   Operation 36 'alloca' 'accReg_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%nf = alloca i32"   --->   Operation 37 'alloca' 'nf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%inputBuf_V = alloca [9 x i24], align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:351]   --->   Operation 40 'alloca' 'inputBuf_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "store i32 0, i32* %nf"   --->   Operation 41 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 42 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_s"   --->   Operation 42 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 43 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_14"   --->   Operation 43 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 44 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_13"   --->   Operation 44 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 45 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_12"   --->   Operation 45 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 46 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_11"   --->   Operation 46 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 47 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_10"   --->   Operation 47 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 48 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_9"   --->   Operation 48 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 49 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_8"   --->   Operation 49 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 50 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_7"   --->   Operation 50 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 51 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_6"   --->   Operation 51 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 52 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_5"   --->   Operation 52 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 53 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_4"   --->   Operation 53 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 54 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_3"   --->   Operation 54 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 55 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_2"   --->   Operation 55 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 56 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_1"   --->   Operation 56 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 57 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V"   --->   Operation 57 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 58 [1/1] (1.76ns)   --->   "store i32 0, i32* %sf"   --->   Operation 58 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 59 [1/1] (1.76ns)   --->   "br label %0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:374]   --->   Operation 59 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.29>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%i3 = phi i15 [ 0, %arrayctor.loop1.preheader ], [ %i, %._crit_edge1237 ]"   --->   Operation 60 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.31ns)   --->   "%exitcond = icmp eq i15 %i3, -368" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:374]   --->   Operation 61 'icmp' 'exitcond' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32400, i64 32400, i64 32400)"   --->   Operation 62 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.94ns)   --->   "%i = add i15 %i3, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:374]   --->   Operation 63 'add' 'i' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:374]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sf_load = load i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:419]   --->   Operation 65 'load' 'sf_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (2.55ns)   --->   "%sf_6 = add i32 1, %sf_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:419]   --->   Operation 66 'add' 'sf_6' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%nf_load = load i32* %nf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:377]   --->   Operation 67 'load' 'nf_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str199)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:374]   --->   Operation 68 'specregionbegin' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:375]   --->   Operation 69 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %nf_load, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:377]   --->   Operation 70 'icmp' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sf_load_8 = load i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:381]   --->   Operation 71 'load' 'sf_load_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %2, label %3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:377]   --->   Operation 72 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%nf_load_1 = load i32* %nf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 73 'load' 'nf_load_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_1242 = shl i32 %nf_load_1, 3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 74 'shl' 'tmp_1242' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %sf_load, %nf_load_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 75 'add' 'tmp1' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_78 = add i32 %tmp_1242, %tmp1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 76 'add' 'tmp_78' <Predicate = (!exitcond)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/1] (2.47ns)   --->   "%tmp_112 = icmp eq i32 %sf_6, 9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:420]   --->   Operation 77 'icmp' 'tmp_112' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %tmp_112, label %.preheader1230.preheader_ifconv, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv.._crit_edge1237_crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:420]   --->   Operation 78 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.76ns)   --->   "store i32 %sf_6, i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:419]   --->   Operation 79 'store' <Predicate = (!exitcond & !tmp_112)> <Delay = 1.76>
ST_3 : Operation 80 [1/1] (2.55ns)   --->   "%nf_6 = add i32 1, %nf_load_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:447]   --->   Operation 80 'add' 'nf_6' <Predicate = (!exitcond & tmp_112)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.76ns)   --->   "store i32 0, i32* %sf"   --->   Operation 81 'store' <Predicate = (!exitcond & tmp_112)> <Delay = 1.76>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%empty_1187 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str199, i32 %tmp)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:454]   --->   Operation 82 'specregionend' 'empty_1187' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br label %0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:374]   --->   Operation 83 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.94>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_77 = zext i32 %sf_load_8 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:384]   --->   Operation 84 'zext' 'tmp_77' <Predicate = (!exitcond & !tmp_s)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_5 = getelementptr [9 x i24]* %inputBuf_V, i64 0, i64 %tmp_77" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:384]   --->   Operation 85 'getelementptr' 'inputBuf_V_addr_5' <Predicate = (!exitcond & !tmp_s)> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (2.32ns)   --->   "%inElem_V_1 = load i24* %inputBuf_V_addr_5, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:384]   --->   Operation 86 'load' 'inElem_V_1' <Predicate = (!exitcond & !tmp_s)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_4 : Operation 87 [1/1] (2.18ns)   --->   "%tmp_V_21 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:379]   --->   Operation 87 'read' 'tmp_V_21' <Predicate = (!exitcond & tmp_s)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_79 = zext i32 %tmp_78 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 88 'zext' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%weightMem_0_V_addr = getelementptr [36 x i3]* %weightMem_0_V, i64 0, i64 %tmp_79" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 89 'getelementptr' 'weightMem_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (2.32ns)   --->   "%weightMem_0_V_load = load i3* %weightMem_0_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 90 'load' 'weightMem_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%weightMem_1_V_addr = getelementptr [36 x i3]* %weightMem_1_V, i64 0, i64 %tmp_79" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 91 'getelementptr' 'weightMem_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [2/2] (2.32ns)   --->   "%weightMem_1_V_load = load i3* %weightMem_1_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 92 'load' 'weightMem_1_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%weightMem_2_V_addr = getelementptr [36 x i3]* %weightMem_2_V, i64 0, i64 %tmp_79" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 93 'getelementptr' 'weightMem_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (2.32ns)   --->   "%weightMem_2_V_load = load i3* %weightMem_2_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 94 'load' 'weightMem_2_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%weightMem_3_V_addr = getelementptr [36 x i3]* %weightMem_3_V, i64 0, i64 %tmp_79" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 95 'getelementptr' 'weightMem_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [2/2] (2.32ns)   --->   "%weightMem_3_V_load = load i3* %weightMem_3_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 96 'load' 'weightMem_3_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%weightMem_4_V_addr = getelementptr [36 x i3]* %weightMem_4_V, i64 0, i64 %tmp_79" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 97 'getelementptr' 'weightMem_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [2/2] (2.32ns)   --->   "%weightMem_4_V_load = load i3* %weightMem_4_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 98 'load' 'weightMem_4_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%weightMem_5_V_addr = getelementptr [36 x i3]* %weightMem_5_V, i64 0, i64 %tmp_79" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 99 'getelementptr' 'weightMem_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [2/2] (2.32ns)   --->   "%weightMem_5_V_load = load i3* %weightMem_5_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 100 'load' 'weightMem_5_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%weightMem_6_V_addr = getelementptr [36 x i3]* %weightMem_6_V, i64 0, i64 %tmp_79" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 101 'getelementptr' 'weightMem_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [2/2] (2.32ns)   --->   "%weightMem_6_V_load = load i3* %weightMem_6_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 102 'load' 'weightMem_6_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%weightMem_7_V_addr = getelementptr [36 x i3]* %weightMem_7_V, i64 0, i64 %tmp_79" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 103 'getelementptr' 'weightMem_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [2/2] (2.32ns)   --->   "%weightMem_7_V_load = load i3* %weightMem_7_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 104 'load' 'weightMem_7_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_4 : Operation 105 [1/1] (2.47ns)   --->   "%tmp_114 = icmp eq i32 %nf_6, 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:448]   --->   Operation 105 'icmp' 'tmp_114' <Predicate = (tmp_112)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.69ns)   --->   "%p_1_1186 = select i1 %tmp_114, i32 0, i32 %nf_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:448]   --->   Operation 106 'select' 'p_1_1186' <Predicate = (tmp_112)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (1.76ns)   --->   "store i32 %p_1_1186, i32* %nf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:448]   --->   Operation 107 'store' <Predicate = (tmp_112)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 108 [1/2] (2.32ns)   --->   "%inElem_V_1 = load i24* %inputBuf_V_addr_5, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:384]   --->   Operation 108 'load' 'inElem_V_1' <Predicate = (!exitcond & !tmp_s)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_5 : Operation 109 [1/1] (1.76ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv"   --->   Operation 109 'br' <Predicate = (!exitcond & !tmp_s)> <Delay = 1.76>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_76 = zext i32 %sf_load_8 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:381]   --->   Operation 110 'zext' 'tmp_76' <Predicate = (!exitcond & tmp_s)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%inputBuf_V_addr = getelementptr [9 x i24]* %inputBuf_V, i64 0, i64 %tmp_76" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:381]   --->   Operation 111 'getelementptr' 'inputBuf_V_addr' <Predicate = (!exitcond & tmp_s)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (2.32ns)   --->   "store i24 %tmp_V_21, i24* %inputBuf_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:381]   --->   Operation 112 'store' <Predicate = (!exitcond & tmp_s)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_5 : Operation 113 [1/1] (1.76ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:382]   --->   Operation 113 'br' <Predicate = (!exitcond & tmp_s)> <Delay = 1.76>
ST_5 : Operation 114 [1/2] (2.32ns)   --->   "%weightMem_0_V_load = load i3* %weightMem_0_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 114 'load' 'weightMem_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_5 : Operation 115 [1/2] (2.32ns)   --->   "%weightMem_1_V_load = load i3* %weightMem_1_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 115 'load' 'weightMem_1_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_5 : Operation 116 [1/2] (2.32ns)   --->   "%weightMem_2_V_load = load i3* %weightMem_2_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 116 'load' 'weightMem_2_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_5 : Operation 117 [1/2] (2.32ns)   --->   "%weightMem_3_V_load = load i3* %weightMem_3_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 117 'load' 'weightMem_3_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_5 : Operation 118 [1/2] (2.32ns)   --->   "%weightMem_4_V_load = load i3* %weightMem_4_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 118 'load' 'weightMem_4_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_5 : Operation 119 [1/2] (2.32ns)   --->   "%weightMem_5_V_load = load i3* %weightMem_5_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 119 'load' 'weightMem_5_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_5 : Operation 120 [1/2] (2.32ns)   --->   "%weightMem_6_V_load = load i3* %weightMem_6_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 120 'load' 'weightMem_6_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_5 : Operation 121 [1/2] (2.32ns)   --->   "%weightMem_7_V_load = load i3* %weightMem_7_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 121 'load' 'weightMem_7_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i24 [ %tmp_V_21, %2 ], [ %inElem_V_1, %3 ]"   --->   Operation 122 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_1243 = trunc i24 %p_Val2_s to i8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:401]   --->   Operation 123 'trunc' 'tmp_1243' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_339_0_cast = sext i8 %tmp_1243 to i9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 124 'sext' 'tmp_339_0_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (1.91ns)   --->   "%mf = sub i9 0, %tmp_339_0_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 125 'sub' 'mf' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_33_0_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_s, i32 8, i32 15)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:401]   --->   Operation 126 'partselect' 'p_Result_33_0_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_339_0_1_cast = sext i8 %p_Result_33_0_1 to i9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 127 'sext' 'tmp_339_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (1.91ns)   --->   "%mf_0_1 = sub i9 0, %tmp_339_0_1_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 128 'sub' 'mf_0_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_33_0_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_s, i32 16, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:401]   --->   Operation 129 'partselect' 'p_Result_33_0_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%weightMem_8_V_addr = getelementptr [36 x i3]* %weightMem_8_V, i64 0, i64 %tmp_79" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 130 'getelementptr' 'weightMem_8_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [2/2] (2.32ns)   --->   "%weightMem_8_V_load = load i3* %weightMem_8_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 131 'load' 'weightMem_8_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%weightMem_9_V_addr = getelementptr [36 x i3]* %weightMem_9_V, i64 0, i64 %tmp_79" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 132 'getelementptr' 'weightMem_9_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [2/2] (2.32ns)   --->   "%weightMem_9_V_load = load i3* %weightMem_9_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 133 'load' 'weightMem_9_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%weightMem_10_V_addr = getelementptr [36 x i3]* %weightMem_10_V, i64 0, i64 %tmp_79" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 134 'getelementptr' 'weightMem_10_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [2/2] (2.32ns)   --->   "%weightMem_10_V_load = load i3* %weightMem_10_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 135 'load' 'weightMem_10_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%weightMem_11_V_addr = getelementptr [36 x i3]* %weightMem_11_V, i64 0, i64 %tmp_79" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 136 'getelementptr' 'weightMem_11_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [2/2] (2.32ns)   --->   "%weightMem_11_V_load = load i3* %weightMem_11_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 137 'load' 'weightMem_11_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%weightMem_12_V_addr = getelementptr [36 x i3]* %weightMem_12_V, i64 0, i64 %tmp_79" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 138 'getelementptr' 'weightMem_12_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [2/2] (2.32ns)   --->   "%weightMem_12_V_load = load i3* %weightMem_12_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 139 'load' 'weightMem_12_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%weightMem_13_V_addr = getelementptr [36 x i3]* %weightMem_13_V, i64 0, i64 %tmp_79" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 140 'getelementptr' 'weightMem_13_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [2/2] (2.32ns)   --->   "%weightMem_13_V_load = load i3* %weightMem_13_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 141 'load' 'weightMem_13_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%weightMem_14_V_addr = getelementptr [36 x i3]* %weightMem_14_V, i64 0, i64 %tmp_79" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 142 'getelementptr' 'weightMem_14_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [2/2] (2.32ns)   --->   "%weightMem_14_V_load = load i3* %weightMem_14_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 143 'load' 'weightMem_14_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%weightMem_15_V_addr = getelementptr [36 x i3]* %weightMem_15_V, i64 0, i64 %tmp_79" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 144 'getelementptr' 'weightMem_15_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [2/2] (2.32ns)   --->   "%weightMem_15_V_load = load i3* %weightMem_15_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 145 'load' 'weightMem_15_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 4.05>
ST_7 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node intReg_0_V)   --->   "%tmp_1244 = trunc i3 %weightMem_0_V_load to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 146 'trunc' 'tmp_1244' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node intReg_0_V)   --->   "%tmp_80 = select i1 %tmp_1244, i9 %tmp_339_0_cast, i9 %mf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 147 'select' 'tmp_80' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node intReg_0_V)   --->   "%rhs_V_7 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_80, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 148 'bitconcatenate' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node intReg_0_V)   --->   "%intReg_0_V_cast = sext i10 %rhs_V_7 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 149 'sext' 'intReg_0_V_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node intReg_0_V)   --->   "%tmp_1245 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_0_V_load, i32 1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 150 'bitselect' 'tmp_1245' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node intReg_0_V)   --->   "%tmp_81 = select i1 %tmp_1245, i9 %tmp_339_0_1_cast, i9 %mf_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 151 'select' 'tmp_81' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node intReg_0_V)   --->   "%rhs_V_7_0_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_81, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 152 'bitconcatenate' 'rhs_V_7_0_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node intReg_0_V)   --->   "%rhs_V_7_0_1_cast_cas = sext i10 %rhs_V_7_0_1 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 153 'sext' 'rhs_V_7_0_1_cast_cas' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (1.73ns) (out node of the LUT)   --->   "%intReg_0_V = add i11 %intReg_0_V_cast, %rhs_V_7_0_1_cast_cas" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 154 'add' 'intReg_0_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node intReg_0_V_1)   --->   "%intReg_0_V_1_cast = sext i11 %intReg_0_V to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 155 'sext' 'intReg_0_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node intReg_0_V_1)   --->   "%tmp_1246 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_0_V_load, i32 2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 156 'bitselect' 'tmp_1246' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_339_0_2_cast = sext i8 %p_Result_33_0_2 to i9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 157 'sext' 'tmp_339_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (1.91ns)   --->   "%mf_0_2 = sub i9 0, %tmp_339_0_2_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 158 'sub' 'mf_0_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node intReg_0_V_1)   --->   "%tmp_82 = select i1 %tmp_1246, i9 %tmp_339_0_2_cast, i9 %mf_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 159 'select' 'tmp_82' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node intReg_0_V_1)   --->   "%rhs_V_7_0_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_82, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 160 'bitconcatenate' 'rhs_V_7_0_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node intReg_0_V_1)   --->   "%rhs_V_7_0_2_cast_cas = sext i10 %rhs_V_7_0_2 to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 161 'sext' 'rhs_V_7_0_2_cast_cas' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (1.63ns) (out node of the LUT)   --->   "%intReg_0_V_1 = add i12 %rhs_V_7_0_2_cast_cas, %intReg_0_V_1_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 162 'add' 'intReg_0_V_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node intReg_1_V)   --->   "%tmp_1249 = trunc i3 %weightMem_1_V_load to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 163 'trunc' 'tmp_1249' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node intReg_1_V)   --->   "%tmp_84 = select i1 %tmp_1249, i9 %tmp_339_0_cast, i9 %mf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 164 'select' 'tmp_84' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node intReg_1_V)   --->   "%rhs_V_7_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_84, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 165 'bitconcatenate' 'rhs_V_7_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node intReg_1_V)   --->   "%intReg_1_V_cast = sext i10 %rhs_V_7_1 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 166 'sext' 'intReg_1_V_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node intReg_1_V)   --->   "%tmp_1250 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_1_V_load, i32 1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 167 'bitselect' 'tmp_1250' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node intReg_1_V)   --->   "%tmp_85 = select i1 %tmp_1250, i9 %tmp_339_0_1_cast, i9 %mf_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 168 'select' 'tmp_85' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node intReg_1_V)   --->   "%rhs_V_7_1_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_85, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 169 'bitconcatenate' 'rhs_V_7_1_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node intReg_1_V)   --->   "%rhs_V_7_1_1_cast_cas = sext i10 %rhs_V_7_1_1 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 170 'sext' 'rhs_V_7_1_1_cast_cas' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (1.73ns) (out node of the LUT)   --->   "%intReg_1_V = add i11 %rhs_V_7_1_1_cast_cas, %intReg_1_V_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 171 'add' 'intReg_1_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node intReg_1_V_1)   --->   "%intReg_1_V_1_cast = sext i11 %intReg_1_V to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 172 'sext' 'intReg_1_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node intReg_1_V_1)   --->   "%tmp_1251 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_1_V_load, i32 2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 173 'bitselect' 'tmp_1251' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node intReg_1_V_1)   --->   "%tmp_86 = select i1 %tmp_1251, i9 %tmp_339_0_2_cast, i9 %mf_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 174 'select' 'tmp_86' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node intReg_1_V_1)   --->   "%rhs_V_7_1_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_86, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 175 'bitconcatenate' 'rhs_V_7_1_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node intReg_1_V_1)   --->   "%rhs_V_7_1_2_cast_cas = sext i10 %rhs_V_7_1_2 to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 176 'sext' 'rhs_V_7_1_2_cast_cas' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (1.63ns) (out node of the LUT)   --->   "%intReg_1_V_1 = add i12 %rhs_V_7_1_2_cast_cas, %intReg_1_V_1_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 177 'add' 'intReg_1_V_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node intReg_2_V)   --->   "%tmp_1254 = trunc i3 %weightMem_2_V_load to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 178 'trunc' 'tmp_1254' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node intReg_2_V)   --->   "%tmp_87 = select i1 %tmp_1254, i9 %tmp_339_0_cast, i9 %mf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 179 'select' 'tmp_87' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node intReg_2_V)   --->   "%rhs_V_7_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_87, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 180 'bitconcatenate' 'rhs_V_7_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node intReg_2_V)   --->   "%intReg_2_V_cast = sext i10 %rhs_V_7_2 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 181 'sext' 'intReg_2_V_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node intReg_2_V)   --->   "%tmp_1255 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_2_V_load, i32 1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 182 'bitselect' 'tmp_1255' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node intReg_2_V)   --->   "%tmp_88 = select i1 %tmp_1255, i9 %tmp_339_0_1_cast, i9 %mf_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 183 'select' 'tmp_88' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node intReg_2_V)   --->   "%rhs_V_7_2_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_88, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 184 'bitconcatenate' 'rhs_V_7_2_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node intReg_2_V)   --->   "%rhs_V_7_2_1_cast_cas = sext i10 %rhs_V_7_2_1 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 185 'sext' 'rhs_V_7_2_1_cast_cas' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (1.73ns) (out node of the LUT)   --->   "%intReg_2_V = add i11 %rhs_V_7_2_1_cast_cas, %intReg_2_V_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 186 'add' 'intReg_2_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node intReg_2_V_1)   --->   "%intReg_2_V_1_cast = sext i11 %intReg_2_V to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 187 'sext' 'intReg_2_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node intReg_2_V_1)   --->   "%tmp_1256 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_2_V_load, i32 2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 188 'bitselect' 'tmp_1256' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node intReg_2_V_1)   --->   "%tmp_89 = select i1 %tmp_1256, i9 %tmp_339_0_2_cast, i9 %mf_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 189 'select' 'tmp_89' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node intReg_2_V_1)   --->   "%rhs_V_7_2_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_89, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 190 'bitconcatenate' 'rhs_V_7_2_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node intReg_2_V_1)   --->   "%rhs_V_7_2_2_cast_cas = sext i10 %rhs_V_7_2_2 to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 191 'sext' 'rhs_V_7_2_2_cast_cas' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (1.63ns) (out node of the LUT)   --->   "%intReg_2_V_1 = add i12 %rhs_V_7_2_2_cast_cas, %intReg_2_V_1_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 192 'add' 'intReg_2_V_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node intReg_3_V)   --->   "%tmp_1259 = trunc i3 %weightMem_3_V_load to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 193 'trunc' 'tmp_1259' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node intReg_3_V)   --->   "%tmp_90 = select i1 %tmp_1259, i9 %tmp_339_0_cast, i9 %mf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 194 'select' 'tmp_90' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node intReg_3_V)   --->   "%rhs_V_7_3 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_90, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 195 'bitconcatenate' 'rhs_V_7_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node intReg_3_V)   --->   "%intReg_3_V_cast = sext i10 %rhs_V_7_3 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 196 'sext' 'intReg_3_V_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node intReg_3_V)   --->   "%tmp_1260 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_3_V_load, i32 1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 197 'bitselect' 'tmp_1260' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node intReg_3_V)   --->   "%tmp_91 = select i1 %tmp_1260, i9 %tmp_339_0_1_cast, i9 %mf_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 198 'select' 'tmp_91' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node intReg_3_V)   --->   "%rhs_V_7_3_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_91, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 199 'bitconcatenate' 'rhs_V_7_3_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node intReg_3_V)   --->   "%rhs_V_7_3_1_cast_cas = sext i10 %rhs_V_7_3_1 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 200 'sext' 'rhs_V_7_3_1_cast_cas' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (1.73ns) (out node of the LUT)   --->   "%intReg_3_V = add i11 %rhs_V_7_3_1_cast_cas, %intReg_3_V_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 201 'add' 'intReg_3_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node intReg_3_V_1)   --->   "%intReg_3_V_1_cast = sext i11 %intReg_3_V to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 202 'sext' 'intReg_3_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node intReg_3_V_1)   --->   "%tmp_1261 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_3_V_load, i32 2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 203 'bitselect' 'tmp_1261' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node intReg_3_V_1)   --->   "%tmp_92 = select i1 %tmp_1261, i9 %tmp_339_0_2_cast, i9 %mf_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 204 'select' 'tmp_92' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node intReg_3_V_1)   --->   "%rhs_V_7_3_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_92, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 205 'bitconcatenate' 'rhs_V_7_3_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node intReg_3_V_1)   --->   "%rhs_V_7_3_2_cast_cas = sext i10 %rhs_V_7_3_2 to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 206 'sext' 'rhs_V_7_3_2_cast_cas' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (1.63ns) (out node of the LUT)   --->   "%intReg_3_V_1 = add i12 %rhs_V_7_3_2_cast_cas, %intReg_3_V_1_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 207 'add' 'intReg_3_V_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node intReg_4_V)   --->   "%tmp_1264 = trunc i3 %weightMem_4_V_load to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 208 'trunc' 'tmp_1264' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node intReg_4_V)   --->   "%tmp_93 = select i1 %tmp_1264, i9 %tmp_339_0_cast, i9 %mf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 209 'select' 'tmp_93' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node intReg_4_V)   --->   "%rhs_V_7_4 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_93, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 210 'bitconcatenate' 'rhs_V_7_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node intReg_4_V)   --->   "%intReg_4_V_cast = sext i10 %rhs_V_7_4 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 211 'sext' 'intReg_4_V_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node intReg_4_V)   --->   "%tmp_1265 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_4_V_load, i32 1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 212 'bitselect' 'tmp_1265' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node intReg_4_V)   --->   "%tmp_94 = select i1 %tmp_1265, i9 %tmp_339_0_1_cast, i9 %mf_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 213 'select' 'tmp_94' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node intReg_4_V)   --->   "%rhs_V_7_4_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_94, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 214 'bitconcatenate' 'rhs_V_7_4_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node intReg_4_V)   --->   "%rhs_V_7_4_1_cast_cas = sext i10 %rhs_V_7_4_1 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 215 'sext' 'rhs_V_7_4_1_cast_cas' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (1.73ns) (out node of the LUT)   --->   "%intReg_4_V = add i11 %rhs_V_7_4_1_cast_cas, %intReg_4_V_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 216 'add' 'intReg_4_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node intReg_4_V_1)   --->   "%intReg_4_V_1_cast = sext i11 %intReg_4_V to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 217 'sext' 'intReg_4_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node intReg_4_V_1)   --->   "%tmp_1266 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_4_V_load, i32 2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 218 'bitselect' 'tmp_1266' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node intReg_4_V_1)   --->   "%tmp_95 = select i1 %tmp_1266, i9 %tmp_339_0_2_cast, i9 %mf_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 219 'select' 'tmp_95' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node intReg_4_V_1)   --->   "%rhs_V_7_4_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_95, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 220 'bitconcatenate' 'rhs_V_7_4_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node intReg_4_V_1)   --->   "%rhs_V_7_4_2_cast_cas = sext i10 %rhs_V_7_4_2 to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 221 'sext' 'rhs_V_7_4_2_cast_cas' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (1.63ns) (out node of the LUT)   --->   "%intReg_4_V_1 = add i12 %rhs_V_7_4_2_cast_cas, %intReg_4_V_1_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 222 'add' 'intReg_4_V_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node intReg_5_V)   --->   "%tmp_1269 = trunc i3 %weightMem_5_V_load to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 223 'trunc' 'tmp_1269' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node intReg_5_V)   --->   "%tmp_96 = select i1 %tmp_1269, i9 %tmp_339_0_cast, i9 %mf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 224 'select' 'tmp_96' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node intReg_5_V)   --->   "%rhs_V_7_5 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_96, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 225 'bitconcatenate' 'rhs_V_7_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node intReg_5_V)   --->   "%intReg_5_V_cast = sext i10 %rhs_V_7_5 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 226 'sext' 'intReg_5_V_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node intReg_5_V)   --->   "%tmp_1270 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_5_V_load, i32 1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 227 'bitselect' 'tmp_1270' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node intReg_5_V)   --->   "%tmp_97 = select i1 %tmp_1270, i9 %tmp_339_0_1_cast, i9 %mf_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 228 'select' 'tmp_97' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node intReg_5_V)   --->   "%rhs_V_7_5_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_97, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 229 'bitconcatenate' 'rhs_V_7_5_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node intReg_5_V)   --->   "%rhs_V_7_5_1_cast_cas = sext i10 %rhs_V_7_5_1 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 230 'sext' 'rhs_V_7_5_1_cast_cas' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (1.73ns) (out node of the LUT)   --->   "%intReg_5_V = add i11 %rhs_V_7_5_1_cast_cas, %intReg_5_V_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 231 'add' 'intReg_5_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node intReg_5_V_1)   --->   "%intReg_5_V_1_cast = sext i11 %intReg_5_V to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 232 'sext' 'intReg_5_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node intReg_5_V_1)   --->   "%tmp_1271 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_5_V_load, i32 2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 233 'bitselect' 'tmp_1271' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node intReg_5_V_1)   --->   "%tmp_98 = select i1 %tmp_1271, i9 %tmp_339_0_2_cast, i9 %mf_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 234 'select' 'tmp_98' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node intReg_5_V_1)   --->   "%rhs_V_7_5_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_98, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 235 'bitconcatenate' 'rhs_V_7_5_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node intReg_5_V_1)   --->   "%rhs_V_7_5_2_cast_cas = sext i10 %rhs_V_7_5_2 to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 236 'sext' 'rhs_V_7_5_2_cast_cas' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (1.63ns) (out node of the LUT)   --->   "%intReg_5_V_1 = add i12 %rhs_V_7_5_2_cast_cas, %intReg_5_V_1_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 237 'add' 'intReg_5_V_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node intReg_6_V)   --->   "%tmp_1274 = trunc i3 %weightMem_6_V_load to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 238 'trunc' 'tmp_1274' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node intReg_6_V)   --->   "%tmp_99 = select i1 %tmp_1274, i9 %tmp_339_0_cast, i9 %mf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 239 'select' 'tmp_99' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node intReg_6_V)   --->   "%rhs_V_7_6 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_99, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 240 'bitconcatenate' 'rhs_V_7_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node intReg_6_V)   --->   "%intReg_6_V_cast = sext i10 %rhs_V_7_6 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 241 'sext' 'intReg_6_V_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node intReg_6_V)   --->   "%tmp_1275 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_6_V_load, i32 1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 242 'bitselect' 'tmp_1275' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node intReg_6_V)   --->   "%tmp_100 = select i1 %tmp_1275, i9 %tmp_339_0_1_cast, i9 %mf_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 243 'select' 'tmp_100' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node intReg_6_V)   --->   "%rhs_V_7_6_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_100, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 244 'bitconcatenate' 'rhs_V_7_6_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node intReg_6_V)   --->   "%rhs_V_7_6_1_cast_cas = sext i10 %rhs_V_7_6_1 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 245 'sext' 'rhs_V_7_6_1_cast_cas' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (1.73ns) (out node of the LUT)   --->   "%intReg_6_V = add i11 %rhs_V_7_6_1_cast_cas, %intReg_6_V_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 246 'add' 'intReg_6_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node intReg_6_V_1)   --->   "%intReg_6_V_1_cast = sext i11 %intReg_6_V to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 247 'sext' 'intReg_6_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node intReg_6_V_1)   --->   "%tmp_1276 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_6_V_load, i32 2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 248 'bitselect' 'tmp_1276' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node intReg_6_V_1)   --->   "%tmp_101 = select i1 %tmp_1276, i9 %tmp_339_0_2_cast, i9 %mf_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 249 'select' 'tmp_101' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node intReg_6_V_1)   --->   "%rhs_V_7_6_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_101, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 250 'bitconcatenate' 'rhs_V_7_6_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node intReg_6_V_1)   --->   "%rhs_V_7_6_2_cast_cas = sext i10 %rhs_V_7_6_2 to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 251 'sext' 'rhs_V_7_6_2_cast_cas' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (1.63ns) (out node of the LUT)   --->   "%intReg_6_V_1 = add i12 %rhs_V_7_6_2_cast_cas, %intReg_6_V_1_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 252 'add' 'intReg_6_V_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node intReg_7_V)   --->   "%tmp_1279 = trunc i3 %weightMem_7_V_load to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 253 'trunc' 'tmp_1279' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node intReg_7_V)   --->   "%tmp_102 = select i1 %tmp_1279, i9 %tmp_339_0_cast, i9 %mf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 254 'select' 'tmp_102' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node intReg_7_V)   --->   "%rhs_V_7_7 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_102, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 255 'bitconcatenate' 'rhs_V_7_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node intReg_7_V)   --->   "%intReg_7_V_cast = sext i10 %rhs_V_7_7 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 256 'sext' 'intReg_7_V_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node intReg_7_V)   --->   "%tmp_1280 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_7_V_load, i32 1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 257 'bitselect' 'tmp_1280' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node intReg_7_V)   --->   "%tmp_103 = select i1 %tmp_1280, i9 %tmp_339_0_1_cast, i9 %mf_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 258 'select' 'tmp_103' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node intReg_7_V)   --->   "%rhs_V_7_7_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_103, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 259 'bitconcatenate' 'rhs_V_7_7_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node intReg_7_V)   --->   "%rhs_V_7_7_1_cast_cas = sext i10 %rhs_V_7_7_1 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 260 'sext' 'rhs_V_7_7_1_cast_cas' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (1.73ns) (out node of the LUT)   --->   "%intReg_7_V = add i11 %rhs_V_7_7_1_cast_cas, %intReg_7_V_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 261 'add' 'intReg_7_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node intReg_7_V_1)   --->   "%intReg_7_V_1_cast = sext i11 %intReg_7_V to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 262 'sext' 'intReg_7_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node intReg_7_V_1)   --->   "%tmp_1281 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_7_V_load, i32 2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 263 'bitselect' 'tmp_1281' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node intReg_7_V_1)   --->   "%tmp_104 = select i1 %tmp_1281, i9 %tmp_339_0_2_cast, i9 %mf_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 264 'select' 'tmp_104' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node intReg_7_V_1)   --->   "%rhs_V_7_7_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_104, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 265 'bitconcatenate' 'rhs_V_7_7_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node intReg_7_V_1)   --->   "%rhs_V_7_7_2_cast_cas = sext i10 %rhs_V_7_7_2 to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 266 'sext' 'rhs_V_7_7_2_cast_cas' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (1.63ns) (out node of the LUT)   --->   "%intReg_7_V_1 = add i12 %rhs_V_7_7_2_cast_cas, %intReg_7_V_1_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 267 'add' 'intReg_7_V_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 268 [1/2] (2.32ns)   --->   "%weightMem_8_V_load = load i3* %weightMem_8_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 268 'load' 'weightMem_8_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_7 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node intReg_8_V)   --->   "%tmp_1284 = trunc i3 %weightMem_8_V_load to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 269 'trunc' 'tmp_1284' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node intReg_8_V)   --->   "%tmp_105 = select i1 %tmp_1284, i9 %tmp_339_0_cast, i9 %mf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 270 'select' 'tmp_105' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node intReg_8_V)   --->   "%rhs_V_7_8 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_105, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 271 'bitconcatenate' 'rhs_V_7_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node intReg_8_V)   --->   "%intReg_8_V_cast = sext i10 %rhs_V_7_8 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 272 'sext' 'intReg_8_V_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node intReg_8_V)   --->   "%tmp_1285 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_8_V_load, i32 1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 273 'bitselect' 'tmp_1285' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node intReg_8_V)   --->   "%tmp_106 = select i1 %tmp_1285, i9 %tmp_339_0_1_cast, i9 %mf_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 274 'select' 'tmp_106' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node intReg_8_V)   --->   "%rhs_V_7_8_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_106, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 275 'bitconcatenate' 'rhs_V_7_8_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node intReg_8_V)   --->   "%rhs_V_7_8_1_cast_cas = sext i10 %rhs_V_7_8_1 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 276 'sext' 'rhs_V_7_8_1_cast_cas' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 277 [1/1] (1.73ns) (out node of the LUT)   --->   "%intReg_8_V = add i11 %rhs_V_7_8_1_cast_cas, %intReg_8_V_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 277 'add' 'intReg_8_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 278 [1/2] (2.32ns)   --->   "%weightMem_9_V_load = load i3* %weightMem_9_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 278 'load' 'weightMem_9_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_7 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node intReg_9_V)   --->   "%tmp_1289 = trunc i3 %weightMem_9_V_load to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 279 'trunc' 'tmp_1289' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node intReg_9_V)   --->   "%tmp_108 = select i1 %tmp_1289, i9 %tmp_339_0_cast, i9 %mf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 280 'select' 'tmp_108' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node intReg_9_V)   --->   "%rhs_V_7_9 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_108, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 281 'bitconcatenate' 'rhs_V_7_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node intReg_9_V)   --->   "%intReg_9_V_cast = sext i10 %rhs_V_7_9 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 282 'sext' 'intReg_9_V_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node intReg_9_V)   --->   "%tmp_1290 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_9_V_load, i32 1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 283 'bitselect' 'tmp_1290' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node intReg_9_V)   --->   "%tmp_109 = select i1 %tmp_1290, i9 %tmp_339_0_1_cast, i9 %mf_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 284 'select' 'tmp_109' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node intReg_9_V)   --->   "%rhs_V_7_9_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_109, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 285 'bitconcatenate' 'rhs_V_7_9_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node intReg_9_V)   --->   "%rhs_V_7_9_1_cast_cas = sext i10 %rhs_V_7_9_1 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 286 'sext' 'rhs_V_7_9_1_cast_cas' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 287 [1/1] (1.73ns) (out node of the LUT)   --->   "%intReg_9_V = add i11 %rhs_V_7_9_1_cast_cas, %intReg_9_V_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 287 'add' 'intReg_9_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 288 [1/2] (2.32ns)   --->   "%weightMem_10_V_load = load i3* %weightMem_10_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 288 'load' 'weightMem_10_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_7 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node intReg_10_V)   --->   "%tmp_1294 = trunc i3 %weightMem_10_V_load to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 289 'trunc' 'tmp_1294' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node intReg_10_V)   --->   "%tmp_111 = select i1 %tmp_1294, i9 %tmp_339_0_cast, i9 %mf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 290 'select' 'tmp_111' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node intReg_10_V)   --->   "%rhs_V_7_s = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_111, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 291 'bitconcatenate' 'rhs_V_7_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node intReg_10_V)   --->   "%intReg_10_V_cast = sext i10 %rhs_V_7_s to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 292 'sext' 'intReg_10_V_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node intReg_10_V)   --->   "%tmp_1295 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_10_V_load, i32 1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 293 'bitselect' 'tmp_1295' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node intReg_10_V)   --->   "%tmp_115 = select i1 %tmp_1295, i9 %tmp_339_0_1_cast, i9 %mf_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 294 'select' 'tmp_115' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node intReg_10_V)   --->   "%rhs_V_7_10_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_115, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 295 'bitconcatenate' 'rhs_V_7_10_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node intReg_10_V)   --->   "%rhs_V_7_10_1_cast_ca = sext i10 %rhs_V_7_10_1 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 296 'sext' 'rhs_V_7_10_1_cast_ca' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 297 [1/1] (1.73ns) (out node of the LUT)   --->   "%intReg_10_V = add i11 %rhs_V_7_10_1_cast_ca, %intReg_10_V_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 297 'add' 'intReg_10_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 298 [1/2] (2.32ns)   --->   "%weightMem_11_V_load = load i3* %weightMem_11_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 298 'load' 'weightMem_11_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_7 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node intReg_11_V)   --->   "%tmp_1299 = trunc i3 %weightMem_11_V_load to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 299 'trunc' 'tmp_1299' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node intReg_11_V)   --->   "%tmp_117 = select i1 %tmp_1299, i9 %tmp_339_0_cast, i9 %mf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 300 'select' 'tmp_117' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node intReg_11_V)   --->   "%rhs_V_7_10 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_117, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 301 'bitconcatenate' 'rhs_V_7_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node intReg_11_V)   --->   "%intReg_11_V_cast = sext i10 %rhs_V_7_10 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 302 'sext' 'intReg_11_V_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node intReg_11_V)   --->   "%tmp_1300 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_11_V_load, i32 1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 303 'bitselect' 'tmp_1300' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node intReg_11_V)   --->   "%tmp_118 = select i1 %tmp_1300, i9 %tmp_339_0_1_cast, i9 %mf_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 304 'select' 'tmp_118' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node intReg_11_V)   --->   "%rhs_V_7_11_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_118, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 305 'bitconcatenate' 'rhs_V_7_11_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node intReg_11_V)   --->   "%rhs_V_7_11_1_cast_ca = sext i10 %rhs_V_7_11_1 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 306 'sext' 'rhs_V_7_11_1_cast_ca' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 307 [1/1] (1.73ns) (out node of the LUT)   --->   "%intReg_11_V = add i11 %rhs_V_7_11_1_cast_ca, %intReg_11_V_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 307 'add' 'intReg_11_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 308 [1/2] (2.32ns)   --->   "%weightMem_12_V_load = load i3* %weightMem_12_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 308 'load' 'weightMem_12_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_7 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node intReg_12_V)   --->   "%tmp_1304 = trunc i3 %weightMem_12_V_load to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 309 'trunc' 'tmp_1304' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node intReg_12_V)   --->   "%tmp_120 = select i1 %tmp_1304, i9 %tmp_339_0_cast, i9 %mf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 310 'select' 'tmp_120' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node intReg_12_V)   --->   "%rhs_V_7_11 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_120, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 311 'bitconcatenate' 'rhs_V_7_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node intReg_12_V)   --->   "%intReg_12_V_cast = sext i10 %rhs_V_7_11 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 312 'sext' 'intReg_12_V_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node intReg_12_V)   --->   "%tmp_1305 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_12_V_load, i32 1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 313 'bitselect' 'tmp_1305' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node intReg_12_V)   --->   "%tmp_121 = select i1 %tmp_1305, i9 %tmp_339_0_1_cast, i9 %mf_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 314 'select' 'tmp_121' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node intReg_12_V)   --->   "%rhs_V_7_12_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_121, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 315 'bitconcatenate' 'rhs_V_7_12_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node intReg_12_V)   --->   "%rhs_V_7_12_1_cast_ca = sext i10 %rhs_V_7_12_1 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 316 'sext' 'rhs_V_7_12_1_cast_ca' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 317 [1/1] (1.73ns) (out node of the LUT)   --->   "%intReg_12_V = add i11 %rhs_V_7_12_1_cast_ca, %intReg_12_V_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 317 'add' 'intReg_12_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 318 [1/2] (2.32ns)   --->   "%weightMem_13_V_load = load i3* %weightMem_13_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 318 'load' 'weightMem_13_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_7 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node intReg_13_V)   --->   "%tmp_1309 = trunc i3 %weightMem_13_V_load to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 319 'trunc' 'tmp_1309' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node intReg_13_V)   --->   "%tmp_123 = select i1 %tmp_1309, i9 %tmp_339_0_cast, i9 %mf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 320 'select' 'tmp_123' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node intReg_13_V)   --->   "%rhs_V_7_12 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_123, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 321 'bitconcatenate' 'rhs_V_7_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node intReg_13_V)   --->   "%intReg_13_V_cast = sext i10 %rhs_V_7_12 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 322 'sext' 'intReg_13_V_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node intReg_13_V)   --->   "%tmp_1310 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_13_V_load, i32 1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 323 'bitselect' 'tmp_1310' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node intReg_13_V)   --->   "%tmp_124 = select i1 %tmp_1310, i9 %tmp_339_0_1_cast, i9 %mf_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 324 'select' 'tmp_124' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node intReg_13_V)   --->   "%rhs_V_7_13_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_124, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 325 'bitconcatenate' 'rhs_V_7_13_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node intReg_13_V)   --->   "%rhs_V_7_13_1_cast_ca = sext i10 %rhs_V_7_13_1 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 326 'sext' 'rhs_V_7_13_1_cast_ca' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 327 [1/1] (1.73ns) (out node of the LUT)   --->   "%intReg_13_V = add i11 %rhs_V_7_13_1_cast_ca, %intReg_13_V_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 327 'add' 'intReg_13_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 328 [1/2] (2.32ns)   --->   "%weightMem_14_V_load = load i3* %weightMem_14_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 328 'load' 'weightMem_14_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_7 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node intReg_14_V)   --->   "%tmp_1314 = trunc i3 %weightMem_14_V_load to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 329 'trunc' 'tmp_1314' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node intReg_14_V)   --->   "%tmp_126 = select i1 %tmp_1314, i9 %tmp_339_0_cast, i9 %mf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 330 'select' 'tmp_126' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node intReg_14_V)   --->   "%rhs_V_7_13 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_126, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 331 'bitconcatenate' 'rhs_V_7_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node intReg_14_V)   --->   "%intReg_14_V_cast = sext i10 %rhs_V_7_13 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 332 'sext' 'intReg_14_V_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node intReg_14_V)   --->   "%tmp_1315 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_14_V_load, i32 1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 333 'bitselect' 'tmp_1315' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node intReg_14_V)   --->   "%tmp_127 = select i1 %tmp_1315, i9 %tmp_339_0_1_cast, i9 %mf_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 334 'select' 'tmp_127' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node intReg_14_V)   --->   "%rhs_V_7_14_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_127, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 335 'bitconcatenate' 'rhs_V_7_14_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node intReg_14_V)   --->   "%rhs_V_7_14_1_cast_ca = sext i10 %rhs_V_7_14_1 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 336 'sext' 'rhs_V_7_14_1_cast_ca' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 337 [1/1] (1.73ns) (out node of the LUT)   --->   "%intReg_14_V = add i11 %rhs_V_7_14_1_cast_ca, %intReg_14_V_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 337 'add' 'intReg_14_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 338 [1/2] (2.32ns)   --->   "%weightMem_15_V_load = load i3* %weightMem_15_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392]   --->   Operation 338 'load' 'weightMem_15_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_7 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node intReg_15_V)   --->   "%tmp_1319 = trunc i3 %weightMem_15_V_load to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 339 'trunc' 'tmp_1319' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node intReg_15_V)   --->   "%tmp_129 = select i1 %tmp_1319, i9 %tmp_339_0_cast, i9 %mf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 340 'select' 'tmp_129' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node intReg_15_V)   --->   "%rhs_V_7_14 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_129, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 341 'bitconcatenate' 'rhs_V_7_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node intReg_15_V)   --->   "%intReg_15_V_cast = sext i10 %rhs_V_7_14 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 342 'sext' 'intReg_15_V_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node intReg_15_V)   --->   "%tmp_1320 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_15_V_load, i32 1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 343 'bitselect' 'tmp_1320' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node intReg_15_V)   --->   "%tmp_130 = select i1 %tmp_1320, i9 %tmp_339_0_1_cast, i9 %mf_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 344 'select' 'tmp_130' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node intReg_15_V)   --->   "%rhs_V_7_15_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_130, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 345 'bitconcatenate' 'rhs_V_7_15_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node intReg_15_V)   --->   "%rhs_V_7_15_1_cast_ca = sext i10 %rhs_V_7_15_1 to i11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 346 'sext' 'rhs_V_7_15_1_cast_ca' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 347 [1/1] (1.73ns) (out node of the LUT)   --->   "%intReg_15_V = add i11 %rhs_V_7_15_1_cast_ca, %intReg_15_V_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 347 'add' 'intReg_15_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_113 = zext i32 %nf_load_1 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 348 'zext' 'tmp_113' <Predicate = (tmp_112)> <Delay = 0.00>
ST_7 : Operation 349 [1/1] (0.00ns)   --->   "%alphaMem_0_V_addr = getelementptr [4 x i24]* %alphaMem_0_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 349 'getelementptr' 'alphaMem_0_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_7 : Operation 350 [2/2] (2.32ns)   --->   "%alphaMem_0_V_load = load i24* %alphaMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 350 'load' 'alphaMem_0_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_7 : Operation 351 [1/1] (0.00ns)   --->   "%alphaMem_1_V_addr = getelementptr [4 x i24]* %alphaMem_1_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 351 'getelementptr' 'alphaMem_1_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_7 : Operation 352 [2/2] (2.32ns)   --->   "%alphaMem_1_V_load = load i24* %alphaMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 352 'load' 'alphaMem_1_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_7 : Operation 353 [1/1] (0.00ns)   --->   "%alphaMem_2_V_addr = getelementptr [4 x i24]* %alphaMem_2_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 353 'getelementptr' 'alphaMem_2_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_7 : Operation 354 [2/2] (2.32ns)   --->   "%alphaMem_2_V_load = load i24* %alphaMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 354 'load' 'alphaMem_2_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_7 : Operation 355 [1/1] (0.00ns)   --->   "%alphaMem_3_V_addr = getelementptr [4 x i24]* %alphaMem_3_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 355 'getelementptr' 'alphaMem_3_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_7 : Operation 356 [2/2] (2.32ns)   --->   "%alphaMem_3_V_load = load i24* %alphaMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 356 'load' 'alphaMem_3_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_7 : Operation 357 [1/1] (0.00ns)   --->   "%alphaMem_4_V_addr = getelementptr [4 x i24]* %alphaMem_4_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 357 'getelementptr' 'alphaMem_4_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_7 : Operation 358 [2/2] (2.32ns)   --->   "%alphaMem_4_V_load = load i24* %alphaMem_4_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 358 'load' 'alphaMem_4_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_7 : Operation 359 [1/1] (0.00ns)   --->   "%alphaMem_5_V_addr = getelementptr [4 x i24]* %alphaMem_5_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 359 'getelementptr' 'alphaMem_5_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_7 : Operation 360 [2/2] (2.32ns)   --->   "%alphaMem_5_V_load = load i24* %alphaMem_5_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 360 'load' 'alphaMem_5_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_7 : Operation 361 [1/1] (0.00ns)   --->   "%alphaMem_6_V_addr = getelementptr [4 x i24]* %alphaMem_6_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 361 'getelementptr' 'alphaMem_6_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_7 : Operation 362 [2/2] (2.32ns)   --->   "%alphaMem_6_V_load = load i24* %alphaMem_6_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 362 'load' 'alphaMem_6_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_7 : Operation 363 [1/1] (0.00ns)   --->   "%alphaMem_7_V_addr = getelementptr [4 x i24]* %alphaMem_7_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 363 'getelementptr' 'alphaMem_7_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_7 : Operation 364 [2/2] (2.32ns)   --->   "%alphaMem_7_V_load = load i24* %alphaMem_7_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 364 'load' 'alphaMem_7_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_7 : Operation 365 [1/1] (0.00ns)   --->   "%alphaMem_8_V_addr = getelementptr [4 x i24]* %alphaMem_8_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 365 'getelementptr' 'alphaMem_8_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_7 : Operation 366 [2/2] (2.32ns)   --->   "%alphaMem_8_V_load = load i24* %alphaMem_8_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 366 'load' 'alphaMem_8_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_7 : Operation 367 [1/1] (0.00ns)   --->   "%alphaMem_9_V_addr = getelementptr [4 x i24]* %alphaMem_9_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 367 'getelementptr' 'alphaMem_9_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_7 : Operation 368 [2/2] (2.32ns)   --->   "%alphaMem_9_V_load = load i24* %alphaMem_9_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 368 'load' 'alphaMem_9_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_7 : Operation 369 [1/1] (0.00ns)   --->   "%alphaMem_10_V_addr = getelementptr [4 x i24]* %alphaMem_10_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 369 'getelementptr' 'alphaMem_10_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_7 : Operation 370 [2/2] (2.32ns)   --->   "%alphaMem_10_V_load = load i24* %alphaMem_10_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 370 'load' 'alphaMem_10_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_7 : Operation 371 [1/1] (0.00ns)   --->   "%alphaMem_11_V_addr = getelementptr [4 x i24]* %alphaMem_11_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 371 'getelementptr' 'alphaMem_11_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_7 : Operation 372 [2/2] (2.32ns)   --->   "%alphaMem_11_V_load = load i24* %alphaMem_11_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 372 'load' 'alphaMem_11_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_7 : Operation 373 [1/1] (0.00ns)   --->   "%alphaMem_12_V_addr = getelementptr [4 x i24]* %alphaMem_12_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 373 'getelementptr' 'alphaMem_12_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_7 : Operation 374 [2/2] (2.32ns)   --->   "%alphaMem_12_V_load = load i24* %alphaMem_12_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 374 'load' 'alphaMem_12_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_7 : Operation 375 [1/1] (0.00ns)   --->   "%alphaMem_13_V_addr = getelementptr [4 x i24]* %alphaMem_13_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 375 'getelementptr' 'alphaMem_13_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_7 : Operation 376 [2/2] (2.32ns)   --->   "%alphaMem_13_V_load = load i24* %alphaMem_13_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 376 'load' 'alphaMem_13_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_7 : Operation 377 [1/1] (0.00ns)   --->   "%alphaMem_14_V_addr = getelementptr [4 x i24]* %alphaMem_14_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 377 'getelementptr' 'alphaMem_14_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_7 : Operation 378 [2/2] (2.32ns)   --->   "%alphaMem_14_V_load = load i24* %alphaMem_14_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 378 'load' 'alphaMem_14_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_7 : Operation 379 [1/1] (0.00ns)   --->   "%alphaMem_15_V_addr = getelementptr [4 x i24]* %alphaMem_15_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 379 'getelementptr' 'alphaMem_15_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_7 : Operation 380 [2/2] (2.32ns)   --->   "%alphaMem_15_V_load = load i24* %alphaMem_15_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 380 'load' 'alphaMem_15_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>

State 8 <SV = 7> <Delay = 4.27>
ST_8 : Operation 381 [1/1] (0.00ns)   --->   "%accReg_V_load = load i24* %accReg_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 381 'load' 'accReg_V_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 382 [1/1] (0.00ns)   --->   "%accReg_V_1_load = load i24* %accReg_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 382 'load' 'accReg_V_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 383 [1/1] (0.00ns)   --->   "%accReg_V_2_load = load i24* %accReg_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 383 'load' 'accReg_V_2_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 384 [1/1] (0.00ns)   --->   "%accReg_V_3_load = load i24* %accReg_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 384 'load' 'accReg_V_3_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 385 [1/1] (0.00ns)   --->   "%accReg_V_4_load = load i24* %accReg_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 385 'load' 'accReg_V_4_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 386 [1/1] (0.00ns)   --->   "%accReg_V_5_load = load i24* %accReg_V_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 386 'load' 'accReg_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 387 [1/1] (0.00ns)   --->   "%accReg_V_6_load = load i24* %accReg_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 387 'load' 'accReg_V_6_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 388 [1/1] (0.00ns)   --->   "%accReg_V_7_load = load i24* %accReg_V_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 388 'load' 'accReg_V_7_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 389 [1/1] (0.00ns)   --->   "%intReg_0_V_2 = sext i12 %intReg_0_V_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 389 'sext' 'intReg_0_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 390 [1/1] (0.00ns)   --->   "%lhs_V = sext i24 %accReg_V_load to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 390 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 391 [1/1] (0.00ns)   --->   "%rhs_V = sext i12 %intReg_0_V_1 to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 391 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 392 [1/1] (2.31ns)   --->   "%ret_V_11 = add nsw i25 %lhs_V, %rhs_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 392 'add' 'ret_V_11' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_1247 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11, i32 24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 393 'bitselect' 'tmp_1247' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 394 [1/1] (2.31ns)   --->   "%accReg_0_V = add i24 %intReg_0_V_2, %accReg_V_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 394 'add' 'accReg_0_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_1248 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_0_V, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 395 'bitselect' 'tmp_1248' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node accReg_0_V_1)   --->   "%tmp_83 = xor i1 %tmp_1248, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 396 'xor' 'tmp_83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node accReg_0_V_1)   --->   "%underflow_2 = and i1 %tmp_1247, %tmp_83" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 397 'and' 'underflow_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_0_1)   --->   "%brmerge3 = xor i1 %tmp_1247, %tmp_1248" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 398 'xor' 'brmerge3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_0_1)   --->   "%p_Result_36_0_not = xor i1 %tmp_1247, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 399 'xor' 'p_Result_36_0_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_0_1)   --->   "%brmerge4 = or i1 %tmp_1248, %p_Result_36_0_not" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 400 'or' 'brmerge4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_0_1)   --->   "%p_Val2_1_0_mux = select i1 %brmerge3, i24 8388607, i24 %accReg_0_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 401 'select' 'p_Val2_1_0_mux' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 402 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_0_V_1 = select i1 %underflow_2, i24 -8388608, i24 %accReg_0_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 402 'select' 'accReg_0_V_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 403 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_V_0_1 = select i1 %brmerge4, i24 %p_Val2_1_0_mux, i24 %accReg_0_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 403 'select' 'accReg_V_0_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 404 [1/1] (0.00ns)   --->   "%intReg_1_V_2 = sext i12 %intReg_1_V_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 404 'sext' 'intReg_1_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 405 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i24 %accReg_V_1_load to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 405 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 406 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i12 %intReg_1_V_1 to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 406 'sext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 407 [1/1] (2.31ns)   --->   "%ret_V_11_1 = add nsw i25 %lhs_V_1, %rhs_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 407 'add' 'ret_V_11_1' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_1252 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_1, i32 24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 408 'bitselect' 'tmp_1252' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 409 [1/1] (2.31ns)   --->   "%accReg_1_V = add i24 %intReg_1_V_2, %accReg_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 409 'add' 'accReg_1_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_1253 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_1_V, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 410 'bitselect' 'tmp_1253' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node accReg_1_V_1)   --->   "%tmp_345_1 = xor i1 %tmp_1253, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 411 'xor' 'tmp_345_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node accReg_1_V_1)   --->   "%underflow_2_1 = and i1 %tmp_1252, %tmp_345_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 412 'and' 'underflow_2_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_1_1)   --->   "%brmerge3_1 = xor i1 %tmp_1252, %tmp_1253" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 413 'xor' 'brmerge3_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_1_1)   --->   "%p_Result_36_1_not = xor i1 %tmp_1252, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 414 'xor' 'p_Result_36_1_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_1_1)   --->   "%brmerge8 = or i1 %tmp_1253, %p_Result_36_1_not" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 415 'or' 'brmerge8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_1_1)   --->   "%p_Val2_1_1_mux = select i1 %brmerge3_1, i24 8388607, i24 %accReg_1_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 416 'select' 'p_Val2_1_1_mux' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 417 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_1_V_1 = select i1 %underflow_2_1, i24 -8388608, i24 %accReg_1_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 417 'select' 'accReg_1_V_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 418 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_V_1_1 = select i1 %brmerge8, i24 %p_Val2_1_1_mux, i24 %accReg_1_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 418 'select' 'accReg_V_1_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 419 [1/1] (0.00ns)   --->   "%intReg_2_V_2 = sext i12 %intReg_2_V_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 419 'sext' 'intReg_2_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 420 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i24 %accReg_V_2_load to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 420 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 421 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i12 %intReg_2_V_1 to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 421 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 422 [1/1] (2.31ns)   --->   "%ret_V_11_2 = add nsw i25 %lhs_V_2, %rhs_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 422 'add' 'ret_V_11_2' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_1257 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_2, i32 24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 423 'bitselect' 'tmp_1257' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 424 [1/1] (2.31ns)   --->   "%accReg_2_V = add i24 %intReg_2_V_2, %accReg_V_2_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 424 'add' 'accReg_2_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_1258 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_2_V, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 425 'bitselect' 'tmp_1258' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node accReg_2_V_1)   --->   "%tmp_345_2 = xor i1 %tmp_1258, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 426 'xor' 'tmp_345_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node accReg_2_V_1)   --->   "%underflow_2_2 = and i1 %tmp_1257, %tmp_345_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 427 'and' 'underflow_2_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_2_1)   --->   "%brmerge3_2 = xor i1 %tmp_1257, %tmp_1258" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 428 'xor' 'brmerge3_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_2_1)   --->   "%p_Result_36_2_not = xor i1 %tmp_1257, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 429 'xor' 'p_Result_36_2_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_2_1)   --->   "%brmerge = or i1 %tmp_1258, %p_Result_36_2_not" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 430 'or' 'brmerge' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_2_1)   --->   "%p_Val2_1_2_mux = select i1 %brmerge3_2, i24 8388607, i24 %accReg_2_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 431 'select' 'p_Val2_1_2_mux' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 432 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_2_V_1 = select i1 %underflow_2_2, i24 -8388608, i24 %accReg_2_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 432 'select' 'accReg_2_V_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 433 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_V_2_1 = select i1 %brmerge, i24 %p_Val2_1_2_mux, i24 %accReg_2_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 433 'select' 'accReg_V_2_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 434 [1/1] (0.00ns)   --->   "%intReg_3_V_2 = sext i12 %intReg_3_V_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 434 'sext' 'intReg_3_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 435 [1/1] (0.00ns)   --->   "%lhs_V_s = sext i24 %accReg_V_3_load to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 435 'sext' 'lhs_V_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 436 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i12 %intReg_3_V_1 to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 436 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 437 [1/1] (2.31ns)   --->   "%ret_V_11_3 = add nsw i25 %lhs_V_s, %rhs_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 437 'add' 'ret_V_11_3' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_1262 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_3, i32 24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 438 'bitselect' 'tmp_1262' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 439 [1/1] (2.31ns)   --->   "%accReg_3_V = add i24 %intReg_3_V_2, %accReg_V_3_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 439 'add' 'accReg_3_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_1263 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_3_V, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 440 'bitselect' 'tmp_1263' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node accReg_3_V_1)   --->   "%tmp_345_3 = xor i1 %tmp_1263, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 441 'xor' 'tmp_345_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node accReg_3_V_1)   --->   "%underflow_2_3 = and i1 %tmp_1262, %tmp_345_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 442 'and' 'underflow_2_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_3_1)   --->   "%brmerge3_3 = xor i1 %tmp_1262, %tmp_1263" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 443 'xor' 'brmerge3_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_3_1)   --->   "%p_Result_36_3_not = xor i1 %tmp_1262, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 444 'xor' 'p_Result_36_3_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_3_1)   --->   "%brmerge5 = or i1 %tmp_1263, %p_Result_36_3_not" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 445 'or' 'brmerge5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_3_1)   --->   "%p_Val2_1_3_mux = select i1 %brmerge3_3, i24 8388607, i24 %accReg_3_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 446 'select' 'p_Val2_1_3_mux' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 447 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_3_V_1 = select i1 %underflow_2_3, i24 -8388608, i24 %accReg_3_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 447 'select' 'accReg_3_V_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 448 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_V_3_1 = select i1 %brmerge5, i24 %p_Val2_1_3_mux, i24 %accReg_3_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 448 'select' 'accReg_V_3_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 449 [1/1] (0.00ns)   --->   "%intReg_4_V_2 = sext i12 %intReg_4_V_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 449 'sext' 'intReg_4_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 450 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i24 %accReg_V_4_load to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 450 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 451 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i12 %intReg_4_V_1 to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 451 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 452 [1/1] (2.31ns)   --->   "%ret_V_11_4 = add nsw i25 %lhs_V_3, %rhs_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 452 'add' 'ret_V_11_4' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_1267 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_4, i32 24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 453 'bitselect' 'tmp_1267' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 454 [1/1] (2.31ns)   --->   "%accReg_4_V = add i24 %intReg_4_V_2, %accReg_V_4_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 454 'add' 'accReg_4_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_1268 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_4_V, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 455 'bitselect' 'tmp_1268' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node accReg_4_V_1)   --->   "%tmp_345_4 = xor i1 %tmp_1268, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 456 'xor' 'tmp_345_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node accReg_4_V_1)   --->   "%underflow_2_4 = and i1 %tmp_1267, %tmp_345_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 457 'and' 'underflow_2_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_4_1)   --->   "%brmerge3_4 = xor i1 %tmp_1267, %tmp_1268" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 458 'xor' 'brmerge3_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_4_1)   --->   "%p_Result_36_4_not = xor i1 %tmp_1267, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 459 'xor' 'p_Result_36_4_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_4_1)   --->   "%brmerge1 = or i1 %tmp_1268, %p_Result_36_4_not" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 460 'or' 'brmerge1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_4_1)   --->   "%p_Val2_1_4_mux = select i1 %brmerge3_4, i24 8388607, i24 %accReg_4_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 461 'select' 'p_Val2_1_4_mux' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 462 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_4_V_1 = select i1 %underflow_2_4, i24 -8388608, i24 %accReg_4_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 462 'select' 'accReg_4_V_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 463 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_V_4_1 = select i1 %brmerge1, i24 %p_Val2_1_4_mux, i24 %accReg_4_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 463 'select' 'accReg_V_4_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 464 [1/1] (0.00ns)   --->   "%intReg_5_V_2 = sext i12 %intReg_5_V_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 464 'sext' 'intReg_5_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 465 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i24 %accReg_V_5_load to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 465 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 466 [1/1] (0.00ns)   --->   "%rhs_V_5 = sext i12 %intReg_5_V_1 to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 466 'sext' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 467 [1/1] (2.31ns)   --->   "%ret_V_11_5 = add nsw i25 %lhs_V_5, %rhs_V_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 467 'add' 'ret_V_11_5' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_1272 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_5, i32 24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 468 'bitselect' 'tmp_1272' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 469 [1/1] (2.31ns)   --->   "%accReg_5_V = add i24 %intReg_5_V_2, %accReg_V_5_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 469 'add' 'accReg_5_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_1273 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_5_V, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 470 'bitselect' 'tmp_1273' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node accReg_5_V_1)   --->   "%tmp_345_5 = xor i1 %tmp_1273, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 471 'xor' 'tmp_345_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node accReg_5_V_1)   --->   "%underflow_2_5 = and i1 %tmp_1272, %tmp_345_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 472 'and' 'underflow_2_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_5_1)   --->   "%brmerge3_5 = xor i1 %tmp_1272, %tmp_1273" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 473 'xor' 'brmerge3_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_5_1)   --->   "%p_Result_36_5_not = xor i1 %tmp_1272, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 474 'xor' 'p_Result_36_5_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_5_1)   --->   "%brmerge2 = or i1 %tmp_1273, %p_Result_36_5_not" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 475 'or' 'brmerge2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_5_1)   --->   "%p_Val2_1_5_mux = select i1 %brmerge3_5, i24 8388607, i24 %accReg_5_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 476 'select' 'p_Val2_1_5_mux' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 477 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_5_V_1 = select i1 %underflow_2_5, i24 -8388608, i24 %accReg_5_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 477 'select' 'accReg_5_V_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 478 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_V_5_1 = select i1 %brmerge2, i24 %p_Val2_1_5_mux, i24 %accReg_5_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 478 'select' 'accReg_V_5_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 479 [1/1] (0.00ns)   --->   "%intReg_6_V_2 = sext i12 %intReg_6_V_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 479 'sext' 'intReg_6_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 480 [1/1] (0.00ns)   --->   "%lhs_V_6 = sext i24 %accReg_V_6_load to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 480 'sext' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 481 [1/1] (0.00ns)   --->   "%rhs_V_s = sext i12 %intReg_6_V_1 to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 481 'sext' 'rhs_V_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 482 [1/1] (2.31ns)   --->   "%ret_V_11_6 = add nsw i25 %lhs_V_6, %rhs_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 482 'add' 'ret_V_11_6' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_1277 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_6, i32 24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 483 'bitselect' 'tmp_1277' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 484 [1/1] (2.31ns)   --->   "%accReg_6_V = add i24 %intReg_6_V_2, %accReg_V_6_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 484 'add' 'accReg_6_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_1278 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_6_V, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 485 'bitselect' 'tmp_1278' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node accReg_6_V_1)   --->   "%tmp_345_6 = xor i1 %tmp_1278, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 486 'xor' 'tmp_345_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node accReg_6_V_1)   --->   "%underflow_2_6 = and i1 %tmp_1277, %tmp_345_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 487 'and' 'underflow_2_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_6_1)   --->   "%brmerge3_6 = xor i1 %tmp_1277, %tmp_1278" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 488 'xor' 'brmerge3_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_6_1)   --->   "%p_Result_36_6_not = xor i1 %tmp_1277, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 489 'xor' 'p_Result_36_6_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_6_1)   --->   "%brmerge6 = or i1 %tmp_1278, %p_Result_36_6_not" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 490 'or' 'brmerge6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_6_1)   --->   "%p_Val2_1_6_mux = select i1 %brmerge3_6, i24 8388607, i24 %accReg_6_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 491 'select' 'p_Val2_1_6_mux' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 492 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_6_V_1 = select i1 %underflow_2_6, i24 -8388608, i24 %accReg_6_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 492 'select' 'accReg_6_V_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 493 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_V_6_1 = select i1 %brmerge6, i24 %p_Val2_1_6_mux, i24 %accReg_6_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 493 'select' 'accReg_V_6_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 494 [1/1] (0.00ns)   --->   "%intReg_7_V_2 = sext i12 %intReg_7_V_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 494 'sext' 'intReg_7_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 495 [1/1] (0.00ns)   --->   "%lhs_V_7 = sext i24 %accReg_V_7_load to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 495 'sext' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 496 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i12 %intReg_7_V_1 to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 496 'sext' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 497 [1/1] (2.31ns)   --->   "%ret_V_11_7 = add nsw i25 %lhs_V_7, %rhs_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 497 'add' 'ret_V_11_7' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_1282 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_7, i32 24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 498 'bitselect' 'tmp_1282' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 499 [1/1] (2.31ns)   --->   "%accReg_7_V = add i24 %intReg_7_V_2, %accReg_V_7_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 499 'add' 'accReg_7_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_1283 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_7_V, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 500 'bitselect' 'tmp_1283' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node accReg_7_V_1)   --->   "%tmp_345_7 = xor i1 %tmp_1283, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 501 'xor' 'tmp_345_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node accReg_7_V_1)   --->   "%underflow_2_7 = and i1 %tmp_1282, %tmp_345_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 502 'and' 'underflow_2_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_7_1)   --->   "%brmerge3_7 = xor i1 %tmp_1282, %tmp_1283" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 503 'xor' 'brmerge3_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_7_1)   --->   "%p_Result_36_7_not = xor i1 %tmp_1282, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 504 'xor' 'p_Result_36_7_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_7_1)   --->   "%brmerge7 = or i1 %tmp_1283, %p_Result_36_7_not" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 505 'or' 'brmerge7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_7_1)   --->   "%p_Val2_1_7_mux = select i1 %brmerge3_7, i24 8388607, i24 %accReg_7_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 506 'select' 'p_Val2_1_7_mux' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 507 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_7_V_1 = select i1 %underflow_2_7, i24 -8388608, i24 %accReg_7_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 507 'select' 'accReg_7_V_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 508 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_V_7_1 = select i1 %brmerge7, i24 %p_Val2_1_7_mux, i24 %accReg_7_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 508 'select' 'accReg_V_7_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node intReg_8_V_1)   --->   "%intReg_8_V_1_cast = sext i11 %intReg_8_V to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 509 'sext' 'intReg_8_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node intReg_8_V_1)   --->   "%tmp_1286 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_8_V_load, i32 2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 510 'bitselect' 'tmp_1286' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node intReg_8_V_1)   --->   "%tmp_107 = select i1 %tmp_1286, i9 %tmp_339_0_2_cast, i9 %mf_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 511 'select' 'tmp_107' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node intReg_8_V_1)   --->   "%rhs_V_7_8_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_107, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 512 'bitconcatenate' 'rhs_V_7_8_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node intReg_8_V_1)   --->   "%rhs_V_7_8_2_cast_cas = sext i10 %rhs_V_7_8_2 to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 513 'sext' 'rhs_V_7_8_2_cast_cas' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 514 [1/1] (1.63ns) (out node of the LUT)   --->   "%intReg_8_V_1 = add i12 %rhs_V_7_8_2_cast_cas, %intReg_8_V_1_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 514 'add' 'intReg_8_V_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node intReg_9_V_1)   --->   "%intReg_9_V_1_cast = sext i11 %intReg_9_V to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 515 'sext' 'intReg_9_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node intReg_9_V_1)   --->   "%tmp_1291 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_9_V_load, i32 2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 516 'bitselect' 'tmp_1291' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node intReg_9_V_1)   --->   "%tmp_110 = select i1 %tmp_1291, i9 %tmp_339_0_2_cast, i9 %mf_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 517 'select' 'tmp_110' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node intReg_9_V_1)   --->   "%rhs_V_7_9_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_110, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 518 'bitconcatenate' 'rhs_V_7_9_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node intReg_9_V_1)   --->   "%rhs_V_7_9_2_cast_cas = sext i10 %rhs_V_7_9_2 to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 519 'sext' 'rhs_V_7_9_2_cast_cas' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 520 [1/1] (1.63ns) (out node of the LUT)   --->   "%intReg_9_V_1 = add i12 %rhs_V_7_9_2_cast_cas, %intReg_9_V_1_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 520 'add' 'intReg_9_V_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node intReg_10_V_1)   --->   "%intReg_10_V_1_cast = sext i11 %intReg_10_V to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 521 'sext' 'intReg_10_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node intReg_10_V_1)   --->   "%tmp_1296 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_10_V_load, i32 2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 522 'bitselect' 'tmp_1296' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node intReg_10_V_1)   --->   "%tmp_116 = select i1 %tmp_1296, i9 %tmp_339_0_2_cast, i9 %mf_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 523 'select' 'tmp_116' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node intReg_10_V_1)   --->   "%rhs_V_7_10_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_116, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 524 'bitconcatenate' 'rhs_V_7_10_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node intReg_10_V_1)   --->   "%rhs_V_7_10_2_cast_ca = sext i10 %rhs_V_7_10_2 to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 525 'sext' 'rhs_V_7_10_2_cast_ca' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 526 [1/1] (1.63ns) (out node of the LUT)   --->   "%intReg_10_V_1 = add i12 %rhs_V_7_10_2_cast_ca, %intReg_10_V_1_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 526 'add' 'intReg_10_V_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node intReg_11_V_1)   --->   "%intReg_11_V_1_cast = sext i11 %intReg_11_V to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 527 'sext' 'intReg_11_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node intReg_11_V_1)   --->   "%tmp_1301 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_11_V_load, i32 2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 528 'bitselect' 'tmp_1301' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node intReg_11_V_1)   --->   "%tmp_119 = select i1 %tmp_1301, i9 %tmp_339_0_2_cast, i9 %mf_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 529 'select' 'tmp_119' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node intReg_11_V_1)   --->   "%rhs_V_7_11_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_119, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 530 'bitconcatenate' 'rhs_V_7_11_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node intReg_11_V_1)   --->   "%rhs_V_7_11_2_cast_ca = sext i10 %rhs_V_7_11_2 to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 531 'sext' 'rhs_V_7_11_2_cast_ca' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 532 [1/1] (1.63ns) (out node of the LUT)   --->   "%intReg_11_V_1 = add i12 %rhs_V_7_11_2_cast_ca, %intReg_11_V_1_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 532 'add' 'intReg_11_V_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node intReg_12_V_1)   --->   "%intReg_12_V_1_cast = sext i11 %intReg_12_V to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 533 'sext' 'intReg_12_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node intReg_12_V_1)   --->   "%tmp_1306 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_12_V_load, i32 2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 534 'bitselect' 'tmp_1306' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node intReg_12_V_1)   --->   "%tmp_122 = select i1 %tmp_1306, i9 %tmp_339_0_2_cast, i9 %mf_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 535 'select' 'tmp_122' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node intReg_12_V_1)   --->   "%rhs_V_7_12_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_122, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 536 'bitconcatenate' 'rhs_V_7_12_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node intReg_12_V_1)   --->   "%rhs_V_7_12_2_cast_ca = sext i10 %rhs_V_7_12_2 to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 537 'sext' 'rhs_V_7_12_2_cast_ca' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 538 [1/1] (1.63ns) (out node of the LUT)   --->   "%intReg_12_V_1 = add i12 %rhs_V_7_12_2_cast_ca, %intReg_12_V_1_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 538 'add' 'intReg_12_V_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node intReg_13_V_1)   --->   "%intReg_13_V_1_cast = sext i11 %intReg_13_V to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 539 'sext' 'intReg_13_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node intReg_13_V_1)   --->   "%tmp_1311 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_13_V_load, i32 2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 540 'bitselect' 'tmp_1311' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node intReg_13_V_1)   --->   "%tmp_125 = select i1 %tmp_1311, i9 %tmp_339_0_2_cast, i9 %mf_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 541 'select' 'tmp_125' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node intReg_13_V_1)   --->   "%rhs_V_7_13_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_125, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 542 'bitconcatenate' 'rhs_V_7_13_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node intReg_13_V_1)   --->   "%rhs_V_7_13_2_cast_ca = sext i10 %rhs_V_7_13_2 to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 543 'sext' 'rhs_V_7_13_2_cast_ca' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 544 [1/1] (1.63ns) (out node of the LUT)   --->   "%intReg_13_V_1 = add i12 %rhs_V_7_13_2_cast_ca, %intReg_13_V_1_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 544 'add' 'intReg_13_V_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node intReg_14_V_1)   --->   "%intReg_14_V_1_cast = sext i11 %intReg_14_V to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 545 'sext' 'intReg_14_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node intReg_14_V_1)   --->   "%tmp_1316 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_14_V_load, i32 2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 546 'bitselect' 'tmp_1316' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node intReg_14_V_1)   --->   "%tmp_128 = select i1 %tmp_1316, i9 %tmp_339_0_2_cast, i9 %mf_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 547 'select' 'tmp_128' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node intReg_14_V_1)   --->   "%rhs_V_7_14_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_128, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 548 'bitconcatenate' 'rhs_V_7_14_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node intReg_14_V_1)   --->   "%rhs_V_7_14_2_cast_ca = sext i10 %rhs_V_7_14_2 to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 549 'sext' 'rhs_V_7_14_2_cast_ca' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 550 [1/1] (1.63ns) (out node of the LUT)   --->   "%intReg_14_V_1 = add i12 %rhs_V_7_14_2_cast_ca, %intReg_14_V_1_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 550 'add' 'intReg_14_V_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node intReg_15_V_1)   --->   "%intReg_15_V_1_cast = sext i11 %intReg_15_V to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 551 'sext' 'intReg_15_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node intReg_15_V_1)   --->   "%tmp_1321 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_15_V_load, i32 2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 552 'bitselect' 'tmp_1321' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node intReg_15_V_1)   --->   "%tmp_131 = select i1 %tmp_1321, i9 %tmp_339_0_2_cast, i9 %mf_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406]   --->   Operation 553 'select' 'tmp_131' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node intReg_15_V_1)   --->   "%rhs_V_7_15_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_131, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 554 'bitconcatenate' 'rhs_V_7_15_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node intReg_15_V_1)   --->   "%rhs_V_7_15_2_cast_ca = sext i10 %rhs_V_7_15_2 to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 555 'sext' 'rhs_V_7_15_2_cast_ca' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 556 [1/1] (1.63ns) (out node of the LUT)   --->   "%intReg_15_V_1 = add i12 %rhs_V_7_15_2_cast_ca, %intReg_15_V_1_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 556 'add' 'intReg_15_V_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 557 [1/2] (2.32ns)   --->   "%alphaMem_0_V_load = load i24* %alphaMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 557 'load' 'alphaMem_0_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_8 : Operation 558 [1/2] (2.32ns)   --->   "%alphaMem_1_V_load = load i24* %alphaMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 558 'load' 'alphaMem_1_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_8 : Operation 559 [1/2] (2.32ns)   --->   "%alphaMem_2_V_load = load i24* %alphaMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 559 'load' 'alphaMem_2_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_8 : Operation 560 [1/2] (2.32ns)   --->   "%alphaMem_3_V_load = load i24* %alphaMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 560 'load' 'alphaMem_3_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_8 : Operation 561 [1/2] (2.32ns)   --->   "%alphaMem_4_V_load = load i24* %alphaMem_4_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 561 'load' 'alphaMem_4_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_8 : Operation 562 [1/2] (2.32ns)   --->   "%alphaMem_5_V_load = load i24* %alphaMem_5_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 562 'load' 'alphaMem_5_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_8 : Operation 563 [1/2] (2.32ns)   --->   "%alphaMem_6_V_load = load i24* %alphaMem_6_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 563 'load' 'alphaMem_6_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_8 : Operation 564 [1/2] (2.32ns)   --->   "%alphaMem_7_V_load = load i24* %alphaMem_7_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 564 'load' 'alphaMem_7_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_8 : Operation 565 [1/2] (2.32ns)   --->   "%alphaMem_8_V_load = load i24* %alphaMem_8_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 565 'load' 'alphaMem_8_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_8 : Operation 566 [1/2] (2.32ns)   --->   "%alphaMem_9_V_load = load i24* %alphaMem_9_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 566 'load' 'alphaMem_9_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_8 : Operation 567 [1/2] (2.32ns)   --->   "%alphaMem_10_V_load = load i24* %alphaMem_10_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 567 'load' 'alphaMem_10_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_8 : Operation 568 [1/2] (2.32ns)   --->   "%alphaMem_11_V_load = load i24* %alphaMem_11_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 568 'load' 'alphaMem_11_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_8 : Operation 569 [1/2] (2.32ns)   --->   "%alphaMem_12_V_load = load i24* %alphaMem_12_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 569 'load' 'alphaMem_12_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_8 : Operation 570 [1/2] (2.32ns)   --->   "%alphaMem_13_V_load = load i24* %alphaMem_13_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 570 'load' 'alphaMem_13_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_8 : Operation 571 [1/2] (2.32ns)   --->   "%alphaMem_14_V_load = load i24* %alphaMem_14_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 571 'load' 'alphaMem_14_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_8 : Operation 572 [1/2] (2.32ns)   --->   "%alphaMem_15_V_load = load i24* %alphaMem_15_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 572 'load' 'alphaMem_15_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_8 : Operation 573 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_7"   --->   Operation 573 'store' <Predicate = (tmp_112)> <Delay = 1.76>
ST_8 : Operation 574 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_6"   --->   Operation 574 'store' <Predicate = (tmp_112)> <Delay = 1.76>
ST_8 : Operation 575 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_5"   --->   Operation 575 'store' <Predicate = (tmp_112)> <Delay = 1.76>
ST_8 : Operation 576 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_4"   --->   Operation 576 'store' <Predicate = (tmp_112)> <Delay = 1.76>
ST_8 : Operation 577 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_3"   --->   Operation 577 'store' <Predicate = (tmp_112)> <Delay = 1.76>
ST_8 : Operation 578 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_2"   --->   Operation 578 'store' <Predicate = (tmp_112)> <Delay = 1.76>
ST_8 : Operation 579 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_1"   --->   Operation 579 'store' <Predicate = (tmp_112)> <Delay = 1.76>
ST_8 : Operation 580 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V"   --->   Operation 580 'store' <Predicate = (tmp_112)> <Delay = 1.76>

State 9 <SV = 8> <Delay = 4.27>
ST_9 : Operation 581 [1/1] (0.00ns)   --->   "%accReg_V_8_load = load i24* %accReg_V_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 581 'load' 'accReg_V_8_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 582 [1/1] (0.00ns)   --->   "%accReg_V_9_load = load i24* %accReg_V_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 582 'load' 'accReg_V_9_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 583 [1/1] (0.00ns)   --->   "%accReg_V_10_load = load i24* %accReg_V_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 583 'load' 'accReg_V_10_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 584 [1/1] (0.00ns)   --->   "%accReg_V_11_load = load i24* %accReg_V_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 584 'load' 'accReg_V_11_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 585 [1/1] (0.00ns)   --->   "%accReg_V_12_load = load i24* %accReg_V_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 585 'load' 'accReg_V_12_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 586 [1/1] (0.00ns)   --->   "%accReg_V_13_load = load i24* %accReg_V_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 586 'load' 'accReg_V_13_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 587 [1/1] (0.00ns)   --->   "%accReg_V_14_load = load i24* %accReg_V_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 587 'load' 'accReg_V_14_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 588 [1/1] (0.00ns)   --->   "%accReg_V_load_1182 = load i24* %accReg_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 588 'load' 'accReg_V_load_1182' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 589 [1/1] (0.00ns)   --->   "%intReg_8_V_2 = sext i12 %intReg_8_V_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 589 'sext' 'intReg_8_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 590 [1/1] (0.00ns)   --->   "%lhs_V_8 = sext i24 %accReg_V_8_load to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 590 'sext' 'lhs_V_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 591 [1/1] (0.00ns)   --->   "%rhs_V_8 = sext i12 %intReg_8_V_1 to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 591 'sext' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 592 [1/1] (2.31ns)   --->   "%ret_V_11_8 = add nsw i25 %lhs_V_8, %rhs_V_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 592 'add' 'ret_V_11_8' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_1287 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_8, i32 24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 593 'bitselect' 'tmp_1287' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 594 [1/1] (2.31ns)   --->   "%accReg_8_V = add i24 %intReg_8_V_2, %accReg_V_8_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 594 'add' 'accReg_8_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_1288 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_8_V, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 595 'bitselect' 'tmp_1288' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node accReg_8_V_1)   --->   "%tmp_345_8 = xor i1 %tmp_1288, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 596 'xor' 'tmp_345_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node accReg_8_V_1)   --->   "%underflow_2_8 = and i1 %tmp_1287, %tmp_345_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 597 'and' 'underflow_2_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_8_1)   --->   "%brmerge3_8 = xor i1 %tmp_1287, %tmp_1288" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 598 'xor' 'brmerge3_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_8_1)   --->   "%p_Result_36_8_not = xor i1 %tmp_1287, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 599 'xor' 'p_Result_36_8_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_8_1)   --->   "%brmerge9 = or i1 %tmp_1288, %p_Result_36_8_not" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 600 'or' 'brmerge9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_8_1)   --->   "%p_Val2_1_8_mux = select i1 %brmerge3_8, i24 8388607, i24 %accReg_8_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 601 'select' 'p_Val2_1_8_mux' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 602 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_8_V_1 = select i1 %underflow_2_8, i24 -8388608, i24 %accReg_8_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 602 'select' 'accReg_8_V_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 603 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_V_8_1 = select i1 %brmerge9, i24 %p_Val2_1_8_mux, i24 %accReg_8_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 603 'select' 'accReg_V_8_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 604 [1/1] (0.00ns)   --->   "%intReg_9_V_2 = sext i12 %intReg_9_V_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 604 'sext' 'intReg_9_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 605 [1/1] (0.00ns)   --->   "%lhs_V_9 = sext i24 %accReg_V_9_load to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 605 'sext' 'lhs_V_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 606 [1/1] (0.00ns)   --->   "%rhs_V_16 = sext i12 %intReg_9_V_1 to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 606 'sext' 'rhs_V_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 607 [1/1] (2.31ns)   --->   "%ret_V_11_9 = add nsw i25 %lhs_V_9, %rhs_V_16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 607 'add' 'ret_V_11_9' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_1292 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_9, i32 24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 608 'bitselect' 'tmp_1292' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 609 [1/1] (2.31ns)   --->   "%accReg_9_V = add i24 %intReg_9_V_2, %accReg_V_9_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 609 'add' 'accReg_9_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_1293 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_9_V, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 610 'bitselect' 'tmp_1293' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node accReg_9_V_1)   --->   "%tmp_345_9 = xor i1 %tmp_1293, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 611 'xor' 'tmp_345_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node accReg_9_V_1)   --->   "%underflow_2_9 = and i1 %tmp_1292, %tmp_345_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 612 'and' 'underflow_2_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_9_1)   --->   "%brmerge3_9 = xor i1 %tmp_1292, %tmp_1293" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 613 'xor' 'brmerge3_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_9_1)   --->   "%p_Result_36_9_not = xor i1 %tmp_1292, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 614 'xor' 'p_Result_36_9_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_9_1)   --->   "%brmerge10 = or i1 %tmp_1293, %p_Result_36_9_not" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 615 'or' 'brmerge10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_9_1)   --->   "%p_Val2_1_9_mux = select i1 %brmerge3_9, i24 8388607, i24 %accReg_9_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 616 'select' 'p_Val2_1_9_mux' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 617 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_9_V_1 = select i1 %underflow_2_9, i24 -8388608, i24 %accReg_9_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 617 'select' 'accReg_9_V_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 618 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_V_9_1 = select i1 %brmerge10, i24 %p_Val2_1_9_mux, i24 %accReg_9_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 618 'select' 'accReg_V_9_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 619 [1/1] (0.00ns)   --->   "%intReg_10_V_2 = sext i12 %intReg_10_V_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 619 'sext' 'intReg_10_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 620 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i24 %accReg_V_10_load to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 620 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 621 [1/1] (0.00ns)   --->   "%rhs_V_10 = sext i12 %intReg_10_V_1 to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 621 'sext' 'rhs_V_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 622 [1/1] (2.31ns)   --->   "%ret_V_11_s = add nsw i25 %lhs_V_4, %rhs_V_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 622 'add' 'ret_V_11_s' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_1297 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_s, i32 24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 623 'bitselect' 'tmp_1297' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 624 [1/1] (2.31ns)   --->   "%accReg_10_V = add i24 %intReg_10_V_2, %accReg_V_10_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 624 'add' 'accReg_10_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_1298 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_10_V, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 625 'bitselect' 'tmp_1298' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node accReg_10_V_1)   --->   "%tmp_345_s = xor i1 %tmp_1298, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 626 'xor' 'tmp_345_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node accReg_10_V_1)   --->   "%underflow_2_s = and i1 %tmp_1297, %tmp_345_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 627 'and' 'underflow_2_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_10_1)   --->   "%brmerge3_s = xor i1 %tmp_1297, %tmp_1298" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 628 'xor' 'brmerge3_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_10_1)   --->   "%p_Result_36_10_not = xor i1 %tmp_1297, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 629 'xor' 'p_Result_36_10_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_10_1)   --->   "%brmerge11 = or i1 %tmp_1298, %p_Result_36_10_not" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 630 'or' 'brmerge11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_10_1)   --->   "%p_Val2_1_10_mux = select i1 %brmerge3_s, i24 8388607, i24 %accReg_10_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 631 'select' 'p_Val2_1_10_mux' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 632 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_10_V_1 = select i1 %underflow_2_s, i24 -8388608, i24 %accReg_10_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 632 'select' 'accReg_10_V_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 633 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_V_10_1 = select i1 %brmerge11, i24 %p_Val2_1_10_mux, i24 %accReg_10_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 633 'select' 'accReg_V_10_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 634 [1/1] (0.00ns)   --->   "%intReg_11_V_2 = sext i12 %intReg_11_V_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 634 'sext' 'intReg_11_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 635 [1/1] (0.00ns)   --->   "%lhs_V_10 = sext i24 %accReg_V_11_load to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 635 'sext' 'lhs_V_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 636 [1/1] (0.00ns)   --->   "%rhs_V_11 = sext i12 %intReg_11_V_1 to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 636 'sext' 'rhs_V_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 637 [1/1] (2.31ns)   --->   "%ret_V_11_10 = add nsw i25 %lhs_V_10, %rhs_V_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 637 'add' 'ret_V_11_10' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_1302 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_10, i32 24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 638 'bitselect' 'tmp_1302' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 639 [1/1] (2.31ns)   --->   "%accReg_11_V = add i24 %intReg_11_V_2, %accReg_V_11_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 639 'add' 'accReg_11_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_1303 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_11_V, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 640 'bitselect' 'tmp_1303' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node accReg_11_V_1)   --->   "%tmp_345_10 = xor i1 %tmp_1303, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 641 'xor' 'tmp_345_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node accReg_11_V_1)   --->   "%underflow_2_10 = and i1 %tmp_1302, %tmp_345_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 642 'and' 'underflow_2_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_11_1)   --->   "%brmerge3_10 = xor i1 %tmp_1302, %tmp_1303" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 643 'xor' 'brmerge3_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_11_1)   --->   "%p_Result_36_11_not = xor i1 %tmp_1302, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 644 'xor' 'p_Result_36_11_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_11_1)   --->   "%brmerge12 = or i1 %tmp_1303, %p_Result_36_11_not" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 645 'or' 'brmerge12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_11_1)   --->   "%p_Val2_1_11_mux = select i1 %brmerge3_10, i24 8388607, i24 %accReg_11_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 646 'select' 'p_Val2_1_11_mux' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 647 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_11_V_1 = select i1 %underflow_2_10, i24 -8388608, i24 %accReg_11_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 647 'select' 'accReg_11_V_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 648 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_V_11_1 = select i1 %brmerge12, i24 %p_Val2_1_11_mux, i24 %accReg_11_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 648 'select' 'accReg_V_11_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 649 [1/1] (0.00ns)   --->   "%intReg_12_V_2 = sext i12 %intReg_12_V_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 649 'sext' 'intReg_12_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 650 [1/1] (0.00ns)   --->   "%lhs_V_11 = sext i24 %accReg_V_12_load to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 650 'sext' 'lhs_V_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 651 [1/1] (0.00ns)   --->   "%rhs_V_12 = sext i12 %intReg_12_V_1 to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 651 'sext' 'rhs_V_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 652 [1/1] (2.31ns)   --->   "%ret_V_11_11 = add nsw i25 %lhs_V_11, %rhs_V_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 652 'add' 'ret_V_11_11' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_1307 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_11, i32 24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 653 'bitselect' 'tmp_1307' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 654 [1/1] (2.31ns)   --->   "%accReg_12_V = add i24 %intReg_12_V_2, %accReg_V_12_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 654 'add' 'accReg_12_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_1308 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_12_V, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 655 'bitselect' 'tmp_1308' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node accReg_12_V_1)   --->   "%tmp_345_11 = xor i1 %tmp_1308, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 656 'xor' 'tmp_345_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node accReg_12_V_1)   --->   "%underflow_2_11 = and i1 %tmp_1307, %tmp_345_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 657 'and' 'underflow_2_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_12_1)   --->   "%brmerge3_11 = xor i1 %tmp_1307, %tmp_1308" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 658 'xor' 'brmerge3_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_12_1)   --->   "%p_Result_36_12_not = xor i1 %tmp_1307, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 659 'xor' 'p_Result_36_12_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_12_1)   --->   "%brmerge13 = or i1 %tmp_1308, %p_Result_36_12_not" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 660 'or' 'brmerge13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_12_1)   --->   "%p_Val2_1_12_mux = select i1 %brmerge3_11, i24 8388607, i24 %accReg_12_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 661 'select' 'p_Val2_1_12_mux' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 662 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_12_V_1 = select i1 %underflow_2_11, i24 -8388608, i24 %accReg_12_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 662 'select' 'accReg_12_V_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 663 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_V_12_1 = select i1 %brmerge13, i24 %p_Val2_1_12_mux, i24 %accReg_12_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 663 'select' 'accReg_V_12_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 664 [1/1] (0.00ns)   --->   "%intReg_13_V_2 = sext i12 %intReg_13_V_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 664 'sext' 'intReg_13_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 665 [1/1] (0.00ns)   --->   "%lhs_V_12 = sext i24 %accReg_V_13_load to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 665 'sext' 'lhs_V_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 666 [1/1] (0.00ns)   --->   "%rhs_V_13 = sext i12 %intReg_13_V_1 to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 666 'sext' 'rhs_V_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 667 [1/1] (2.31ns)   --->   "%ret_V_11_12 = add nsw i25 %lhs_V_12, %rhs_V_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 667 'add' 'ret_V_11_12' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_1312 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_12, i32 24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 668 'bitselect' 'tmp_1312' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 669 [1/1] (2.31ns)   --->   "%accReg_13_V = add i24 %intReg_13_V_2, %accReg_V_13_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 669 'add' 'accReg_13_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_1313 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_13_V, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 670 'bitselect' 'tmp_1313' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node accReg_13_V_1)   --->   "%tmp_345_12 = xor i1 %tmp_1313, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 671 'xor' 'tmp_345_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node accReg_13_V_1)   --->   "%underflow_2_12 = and i1 %tmp_1312, %tmp_345_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 672 'and' 'underflow_2_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_13_1)   --->   "%brmerge3_12 = xor i1 %tmp_1312, %tmp_1313" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 673 'xor' 'brmerge3_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_13_1)   --->   "%p_Result_36_13_not = xor i1 %tmp_1312, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 674 'xor' 'p_Result_36_13_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_13_1)   --->   "%brmerge14 = or i1 %tmp_1313, %p_Result_36_13_not" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 675 'or' 'brmerge14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_13_1)   --->   "%p_Val2_1_13_mux = select i1 %brmerge3_12, i24 8388607, i24 %accReg_13_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 676 'select' 'p_Val2_1_13_mux' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 677 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_13_V_1 = select i1 %underflow_2_12, i24 -8388608, i24 %accReg_13_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 677 'select' 'accReg_13_V_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 678 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_V_13_1 = select i1 %brmerge14, i24 %p_Val2_1_13_mux, i24 %accReg_13_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 678 'select' 'accReg_V_13_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 679 [1/1] (0.00ns)   --->   "%intReg_14_V_2 = sext i12 %intReg_14_V_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 679 'sext' 'intReg_14_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 680 [1/1] (0.00ns)   --->   "%lhs_V_13 = sext i24 %accReg_V_14_load to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 680 'sext' 'lhs_V_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 681 [1/1] (0.00ns)   --->   "%rhs_V_14 = sext i12 %intReg_14_V_1 to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 681 'sext' 'rhs_V_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 682 [1/1] (2.31ns)   --->   "%ret_V_11_13 = add nsw i25 %lhs_V_13, %rhs_V_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 682 'add' 'ret_V_11_13' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_1317 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_13, i32 24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 683 'bitselect' 'tmp_1317' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 684 [1/1] (2.31ns)   --->   "%accReg_14_V = add i24 %intReg_14_V_2, %accReg_V_14_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 684 'add' 'accReg_14_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_1318 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_14_V, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 685 'bitselect' 'tmp_1318' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node accReg_14_V_1)   --->   "%tmp_345_13 = xor i1 %tmp_1318, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 686 'xor' 'tmp_345_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node accReg_14_V_1)   --->   "%underflow_2_13 = and i1 %tmp_1317, %tmp_345_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 687 'and' 'underflow_2_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_14_1)   --->   "%brmerge3_13 = xor i1 %tmp_1317, %tmp_1318" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 688 'xor' 'brmerge3_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_14_1)   --->   "%p_Result_36_14_not = xor i1 %tmp_1317, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 689 'xor' 'p_Result_36_14_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_14_1)   --->   "%brmerge15 = or i1 %tmp_1318, %p_Result_36_14_not" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 690 'or' 'brmerge15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_14_1)   --->   "%p_Val2_1_14_mux = select i1 %brmerge3_13, i24 8388607, i24 %accReg_14_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 691 'select' 'p_Val2_1_14_mux' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 692 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_14_V_1 = select i1 %underflow_2_13, i24 -8388608, i24 %accReg_14_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 692 'select' 'accReg_14_V_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 693 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_V_14_1 = select i1 %brmerge15, i24 %p_Val2_1_14_mux, i24 %accReg_14_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 693 'select' 'accReg_V_14_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 694 [1/1] (0.00ns)   --->   "%intReg_15_V_2 = sext i12 %intReg_15_V_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407]   --->   Operation 694 'sext' 'intReg_15_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 695 [1/1] (0.00ns)   --->   "%lhs_V_14 = sext i24 %accReg_V_load_1182 to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 695 'sext' 'lhs_V_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 696 [1/1] (0.00ns)   --->   "%rhs_V_15 = sext i12 %intReg_15_V_1 to i25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 696 'sext' 'rhs_V_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 697 [1/1] (2.31ns)   --->   "%ret_V_11_14 = add nsw i25 %lhs_V_14, %rhs_V_15" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 697 'add' 'ret_V_11_14' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_1322 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_14, i32 24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 698 'bitselect' 'tmp_1322' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 699 [1/1] (2.31ns)   --->   "%accReg_15_V = add i24 %intReg_15_V_2, %accReg_V_load_1182" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 699 'add' 'accReg_15_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_1323 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_15_V, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 700 'bitselect' 'tmp_1323' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node accReg_15_V_1)   --->   "%tmp_345_14 = xor i1 %tmp_1323, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 701 'xor' 'tmp_345_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node accReg_15_V_1)   --->   "%underflow_2_14 = and i1 %tmp_1322, %tmp_345_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 702 'and' 'underflow_2_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_15_1)   --->   "%brmerge3_14 = xor i1 %tmp_1322, %tmp_1323" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 703 'xor' 'brmerge3_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_15_1)   --->   "%p_Result_36_15_not = xor i1 %tmp_1322, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 704 'xor' 'p_Result_36_15_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_15_1)   --->   "%brmerge16 = or i1 %tmp_1323, %p_Result_36_15_not" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 705 'or' 'brmerge16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node accReg_V_15_1)   --->   "%p_Val2_1_15_mux = select i1 %brmerge3_14, i24 8388607, i24 %accReg_15_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 706 'select' 'p_Val2_1_15_mux' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 707 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_15_V_1 = select i1 %underflow_2_14, i24 -8388608, i24 %accReg_15_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 707 'select' 'accReg_15_V_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 708 [1/1] (0.97ns) (out node of the LUT)   --->   "%accReg_V_15_1 = select i1 %brmerge16, i24 %p_Val2_1_15_mux, i24 %accReg_15_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 708 'select' 'accReg_V_15_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 709 [1/1] (1.76ns)   --->   "store i24 %accReg_V_7_1, i24* %accReg_V_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 709 'store' <Predicate = (!tmp_112)> <Delay = 1.76>
ST_9 : Operation 710 [1/1] (1.76ns)   --->   "store i24 %accReg_V_6_1, i24* %accReg_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 710 'store' <Predicate = (!tmp_112)> <Delay = 1.76>
ST_9 : Operation 711 [1/1] (1.76ns)   --->   "store i24 %accReg_V_5_1, i24* %accReg_V_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 711 'store' <Predicate = (!tmp_112)> <Delay = 1.76>
ST_9 : Operation 712 [1/1] (1.76ns)   --->   "store i24 %accReg_V_4_1, i24* %accReg_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 712 'store' <Predicate = (!tmp_112)> <Delay = 1.76>
ST_9 : Operation 713 [1/1] (1.76ns)   --->   "store i24 %accReg_V_3_1, i24* %accReg_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 713 'store' <Predicate = (!tmp_112)> <Delay = 1.76>
ST_9 : Operation 714 [1/1] (1.76ns)   --->   "store i24 %accReg_V_2_1, i24* %accReg_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 714 'store' <Predicate = (!tmp_112)> <Delay = 1.76>
ST_9 : Operation 715 [1/1] (1.76ns)   --->   "store i24 %accReg_V_1_1, i24* %accReg_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 715 'store' <Predicate = (!tmp_112)> <Delay = 1.76>
ST_9 : Operation 716 [1/1] (1.76ns)   --->   "store i24 %accReg_V_0_1, i24* %accReg_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 716 'store' <Predicate = (!tmp_112)> <Delay = 1.76>
ST_9 : Operation 717 [1/1] (0.00ns)   --->   "%r_V = sext i24 %alphaMem_0_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 717 'sext' 'r_V' <Predicate = (tmp_112)> <Delay = 0.00>
ST_9 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_132 = sext i24 %accReg_V_0_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 718 'sext' 'tmp_132' <Predicate = (tmp_112)> <Delay = 0.00>
ST_9 : Operation 719 [4/4] (3.95ns)   --->   "%r_V_15 = mul nsw i48 %tmp_132, %r_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 719 'mul' 'r_V_15' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 720 [1/1] (0.00ns)   --->   "%r_V_1 = sext i24 %alphaMem_1_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 720 'sext' 'r_V_1' <Predicate = (tmp_112)> <Delay = 0.00>
ST_9 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_342_1 = sext i24 %accReg_V_1_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 721 'sext' 'tmp_342_1' <Predicate = (tmp_112)> <Delay = 0.00>
ST_9 : Operation 722 [4/4] (3.95ns)   --->   "%r_V_15_1 = mul nsw i48 %tmp_342_1, %r_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 722 'mul' 'r_V_15_1' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 723 [1/1] (0.00ns)   --->   "%r_V_2 = sext i24 %alphaMem_2_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 723 'sext' 'r_V_2' <Predicate = (tmp_112)> <Delay = 0.00>
ST_9 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_342_2 = sext i24 %accReg_V_2_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 724 'sext' 'tmp_342_2' <Predicate = (tmp_112)> <Delay = 0.00>
ST_9 : Operation 725 [4/4] (3.95ns)   --->   "%r_V_15_2 = mul nsw i48 %tmp_342_2, %r_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 725 'mul' 'r_V_15_2' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 726 [1/1] (0.00ns)   --->   "%r_V_3 = sext i24 %alphaMem_3_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 726 'sext' 'r_V_3' <Predicate = (tmp_112)> <Delay = 0.00>
ST_9 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_342_3 = sext i24 %accReg_V_3_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 727 'sext' 'tmp_342_3' <Predicate = (tmp_112)> <Delay = 0.00>
ST_9 : Operation 728 [4/4] (3.95ns)   --->   "%r_V_15_3 = mul nsw i48 %tmp_342_3, %r_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 728 'mul' 'r_V_15_3' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 729 [1/1] (0.00ns)   --->   "%r_V_4 = sext i24 %alphaMem_4_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 729 'sext' 'r_V_4' <Predicate = (tmp_112)> <Delay = 0.00>
ST_9 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_342_4 = sext i24 %accReg_V_4_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 730 'sext' 'tmp_342_4' <Predicate = (tmp_112)> <Delay = 0.00>
ST_9 : Operation 731 [4/4] (3.95ns)   --->   "%r_V_15_4 = mul nsw i48 %tmp_342_4, %r_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 731 'mul' 'r_V_15_4' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 732 [1/1] (0.00ns)   --->   "%r_V_5 = sext i24 %alphaMem_5_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 732 'sext' 'r_V_5' <Predicate = (tmp_112)> <Delay = 0.00>
ST_9 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_342_5 = sext i24 %accReg_V_5_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 733 'sext' 'tmp_342_5' <Predicate = (tmp_112)> <Delay = 0.00>
ST_9 : Operation 734 [4/4] (3.95ns)   --->   "%r_V_15_5 = mul nsw i48 %tmp_342_5, %r_V_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 734 'mul' 'r_V_15_5' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 735 [1/1] (0.00ns)   --->   "%r_V_6 = sext i24 %alphaMem_6_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 735 'sext' 'r_V_6' <Predicate = (tmp_112)> <Delay = 0.00>
ST_9 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_342_6 = sext i24 %accReg_V_6_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 736 'sext' 'tmp_342_6' <Predicate = (tmp_112)> <Delay = 0.00>
ST_9 : Operation 737 [4/4] (3.95ns)   --->   "%r_V_15_6 = mul nsw i48 %tmp_342_6, %r_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 737 'mul' 'r_V_15_6' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 738 [1/1] (0.00ns)   --->   "%r_V_7 = sext i24 %alphaMem_7_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 738 'sext' 'r_V_7' <Predicate = (tmp_112)> <Delay = 0.00>
ST_9 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_342_7 = sext i24 %accReg_V_7_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 739 'sext' 'tmp_342_7' <Predicate = (tmp_112)> <Delay = 0.00>
ST_9 : Operation 740 [4/4] (3.95ns)   --->   "%r_V_15_7 = mul nsw i48 %tmp_342_7, %r_V_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 740 'mul' 'r_V_15_7' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 741 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_s"   --->   Operation 741 'store' <Predicate = (tmp_112)> <Delay = 1.76>
ST_9 : Operation 742 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_14"   --->   Operation 742 'store' <Predicate = (tmp_112)> <Delay = 1.76>
ST_9 : Operation 743 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_13"   --->   Operation 743 'store' <Predicate = (tmp_112)> <Delay = 1.76>
ST_9 : Operation 744 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_12"   --->   Operation 744 'store' <Predicate = (tmp_112)> <Delay = 1.76>
ST_9 : Operation 745 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_11"   --->   Operation 745 'store' <Predicate = (tmp_112)> <Delay = 1.76>
ST_9 : Operation 746 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_10"   --->   Operation 746 'store' <Predicate = (tmp_112)> <Delay = 1.76>
ST_9 : Operation 747 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_9"   --->   Operation 747 'store' <Predicate = (tmp_112)> <Delay = 1.76>
ST_9 : Operation 748 [1/1] (1.76ns)   --->   "store i24 0, i24* %accReg_V_8"   --->   Operation 748 'store' <Predicate = (tmp_112)> <Delay = 1.76>

State 10 <SV = 9> <Delay = 3.95>
ST_10 : Operation 749 [1/1] (1.76ns)   --->   "store i24 %accReg_V_15_1, i24* %accReg_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 749 'store' <Predicate = (!tmp_112)> <Delay = 1.76>
ST_10 : Operation 750 [1/1] (1.76ns)   --->   "store i24 %accReg_V_14_1, i24* %accReg_V_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 750 'store' <Predicate = (!tmp_112)> <Delay = 1.76>
ST_10 : Operation 751 [1/1] (1.76ns)   --->   "store i24 %accReg_V_13_1, i24* %accReg_V_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 751 'store' <Predicate = (!tmp_112)> <Delay = 1.76>
ST_10 : Operation 752 [1/1] (1.76ns)   --->   "store i24 %accReg_V_12_1, i24* %accReg_V_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 752 'store' <Predicate = (!tmp_112)> <Delay = 1.76>
ST_10 : Operation 753 [1/1] (1.76ns)   --->   "store i24 %accReg_V_11_1, i24* %accReg_V_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 753 'store' <Predicate = (!tmp_112)> <Delay = 1.76>
ST_10 : Operation 754 [1/1] (1.76ns)   --->   "store i24 %accReg_V_10_1, i24* %accReg_V_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 754 'store' <Predicate = (!tmp_112)> <Delay = 1.76>
ST_10 : Operation 755 [1/1] (1.76ns)   --->   "store i24 %accReg_V_9_1, i24* %accReg_V_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 755 'store' <Predicate = (!tmp_112)> <Delay = 1.76>
ST_10 : Operation 756 [1/1] (1.76ns)   --->   "store i24 %accReg_V_8_1, i24* %accReg_V_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414]   --->   Operation 756 'store' <Predicate = (!tmp_112)> <Delay = 1.76>
ST_10 : Operation 757 [1/1] (0.00ns)   --->   "br label %._crit_edge1237" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:420]   --->   Operation 757 'br' <Predicate = (!tmp_112)> <Delay = 0.00>
ST_10 : Operation 758 [3/4] (3.95ns)   --->   "%r_V_15 = mul nsw i48 %tmp_132, %r_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 758 'mul' 'r_V_15' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 759 [3/4] (3.95ns)   --->   "%r_V_15_1 = mul nsw i48 %tmp_342_1, %r_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 759 'mul' 'r_V_15_1' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 760 [3/4] (3.95ns)   --->   "%r_V_15_2 = mul nsw i48 %tmp_342_2, %r_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 760 'mul' 'r_V_15_2' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 761 [3/4] (3.95ns)   --->   "%r_V_15_3 = mul nsw i48 %tmp_342_3, %r_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 761 'mul' 'r_V_15_3' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 762 [3/4] (3.95ns)   --->   "%r_V_15_4 = mul nsw i48 %tmp_342_4, %r_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 762 'mul' 'r_V_15_4' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 763 [3/4] (3.95ns)   --->   "%r_V_15_5 = mul nsw i48 %tmp_342_5, %r_V_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 763 'mul' 'r_V_15_5' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 764 [3/4] (3.95ns)   --->   "%r_V_15_6 = mul nsw i48 %tmp_342_6, %r_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 764 'mul' 'r_V_15_6' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 765 [3/4] (3.95ns)   --->   "%r_V_15_7 = mul nsw i48 %tmp_342_7, %r_V_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 765 'mul' 'r_V_15_7' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 766 [1/1] (0.00ns)   --->   "%r_V_8 = sext i24 %alphaMem_8_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 766 'sext' 'r_V_8' <Predicate = (tmp_112)> <Delay = 0.00>
ST_10 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_342_8 = sext i24 %accReg_V_8_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 767 'sext' 'tmp_342_8' <Predicate = (tmp_112)> <Delay = 0.00>
ST_10 : Operation 768 [4/4] (3.95ns)   --->   "%r_V_15_8 = mul nsw i48 %tmp_342_8, %r_V_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 768 'mul' 'r_V_15_8' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 769 [1/1] (0.00ns)   --->   "%r_V_9 = sext i24 %alphaMem_9_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 769 'sext' 'r_V_9' <Predicate = (tmp_112)> <Delay = 0.00>
ST_10 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_342_9 = sext i24 %accReg_V_9_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 770 'sext' 'tmp_342_9' <Predicate = (tmp_112)> <Delay = 0.00>
ST_10 : Operation 771 [4/4] (3.95ns)   --->   "%r_V_15_9 = mul nsw i48 %tmp_342_9, %r_V_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 771 'mul' 'r_V_15_9' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 772 [1/1] (0.00ns)   --->   "%r_V_10 = sext i24 %alphaMem_10_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 772 'sext' 'r_V_10' <Predicate = (tmp_112)> <Delay = 0.00>
ST_10 : Operation 773 [1/1] (0.00ns)   --->   "%tmp_342_s = sext i24 %accReg_V_10_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 773 'sext' 'tmp_342_s' <Predicate = (tmp_112)> <Delay = 0.00>
ST_10 : Operation 774 [4/4] (3.95ns)   --->   "%r_V_15_s = mul nsw i48 %tmp_342_s, %r_V_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 774 'mul' 'r_V_15_s' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 775 [1/1] (0.00ns)   --->   "%r_V_11 = sext i24 %alphaMem_11_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 775 'sext' 'r_V_11' <Predicate = (tmp_112)> <Delay = 0.00>
ST_10 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_342_10 = sext i24 %accReg_V_11_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 776 'sext' 'tmp_342_10' <Predicate = (tmp_112)> <Delay = 0.00>
ST_10 : Operation 777 [4/4] (3.95ns)   --->   "%r_V_15_10 = mul nsw i48 %tmp_342_10, %r_V_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 777 'mul' 'r_V_15_10' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 778 [1/1] (0.00ns)   --->   "%r_V_12 = sext i24 %alphaMem_12_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 778 'sext' 'r_V_12' <Predicate = (tmp_112)> <Delay = 0.00>
ST_10 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_342_11 = sext i24 %accReg_V_12_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 779 'sext' 'tmp_342_11' <Predicate = (tmp_112)> <Delay = 0.00>
ST_10 : Operation 780 [4/4] (3.95ns)   --->   "%r_V_15_11 = mul nsw i48 %tmp_342_11, %r_V_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 780 'mul' 'r_V_15_11' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 781 [1/1] (0.00ns)   --->   "%r_V_13 = sext i24 %alphaMem_13_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 781 'sext' 'r_V_13' <Predicate = (tmp_112)> <Delay = 0.00>
ST_10 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_342_12 = sext i24 %accReg_V_13_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 782 'sext' 'tmp_342_12' <Predicate = (tmp_112)> <Delay = 0.00>
ST_10 : Operation 783 [4/4] (3.95ns)   --->   "%r_V_15_12 = mul nsw i48 %tmp_342_12, %r_V_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 783 'mul' 'r_V_15_12' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 784 [1/1] (0.00ns)   --->   "%r_V_14 = sext i24 %alphaMem_14_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 784 'sext' 'r_V_14' <Predicate = (tmp_112)> <Delay = 0.00>
ST_10 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_342_13 = sext i24 %accReg_V_14_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 785 'sext' 'tmp_342_13' <Predicate = (tmp_112)> <Delay = 0.00>
ST_10 : Operation 786 [4/4] (3.95ns)   --->   "%r_V_15_13 = mul nsw i48 %tmp_342_13, %r_V_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 786 'mul' 'r_V_15_13' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 787 [1/1] (0.00ns)   --->   "%r_V_s = sext i24 %alphaMem_15_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 787 'sext' 'r_V_s' <Predicate = (tmp_112)> <Delay = 0.00>
ST_10 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_342_14 = sext i24 %accReg_V_15_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 788 'sext' 'tmp_342_14' <Predicate = (tmp_112)> <Delay = 0.00>
ST_10 : Operation 789 [4/4] (3.95ns)   --->   "%r_V_15_14 = mul nsw i48 %tmp_342_14, %r_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 789 'mul' 'r_V_15_14' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.95>
ST_11 : Operation 790 [2/4] (3.95ns)   --->   "%r_V_15 = mul nsw i48 %tmp_132, %r_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 790 'mul' 'r_V_15' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 791 [1/1] (0.00ns)   --->   "%thresMem_0_V_addr = getelementptr [4 x i24]* %thresMem_0_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 791 'getelementptr' 'thresMem_0_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_11 : Operation 792 [2/2] (2.32ns)   --->   "%thresMem_0_V_load = load i24* %thresMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 792 'load' 'thresMem_0_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_11 : Operation 793 [2/4] (3.95ns)   --->   "%r_V_15_1 = mul nsw i48 %tmp_342_1, %r_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 793 'mul' 'r_V_15_1' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 794 [1/1] (0.00ns)   --->   "%thresMem_1_V_addr = getelementptr [4 x i24]* %thresMem_1_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 794 'getelementptr' 'thresMem_1_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_11 : Operation 795 [2/2] (2.32ns)   --->   "%thresMem_1_V_load = load i24* %thresMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 795 'load' 'thresMem_1_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_11 : Operation 796 [2/4] (3.95ns)   --->   "%r_V_15_2 = mul nsw i48 %tmp_342_2, %r_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 796 'mul' 'r_V_15_2' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 797 [1/1] (0.00ns)   --->   "%thresMem_2_V_addr = getelementptr [4 x i24]* %thresMem_2_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 797 'getelementptr' 'thresMem_2_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_11 : Operation 798 [2/2] (2.32ns)   --->   "%thresMem_2_V_load = load i24* %thresMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 798 'load' 'thresMem_2_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_11 : Operation 799 [2/4] (3.95ns)   --->   "%r_V_15_3 = mul nsw i48 %tmp_342_3, %r_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 799 'mul' 'r_V_15_3' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 800 [1/1] (0.00ns)   --->   "%thresMem_3_V_addr = getelementptr [4 x i24]* %thresMem_3_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 800 'getelementptr' 'thresMem_3_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_11 : Operation 801 [2/2] (2.32ns)   --->   "%thresMem_3_V_load = load i24* %thresMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 801 'load' 'thresMem_3_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_11 : Operation 802 [2/4] (3.95ns)   --->   "%r_V_15_4 = mul nsw i48 %tmp_342_4, %r_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 802 'mul' 'r_V_15_4' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 803 [1/1] (0.00ns)   --->   "%thresMem_4_V_addr = getelementptr [4 x i24]* %thresMem_4_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 803 'getelementptr' 'thresMem_4_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_11 : Operation 804 [2/2] (2.32ns)   --->   "%thresMem_4_V_load = load i24* %thresMem_4_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 804 'load' 'thresMem_4_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_11 : Operation 805 [2/4] (3.95ns)   --->   "%r_V_15_5 = mul nsw i48 %tmp_342_5, %r_V_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 805 'mul' 'r_V_15_5' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 806 [1/1] (0.00ns)   --->   "%thresMem_5_V_addr = getelementptr [4 x i24]* %thresMem_5_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 806 'getelementptr' 'thresMem_5_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_11 : Operation 807 [2/2] (2.32ns)   --->   "%thresMem_5_V_load = load i24* %thresMem_5_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 807 'load' 'thresMem_5_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_11 : Operation 808 [2/4] (3.95ns)   --->   "%r_V_15_6 = mul nsw i48 %tmp_342_6, %r_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 808 'mul' 'r_V_15_6' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 809 [1/1] (0.00ns)   --->   "%thresMem_6_V_addr = getelementptr [4 x i24]* %thresMem_6_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 809 'getelementptr' 'thresMem_6_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_11 : Operation 810 [2/2] (2.32ns)   --->   "%thresMem_6_V_load = load i24* %thresMem_6_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 810 'load' 'thresMem_6_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_11 : Operation 811 [2/4] (3.95ns)   --->   "%r_V_15_7 = mul nsw i48 %tmp_342_7, %r_V_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 811 'mul' 'r_V_15_7' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 812 [1/1] (0.00ns)   --->   "%thresMem_7_V_addr = getelementptr [4 x i24]* %thresMem_7_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 812 'getelementptr' 'thresMem_7_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_11 : Operation 813 [2/2] (2.32ns)   --->   "%thresMem_7_V_load = load i24* %thresMem_7_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 813 'load' 'thresMem_7_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_11 : Operation 814 [3/4] (3.95ns)   --->   "%r_V_15_8 = mul nsw i48 %tmp_342_8, %r_V_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 814 'mul' 'r_V_15_8' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 815 [1/1] (0.00ns)   --->   "%thresMem_8_V_addr = getelementptr [4 x i24]* %thresMem_8_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 815 'getelementptr' 'thresMem_8_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_11 : Operation 816 [2/2] (2.32ns)   --->   "%thresMem_8_V_load = load i24* %thresMem_8_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 816 'load' 'thresMem_8_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_11 : Operation 817 [3/4] (3.95ns)   --->   "%r_V_15_9 = mul nsw i48 %tmp_342_9, %r_V_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 817 'mul' 'r_V_15_9' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 818 [1/1] (0.00ns)   --->   "%thresMem_9_V_addr = getelementptr [4 x i24]* %thresMem_9_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 818 'getelementptr' 'thresMem_9_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_11 : Operation 819 [2/2] (2.32ns)   --->   "%thresMem_9_V_load = load i24* %thresMem_9_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 819 'load' 'thresMem_9_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_11 : Operation 820 [3/4] (3.95ns)   --->   "%r_V_15_s = mul nsw i48 %tmp_342_s, %r_V_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 820 'mul' 'r_V_15_s' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 821 [1/1] (0.00ns)   --->   "%thresMem_10_V_addr = getelementptr [4 x i24]* %thresMem_10_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 821 'getelementptr' 'thresMem_10_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_11 : Operation 822 [2/2] (2.32ns)   --->   "%thresMem_10_V_load = load i24* %thresMem_10_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 822 'load' 'thresMem_10_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_11 : Operation 823 [3/4] (3.95ns)   --->   "%r_V_15_10 = mul nsw i48 %tmp_342_10, %r_V_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 823 'mul' 'r_V_15_10' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 824 [1/1] (0.00ns)   --->   "%thresMem_11_V_addr = getelementptr [4 x i24]* %thresMem_11_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 824 'getelementptr' 'thresMem_11_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_11 : Operation 825 [2/2] (2.32ns)   --->   "%thresMem_11_V_load = load i24* %thresMem_11_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 825 'load' 'thresMem_11_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_11 : Operation 826 [3/4] (3.95ns)   --->   "%r_V_15_11 = mul nsw i48 %tmp_342_11, %r_V_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 826 'mul' 'r_V_15_11' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 827 [1/1] (0.00ns)   --->   "%thresMem_12_V_addr = getelementptr [4 x i24]* %thresMem_12_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 827 'getelementptr' 'thresMem_12_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_11 : Operation 828 [2/2] (2.32ns)   --->   "%thresMem_12_V_load = load i24* %thresMem_12_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 828 'load' 'thresMem_12_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_11 : Operation 829 [3/4] (3.95ns)   --->   "%r_V_15_12 = mul nsw i48 %tmp_342_12, %r_V_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 829 'mul' 'r_V_15_12' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 830 [1/1] (0.00ns)   --->   "%thresMem_13_V_addr = getelementptr [4 x i24]* %thresMem_13_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 830 'getelementptr' 'thresMem_13_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_11 : Operation 831 [2/2] (2.32ns)   --->   "%thresMem_13_V_load = load i24* %thresMem_13_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 831 'load' 'thresMem_13_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_11 : Operation 832 [3/4] (3.95ns)   --->   "%r_V_15_13 = mul nsw i48 %tmp_342_13, %r_V_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 832 'mul' 'r_V_15_13' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 833 [1/1] (0.00ns)   --->   "%thresMem_14_V_addr = getelementptr [4 x i24]* %thresMem_14_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 833 'getelementptr' 'thresMem_14_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_11 : Operation 834 [2/2] (2.32ns)   --->   "%thresMem_14_V_load = load i24* %thresMem_14_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 834 'load' 'thresMem_14_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_11 : Operation 835 [3/4] (3.95ns)   --->   "%r_V_15_14 = mul nsw i48 %tmp_342_14, %r_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 835 'mul' 'r_V_15_14' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 836 [1/1] (0.00ns)   --->   "%thresMem_15_V_addr = getelementptr [4 x i24]* %thresMem_15_V, i64 0, i64 %tmp_113" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 836 'getelementptr' 'thresMem_15_V_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_11 : Operation 837 [2/2] (2.32ns)   --->   "%thresMem_15_V_load = load i24* %thresMem_15_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 837 'load' 'thresMem_15_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>

State 12 <SV = 11> <Delay = 3.95>
ST_12 : Operation 838 [1/4] (3.95ns)   --->   "%r_V_15 = mul nsw i48 %tmp_132, %r_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 838 'mul' 'r_V_15' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 839 [1/2] (2.32ns)   --->   "%thresMem_0_V_load = load i24* %thresMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 839 'load' 'thresMem_0_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_12 : Operation 840 [1/4] (3.95ns)   --->   "%r_V_15_1 = mul nsw i48 %tmp_342_1, %r_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 840 'mul' 'r_V_15_1' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 841 [1/2] (2.32ns)   --->   "%thresMem_1_V_load = load i24* %thresMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 841 'load' 'thresMem_1_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_12 : Operation 842 [1/4] (3.95ns)   --->   "%r_V_15_2 = mul nsw i48 %tmp_342_2, %r_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 842 'mul' 'r_V_15_2' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 843 [1/2] (2.32ns)   --->   "%thresMem_2_V_load = load i24* %thresMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 843 'load' 'thresMem_2_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_12 : Operation 844 [1/4] (3.95ns)   --->   "%r_V_15_3 = mul nsw i48 %tmp_342_3, %r_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 844 'mul' 'r_V_15_3' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 845 [1/2] (2.32ns)   --->   "%thresMem_3_V_load = load i24* %thresMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 845 'load' 'thresMem_3_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_12 : Operation 846 [1/4] (3.95ns)   --->   "%r_V_15_4 = mul nsw i48 %tmp_342_4, %r_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 846 'mul' 'r_V_15_4' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 847 [1/2] (2.32ns)   --->   "%thresMem_4_V_load = load i24* %thresMem_4_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 847 'load' 'thresMem_4_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_12 : Operation 848 [1/4] (3.95ns)   --->   "%r_V_15_5 = mul nsw i48 %tmp_342_5, %r_V_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 848 'mul' 'r_V_15_5' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 849 [1/2] (2.32ns)   --->   "%thresMem_5_V_load = load i24* %thresMem_5_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 849 'load' 'thresMem_5_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_12 : Operation 850 [1/4] (3.95ns)   --->   "%r_V_15_6 = mul nsw i48 %tmp_342_6, %r_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 850 'mul' 'r_V_15_6' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 851 [1/2] (2.32ns)   --->   "%thresMem_6_V_load = load i24* %thresMem_6_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 851 'load' 'thresMem_6_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_12 : Operation 852 [1/4] (3.95ns)   --->   "%r_V_15_7 = mul nsw i48 %tmp_342_7, %r_V_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 852 'mul' 'r_V_15_7' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 853 [1/2] (2.32ns)   --->   "%thresMem_7_V_load = load i24* %thresMem_7_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 853 'load' 'thresMem_7_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_12 : Operation 854 [2/4] (3.95ns)   --->   "%r_V_15_8 = mul nsw i48 %tmp_342_8, %r_V_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 854 'mul' 'r_V_15_8' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 855 [1/2] (2.32ns)   --->   "%thresMem_8_V_load = load i24* %thresMem_8_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 855 'load' 'thresMem_8_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_12 : Operation 856 [2/4] (3.95ns)   --->   "%r_V_15_9 = mul nsw i48 %tmp_342_9, %r_V_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 856 'mul' 'r_V_15_9' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 857 [1/2] (2.32ns)   --->   "%thresMem_9_V_load = load i24* %thresMem_9_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 857 'load' 'thresMem_9_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_12 : Operation 858 [2/4] (3.95ns)   --->   "%r_V_15_s = mul nsw i48 %tmp_342_s, %r_V_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 858 'mul' 'r_V_15_s' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 859 [1/2] (2.32ns)   --->   "%thresMem_10_V_load = load i24* %thresMem_10_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 859 'load' 'thresMem_10_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_12 : Operation 860 [2/4] (3.95ns)   --->   "%r_V_15_10 = mul nsw i48 %tmp_342_10, %r_V_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 860 'mul' 'r_V_15_10' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 861 [1/2] (2.32ns)   --->   "%thresMem_11_V_load = load i24* %thresMem_11_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 861 'load' 'thresMem_11_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_12 : Operation 862 [2/4] (3.95ns)   --->   "%r_V_15_11 = mul nsw i48 %tmp_342_11, %r_V_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 862 'mul' 'r_V_15_11' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 863 [1/2] (2.32ns)   --->   "%thresMem_12_V_load = load i24* %thresMem_12_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 863 'load' 'thresMem_12_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_12 : Operation 864 [2/4] (3.95ns)   --->   "%r_V_15_12 = mul nsw i48 %tmp_342_12, %r_V_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 864 'mul' 'r_V_15_12' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 865 [1/2] (2.32ns)   --->   "%thresMem_13_V_load = load i24* %thresMem_13_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 865 'load' 'thresMem_13_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_12 : Operation 866 [2/4] (3.95ns)   --->   "%r_V_15_13 = mul nsw i48 %tmp_342_13, %r_V_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 866 'mul' 'r_V_15_13' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 867 [1/2] (2.32ns)   --->   "%thresMem_14_V_load = load i24* %thresMem_14_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 867 'load' 'thresMem_14_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_12 : Operation 868 [2/4] (3.95ns)   --->   "%r_V_15_14 = mul nsw i48 %tmp_342_14, %r_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 868 'mul' 'r_V_15_14' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 869 [1/2] (2.32ns)   --->   "%thresMem_15_V_load = load i24* %thresMem_15_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 869 'load' 'thresMem_15_V_load' <Predicate = (tmp_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 870 [1/1] (0.00ns)   --->   "%rhs_V_9 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_0_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 870 'bitconcatenate' 'rhs_V_9' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 871 [1/1] (0.00ns)   --->   "%rhs_V_9_cast = sext i32 %rhs_V_9 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 871 'sext' 'rhs_V_9_cast' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 872 [1/1] (3.10ns)   --->   "%ret_V_12 = add i48 %r_V_15, %rhs_V_9_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 872 'add' 'ret_V_12' <Predicate = (tmp_112)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 873 [1/1] (0.00ns)   --->   "%tmp_1324 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 873 'bitselect' 'tmp_1324' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 874 [1/1] (0.00ns)   --->   "%p_Val2_s_1183 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 874 'partselect' 'p_Val2_s_1183' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 875 [1/1] (0.00ns)   --->   "%tmp_1325 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 875 'bitselect' 'tmp_1325' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 876 [1/1] (0.00ns)   --->   "%tmp_60 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12, i32 32, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 876 'partselect' 'tmp_60' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 877 [1/1] (0.00ns)   --->   "%rhs_V_9_1 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_1_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 877 'bitconcatenate' 'rhs_V_9_1' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 878 [1/1] (0.00ns)   --->   "%rhs_V_9_1_cast = sext i32 %rhs_V_9_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 878 'sext' 'rhs_V_9_1_cast' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 879 [1/1] (3.10ns)   --->   "%ret_V_12_1 = add i48 %r_V_15_1, %rhs_V_9_1_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 879 'add' 'ret_V_12_1' <Predicate = (tmp_112)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 880 [1/1] (0.00ns)   --->   "%tmp_1326 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_1, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 880 'bitselect' 'tmp_1326' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 881 [1/1] (0.00ns)   --->   "%p_Val2_58_1 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_1, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 881 'partselect' 'p_Val2_58_1' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_1327 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_1, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 882 'bitselect' 'tmp_1327' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 883 [1/1] (0.00ns)   --->   "%tmp_61 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_1, i32 32, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 883 'partselect' 'tmp_61' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 884 [1/1] (0.00ns)   --->   "%rhs_V_9_2 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_2_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 884 'bitconcatenate' 'rhs_V_9_2' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 885 [1/1] (0.00ns)   --->   "%rhs_V_9_2_cast = sext i32 %rhs_V_9_2 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 885 'sext' 'rhs_V_9_2_cast' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 886 [1/1] (3.10ns)   --->   "%ret_V_12_2 = add i48 %r_V_15_2, %rhs_V_9_2_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 886 'add' 'ret_V_12_2' <Predicate = (tmp_112)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_1328 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_2, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 887 'bitselect' 'tmp_1328' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 888 [1/1] (0.00ns)   --->   "%p_Val2_58_2 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_2, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 888 'partselect' 'p_Val2_58_2' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_1329 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_2, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 889 'bitselect' 'tmp_1329' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_62 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_2, i32 32, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 890 'partselect' 'tmp_62' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 891 [1/1] (0.00ns)   --->   "%rhs_V_9_3 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_3_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 891 'bitconcatenate' 'rhs_V_9_3' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 892 [1/1] (0.00ns)   --->   "%rhs_V_9_3_cast = sext i32 %rhs_V_9_3 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 892 'sext' 'rhs_V_9_3_cast' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 893 [1/1] (3.10ns)   --->   "%ret_V_12_3 = add i48 %r_V_15_3, %rhs_V_9_3_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 893 'add' 'ret_V_12_3' <Predicate = (tmp_112)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_1330 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_3, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 894 'bitselect' 'tmp_1330' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 895 [1/1] (0.00ns)   --->   "%p_Val2_58_3 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_3, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 895 'partselect' 'p_Val2_58_3' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_1331 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_3, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 896 'bitselect' 'tmp_1331' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_63 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_3, i32 32, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 897 'partselect' 'tmp_63' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 898 [1/1] (0.00ns)   --->   "%rhs_V_9_4 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_4_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 898 'bitconcatenate' 'rhs_V_9_4' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 899 [1/1] (0.00ns)   --->   "%rhs_V_9_4_cast = sext i32 %rhs_V_9_4 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 899 'sext' 'rhs_V_9_4_cast' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 900 [1/1] (3.10ns)   --->   "%ret_V_12_4 = add i48 %r_V_15_4, %rhs_V_9_4_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 900 'add' 'ret_V_12_4' <Predicate = (tmp_112)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 901 [1/1] (0.00ns)   --->   "%tmp_1332 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_4, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 901 'bitselect' 'tmp_1332' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 902 [1/1] (0.00ns)   --->   "%p_Val2_58_4 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_4, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 902 'partselect' 'p_Val2_58_4' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_1333 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_4, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 903 'bitselect' 'tmp_1333' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_64 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_4, i32 32, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 904 'partselect' 'tmp_64' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 905 [1/1] (0.00ns)   --->   "%rhs_V_9_5 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_5_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 905 'bitconcatenate' 'rhs_V_9_5' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 906 [1/1] (0.00ns)   --->   "%rhs_V_9_5_cast = sext i32 %rhs_V_9_5 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 906 'sext' 'rhs_V_9_5_cast' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 907 [1/1] (3.10ns)   --->   "%ret_V_12_5 = add i48 %r_V_15_5, %rhs_V_9_5_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 907 'add' 'ret_V_12_5' <Predicate = (tmp_112)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_1334 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_5, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 908 'bitselect' 'tmp_1334' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 909 [1/1] (0.00ns)   --->   "%p_Val2_58_5 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_5, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 909 'partselect' 'p_Val2_58_5' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 910 [1/1] (0.00ns)   --->   "%tmp_1335 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_5, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 910 'bitselect' 'tmp_1335' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_65 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_5, i32 32, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 911 'partselect' 'tmp_65' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 912 [1/1] (0.00ns)   --->   "%rhs_V_9_6 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_6_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 912 'bitconcatenate' 'rhs_V_9_6' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 913 [1/1] (0.00ns)   --->   "%rhs_V_9_6_cast = sext i32 %rhs_V_9_6 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 913 'sext' 'rhs_V_9_6_cast' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 914 [1/1] (3.10ns)   --->   "%ret_V_12_6 = add i48 %r_V_15_6, %rhs_V_9_6_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 914 'add' 'ret_V_12_6' <Predicate = (tmp_112)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 915 [1/1] (0.00ns)   --->   "%tmp_1336 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_6, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 915 'bitselect' 'tmp_1336' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 916 [1/1] (0.00ns)   --->   "%p_Val2_58_6 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_6, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 916 'partselect' 'p_Val2_58_6' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 917 [1/1] (0.00ns)   --->   "%tmp_1337 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_6, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 917 'bitselect' 'tmp_1337' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_66 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_6, i32 32, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 918 'partselect' 'tmp_66' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 919 [1/1] (0.00ns)   --->   "%rhs_V_9_7 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_7_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 919 'bitconcatenate' 'rhs_V_9_7' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 920 [1/1] (0.00ns)   --->   "%rhs_V_9_7_cast = sext i32 %rhs_V_9_7 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 920 'sext' 'rhs_V_9_7_cast' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 921 [1/1] (3.10ns)   --->   "%ret_V_12_7 = add i48 %r_V_15_7, %rhs_V_9_7_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 921 'add' 'ret_V_12_7' <Predicate = (tmp_112)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 922 [1/1] (0.00ns)   --->   "%tmp_1338 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_7, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 922 'bitselect' 'tmp_1338' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 923 [1/1] (0.00ns)   --->   "%p_Val2_58_7 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_7, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 923 'partselect' 'p_Val2_58_7' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_1339 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_7, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 924 'bitselect' 'tmp_1339' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 925 [1/1] (0.00ns)   --->   "%tmp_67 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_7, i32 32, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 925 'partselect' 'tmp_67' <Predicate = (tmp_112)> <Delay = 0.00>
ST_13 : Operation 926 [1/4] (3.95ns)   --->   "%r_V_15_8 = mul nsw i48 %tmp_342_8, %r_V_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 926 'mul' 'r_V_15_8' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 927 [1/4] (3.95ns)   --->   "%r_V_15_9 = mul nsw i48 %tmp_342_9, %r_V_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 927 'mul' 'r_V_15_9' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 928 [1/4] (3.95ns)   --->   "%r_V_15_s = mul nsw i48 %tmp_342_s, %r_V_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 928 'mul' 'r_V_15_s' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 929 [1/4] (3.95ns)   --->   "%r_V_15_10 = mul nsw i48 %tmp_342_10, %r_V_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 929 'mul' 'r_V_15_10' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 930 [1/4] (3.95ns)   --->   "%r_V_15_11 = mul nsw i48 %tmp_342_11, %r_V_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 930 'mul' 'r_V_15_11' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 931 [1/4] (3.95ns)   --->   "%r_V_15_12 = mul nsw i48 %tmp_342_12, %r_V_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 931 'mul' 'r_V_15_12' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 932 [1/4] (3.95ns)   --->   "%r_V_15_13 = mul nsw i48 %tmp_342_13, %r_V_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 932 'mul' 'r_V_15_13' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 933 [1/4] (3.95ns)   --->   "%r_V_15_14 = mul nsw i48 %tmp_342_14, %r_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 933 'mul' 'r_V_15_14' <Predicate = (tmp_112)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.40>
ST_14 : Operation 934 [1/1] (2.42ns)   --->   "%p_not = icmp ne i16 %tmp_60, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 934 'icmp' 'p_not' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%brmerge17 = or i1 %tmp_1325, %p_not" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 935 'or' 'brmerge17' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%tmp_133 = xor i1 %tmp_1324, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 936 'xor' 'tmp_133' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 937 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_3 = and i1 %brmerge17, %tmp_133" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 937 'and' 'overflow_3' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node underflow_3)   --->   "%newsignbit_i_i_i_i = xor i1 %tmp_1325, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 938 'xor' 'newsignbit_i_i_i_i' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 939 [1/1] (2.42ns)   --->   "%p_not1 = icmp ne i16 %tmp_60, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 939 'icmp' 'p_not1' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node underflow_3)   --->   "%brmerge18 = or i1 %p_not1, %newsignbit_i_i_i_i" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 940 'or' 'brmerge18' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 941 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_3 = and i1 %brmerge18, %tmp_1324" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 941 'and' 'underflow_3' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 942 [1/1] (2.42ns)   --->   "%p_not_1 = icmp ne i16 %tmp_61, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 942 'icmp' 'p_not_1' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_1)   --->   "%brmerge2_1 = or i1 %tmp_1327, %p_not_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 943 'or' 'brmerge2_1' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_1)   --->   "%tmp_349_1 = xor i1 %tmp_1326, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 944 'xor' 'tmp_349_1' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 945 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_3_1 = and i1 %brmerge2_1, %tmp_349_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 945 'and' 'overflow_3_1' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_1)   --->   "%newsignbit_i_i_i_i80_1 = xor i1 %tmp_1327, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 946 'xor' 'newsignbit_i_i_i_i80_1' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 947 [1/1] (2.42ns)   --->   "%p_not1_1 = icmp ne i16 %tmp_61, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 947 'icmp' 'p_not1_1' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_1)   --->   "%brmerge5_1 = or i1 %p_not1_1, %newsignbit_i_i_i_i80_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 948 'or' 'brmerge5_1' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 949 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_3_1 = and i1 %brmerge5_1, %tmp_1326" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 949 'and' 'underflow_3_1' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 950 [1/1] (2.42ns)   --->   "%p_not_2 = icmp ne i16 %tmp_62, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 950 'icmp' 'p_not_2' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_2)   --->   "%brmerge2_2 = or i1 %tmp_1329, %p_not_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 951 'or' 'brmerge2_2' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_2)   --->   "%tmp_349_2 = xor i1 %tmp_1328, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 952 'xor' 'tmp_349_2' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 953 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_3_2 = and i1 %brmerge2_2, %tmp_349_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 953 'and' 'overflow_3_2' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_2)   --->   "%newsignbit_i_i_i_i80_2 = xor i1 %tmp_1329, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 954 'xor' 'newsignbit_i_i_i_i80_2' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 955 [1/1] (2.42ns)   --->   "%p_not1_2 = icmp ne i16 %tmp_62, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 955 'icmp' 'p_not1_2' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_2)   --->   "%brmerge5_2 = or i1 %p_not1_2, %newsignbit_i_i_i_i80_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 956 'or' 'brmerge5_2' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 957 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_3_2 = and i1 %brmerge5_2, %tmp_1328" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 957 'and' 'underflow_3_2' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 958 [1/1] (2.42ns)   --->   "%p_not_3 = icmp ne i16 %tmp_63, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 958 'icmp' 'p_not_3' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_3)   --->   "%brmerge2_3 = or i1 %tmp_1331, %p_not_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 959 'or' 'brmerge2_3' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_3)   --->   "%tmp_349_3 = xor i1 %tmp_1330, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 960 'xor' 'tmp_349_3' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 961 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_3_3 = and i1 %brmerge2_3, %tmp_349_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 961 'and' 'overflow_3_3' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_3)   --->   "%newsignbit_i_i_i_i80_3 = xor i1 %tmp_1331, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 962 'xor' 'newsignbit_i_i_i_i80_3' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 963 [1/1] (2.42ns)   --->   "%p_not1_3 = icmp ne i16 %tmp_63, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 963 'icmp' 'p_not1_3' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_3)   --->   "%brmerge5_3 = or i1 %p_not1_3, %newsignbit_i_i_i_i80_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 964 'or' 'brmerge5_3' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 965 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_3_3 = and i1 %brmerge5_3, %tmp_1330" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 965 'and' 'underflow_3_3' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 966 [1/1] (2.42ns)   --->   "%p_not_4 = icmp ne i16 %tmp_64, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 966 'icmp' 'p_not_4' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_4)   --->   "%brmerge2_4 = or i1 %tmp_1333, %p_not_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 967 'or' 'brmerge2_4' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_4)   --->   "%tmp_349_4 = xor i1 %tmp_1332, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 968 'xor' 'tmp_349_4' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 969 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_3_4 = and i1 %brmerge2_4, %tmp_349_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 969 'and' 'overflow_3_4' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_4)   --->   "%newsignbit_i_i_i_i80_4 = xor i1 %tmp_1333, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 970 'xor' 'newsignbit_i_i_i_i80_4' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 971 [1/1] (2.42ns)   --->   "%p_not1_4 = icmp ne i16 %tmp_64, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 971 'icmp' 'p_not1_4' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_4)   --->   "%brmerge5_4 = or i1 %p_not1_4, %newsignbit_i_i_i_i80_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 972 'or' 'brmerge5_4' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 973 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_3_4 = and i1 %brmerge5_4, %tmp_1332" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 973 'and' 'underflow_3_4' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 974 [1/1] (2.42ns)   --->   "%p_not_5 = icmp ne i16 %tmp_65, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 974 'icmp' 'p_not_5' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_5)   --->   "%brmerge2_5 = or i1 %tmp_1335, %p_not_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 975 'or' 'brmerge2_5' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_5)   --->   "%tmp_349_5 = xor i1 %tmp_1334, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 976 'xor' 'tmp_349_5' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 977 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_3_5 = and i1 %brmerge2_5, %tmp_349_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 977 'and' 'overflow_3_5' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_5)   --->   "%newsignbit_i_i_i_i80_5 = xor i1 %tmp_1335, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 978 'xor' 'newsignbit_i_i_i_i80_5' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 979 [1/1] (2.42ns)   --->   "%p_not1_5 = icmp ne i16 %tmp_65, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 979 'icmp' 'p_not1_5' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_5)   --->   "%brmerge5_5 = or i1 %p_not1_5, %newsignbit_i_i_i_i80_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 980 'or' 'brmerge5_5' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 981 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_3_5 = and i1 %brmerge5_5, %tmp_1334" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 981 'and' 'underflow_3_5' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 982 [1/1] (2.42ns)   --->   "%p_not_6 = icmp ne i16 %tmp_66, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 982 'icmp' 'p_not_6' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_6)   --->   "%brmerge2_6 = or i1 %tmp_1337, %p_not_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 983 'or' 'brmerge2_6' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_6)   --->   "%tmp_349_6 = xor i1 %tmp_1336, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 984 'xor' 'tmp_349_6' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 985 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_3_6 = and i1 %brmerge2_6, %tmp_349_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 985 'and' 'overflow_3_6' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_6)   --->   "%newsignbit_i_i_i_i80_6 = xor i1 %tmp_1337, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 986 'xor' 'newsignbit_i_i_i_i80_6' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 987 [1/1] (2.42ns)   --->   "%p_not1_6 = icmp ne i16 %tmp_66, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 987 'icmp' 'p_not1_6' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_6)   --->   "%brmerge5_6 = or i1 %p_not1_6, %newsignbit_i_i_i_i80_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 988 'or' 'brmerge5_6' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 989 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_3_6 = and i1 %brmerge5_6, %tmp_1336" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 989 'and' 'underflow_3_6' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 990 [1/1] (2.42ns)   --->   "%p_not_7 = icmp ne i16 %tmp_67, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 990 'icmp' 'p_not_7' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_7)   --->   "%brmerge2_7 = or i1 %tmp_1339, %p_not_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 991 'or' 'brmerge2_7' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_7)   --->   "%tmp_349_7 = xor i1 %tmp_1338, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 992 'xor' 'tmp_349_7' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 993 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_3_7 = and i1 %brmerge2_7, %tmp_349_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 993 'and' 'overflow_3_7' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_7)   --->   "%newsignbit_i_i_i_i80_7 = xor i1 %tmp_1339, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 994 'xor' 'newsignbit_i_i_i_i80_7' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 995 [1/1] (2.42ns)   --->   "%p_not1_7 = icmp ne i16 %tmp_67, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 995 'icmp' 'p_not1_7' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_7)   --->   "%brmerge5_7 = or i1 %p_not1_7, %newsignbit_i_i_i_i80_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 996 'or' 'brmerge5_7' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 997 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_3_7 = and i1 %brmerge5_7, %tmp_1338" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 997 'and' 'underflow_3_7' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 998 [1/1] (0.00ns)   --->   "%rhs_V_9_8 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_8_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 998 'bitconcatenate' 'rhs_V_9_8' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 999 [1/1] (0.00ns)   --->   "%rhs_V_9_8_cast = sext i32 %rhs_V_9_8 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 999 'sext' 'rhs_V_9_8_cast' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1000 [1/1] (3.10ns)   --->   "%ret_V_12_8 = add i48 %r_V_15_8, %rhs_V_9_8_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1000 'add' 'ret_V_12_8' <Predicate = (tmp_112)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1001 [1/1] (0.00ns)   --->   "%tmp_1340 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_8, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1001 'bitselect' 'tmp_1340' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1002 [1/1] (0.00ns)   --->   "%p_Val2_58_8 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_8, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1002 'partselect' 'p_Val2_58_8' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1003 [1/1] (0.00ns)   --->   "%tmp_1341 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1003 'bitselect' 'tmp_1341' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1004 [1/1] (0.00ns)   --->   "%tmp_68 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_8, i32 32, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1004 'partselect' 'tmp_68' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1005 [1/1] (0.00ns)   --->   "%rhs_V_9_9 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_9_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1005 'bitconcatenate' 'rhs_V_9_9' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1006 [1/1] (0.00ns)   --->   "%rhs_V_9_9_cast = sext i32 %rhs_V_9_9 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1006 'sext' 'rhs_V_9_9_cast' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1007 [1/1] (3.10ns)   --->   "%ret_V_12_9 = add i48 %r_V_15_9, %rhs_V_9_9_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1007 'add' 'ret_V_12_9' <Predicate = (tmp_112)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1008 [1/1] (0.00ns)   --->   "%tmp_1342 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_9, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1008 'bitselect' 'tmp_1342' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1009 [1/1] (0.00ns)   --->   "%p_Val2_58_9 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_9, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1009 'partselect' 'p_Val2_58_9' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp_1343 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_9, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1010 'bitselect' 'tmp_1343' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1011 [1/1] (0.00ns)   --->   "%tmp_69 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_9, i32 32, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1011 'partselect' 'tmp_69' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1012 [1/1] (0.00ns)   --->   "%rhs_V_9_s = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_10_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1012 'bitconcatenate' 'rhs_V_9_s' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1013 [1/1] (0.00ns)   --->   "%rhs_V_9_cast_1184 = sext i32 %rhs_V_9_s to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1013 'sext' 'rhs_V_9_cast_1184' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1014 [1/1] (3.10ns)   --->   "%ret_V_12_s = add i48 %r_V_15_s, %rhs_V_9_cast_1184" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1014 'add' 'ret_V_12_s' <Predicate = (tmp_112)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1015 [1/1] (0.00ns)   --->   "%tmp_1344 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_s, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1015 'bitselect' 'tmp_1344' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1016 [1/1] (0.00ns)   --->   "%p_Val2_58_s = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_s, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1016 'partselect' 'p_Val2_58_s' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp_1345 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_s, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1017 'bitselect' 'tmp_1345' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1018 [1/1] (0.00ns)   --->   "%tmp_70 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_s, i32 32, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1018 'partselect' 'tmp_70' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1019 [1/1] (0.00ns)   --->   "%rhs_V_9_10 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_11_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1019 'bitconcatenate' 'rhs_V_9_10' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1020 [1/1] (0.00ns)   --->   "%rhs_V_9_10_cast = sext i32 %rhs_V_9_10 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1020 'sext' 'rhs_V_9_10_cast' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1021 [1/1] (3.10ns)   --->   "%ret_V_12_10 = add i48 %r_V_15_10, %rhs_V_9_10_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1021 'add' 'ret_V_12_10' <Predicate = (tmp_112)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1022 [1/1] (0.00ns)   --->   "%tmp_1346 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_10, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1022 'bitselect' 'tmp_1346' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1023 [1/1] (0.00ns)   --->   "%p_Val2_58_10 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_10, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1023 'partselect' 'p_Val2_58_10' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1024 [1/1] (0.00ns)   --->   "%tmp_1347 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_10, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1024 'bitselect' 'tmp_1347' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1025 [1/1] (0.00ns)   --->   "%tmp_71 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_10, i32 32, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1025 'partselect' 'tmp_71' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1026 [1/1] (0.00ns)   --->   "%rhs_V_9_11 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_12_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1026 'bitconcatenate' 'rhs_V_9_11' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1027 [1/1] (0.00ns)   --->   "%rhs_V_9_11_cast = sext i32 %rhs_V_9_11 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1027 'sext' 'rhs_V_9_11_cast' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1028 [1/1] (3.10ns)   --->   "%ret_V_12_11 = add i48 %r_V_15_11, %rhs_V_9_11_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1028 'add' 'ret_V_12_11' <Predicate = (tmp_112)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1029 [1/1] (0.00ns)   --->   "%tmp_1348 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_11, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1029 'bitselect' 'tmp_1348' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1030 [1/1] (0.00ns)   --->   "%p_Val2_58_11 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_11, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1030 'partselect' 'p_Val2_58_11' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1031 [1/1] (0.00ns)   --->   "%tmp_1349 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_11, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1031 'bitselect' 'tmp_1349' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1032 [1/1] (0.00ns)   --->   "%tmp_72 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_11, i32 32, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1032 'partselect' 'tmp_72' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1033 [1/1] (0.00ns)   --->   "%rhs_V_9_12 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_13_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1033 'bitconcatenate' 'rhs_V_9_12' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1034 [1/1] (0.00ns)   --->   "%rhs_V_9_12_cast = sext i32 %rhs_V_9_12 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1034 'sext' 'rhs_V_9_12_cast' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1035 [1/1] (3.10ns)   --->   "%ret_V_12_12 = add i48 %r_V_15_12, %rhs_V_9_12_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1035 'add' 'ret_V_12_12' <Predicate = (tmp_112)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1036 [1/1] (0.00ns)   --->   "%tmp_1350 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_12, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1036 'bitselect' 'tmp_1350' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1037 [1/1] (0.00ns)   --->   "%p_Val2_58_12 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_12, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1037 'partselect' 'p_Val2_58_12' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1038 [1/1] (0.00ns)   --->   "%tmp_1351 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_12, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1038 'bitselect' 'tmp_1351' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1039 [1/1] (0.00ns)   --->   "%tmp_73 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_12, i32 32, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1039 'partselect' 'tmp_73' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1040 [1/1] (0.00ns)   --->   "%rhs_V_9_13 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_14_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1040 'bitconcatenate' 'rhs_V_9_13' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1041 [1/1] (0.00ns)   --->   "%rhs_V_9_13_cast = sext i32 %rhs_V_9_13 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1041 'sext' 'rhs_V_9_13_cast' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1042 [1/1] (3.10ns)   --->   "%ret_V_12_13 = add i48 %r_V_15_13, %rhs_V_9_13_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1042 'add' 'ret_V_12_13' <Predicate = (tmp_112)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1043 [1/1] (0.00ns)   --->   "%tmp_1352 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_13, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1043 'bitselect' 'tmp_1352' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1044 [1/1] (0.00ns)   --->   "%p_Val2_58_13 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_13, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1044 'partselect' 'p_Val2_58_13' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1045 [1/1] (0.00ns)   --->   "%tmp_1353 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_13, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1045 'bitselect' 'tmp_1353' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1046 [1/1] (0.00ns)   --->   "%tmp_74 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_13, i32 32, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1046 'partselect' 'tmp_74' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1047 [1/1] (0.00ns)   --->   "%rhs_V_9_14 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_15_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1047 'bitconcatenate' 'rhs_V_9_14' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1048 [1/1] (0.00ns)   --->   "%rhs_V_9_14_cast = sext i32 %rhs_V_9_14 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1048 'sext' 'rhs_V_9_14_cast' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1049 [1/1] (3.10ns)   --->   "%ret_V_12_14 = add i48 %r_V_15_14, %rhs_V_9_14_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1049 'add' 'ret_V_12_14' <Predicate = (tmp_112)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_1354 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_14, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1050 'bitselect' 'tmp_1354' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1051 [1/1] (0.00ns)   --->   "%p_Val2_58_14 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_14, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1051 'partselect' 'p_Val2_58_14' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1052 [1/1] (0.00ns)   --->   "%tmp_1355 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_14, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1052 'bitselect' 'tmp_1355' <Predicate = (tmp_112)> <Delay = 0.00>
ST_14 : Operation 1053 [1/1] (0.00ns)   --->   "%tmp_75 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_14, i32 32, i32 47)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1053 'partselect' 'tmp_75' <Predicate = (tmp_112)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 3.42>
ST_15 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node p_mux)   --->   "%brmerge19 = or i1 %underflow_3, %overflow_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1054 'or' 'brmerge19' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node tmp_134)   --->   "%p_1222_not = xor i1 %underflow_3, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1055 'xor' 'p_1222_not' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node tmp_134)   --->   "%brmerge20 = or i1 %overflow_3, %p_1222_not" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1056 'or' 'brmerge20' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1057 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_mux = select i1 %brmerge19, i24 8388607, i24 %p_Val2_s_1183" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1057 'select' 'p_mux' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node tmp_134)   --->   "%p_s = select i1 %underflow_3, i24 -8388608, i24 %p_Val2_s_1183" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1058 'select' 'p_s' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node tmp_134)   --->   "%accReg_0_V_2 = select i1 %brmerge20, i24 %p_mux, i24 %p_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1059 'select' 'accReg_0_V_2' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node p_mux_1)   --->   "%brmerge6_1 = or i1 %underflow_3_1, %overflow_3_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1060 'or' 'brmerge6_1' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_1)   --->   "%p_1222_not_1 = xor i1 %underflow_3_1, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1061 'xor' 'p_1222_not_1' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_1)   --->   "%brmerge7_1 = or i1 %overflow_3_1, %p_1222_not_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1062 'or' 'brmerge7_1' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1063 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_mux_1 = select i1 %brmerge6_1, i24 8388607, i24 %p_Val2_58_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1063 'select' 'p_mux_1' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_1)   --->   "%p_1 = select i1 %underflow_3_1, i24 -8388608, i24 %p_Val2_58_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1064 'select' 'p_1' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_1)   --->   "%accReg_1_V_2 = select i1 %brmerge7_1, i24 %p_mux_1, i24 %p_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1065 'select' 'accReg_1_V_2' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node p_mux_2)   --->   "%brmerge6_2 = or i1 %underflow_3_2, %overflow_3_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1066 'or' 'brmerge6_2' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_2)   --->   "%p_1222_not_2 = xor i1 %underflow_3_2, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1067 'xor' 'p_1222_not_2' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_2)   --->   "%brmerge7_2 = or i1 %overflow_3_2, %p_1222_not_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1068 'or' 'brmerge7_2' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1069 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_mux_2 = select i1 %brmerge6_2, i24 8388607, i24 %p_Val2_58_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1069 'select' 'p_mux_2' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_2)   --->   "%p_2 = select i1 %underflow_3_2, i24 -8388608, i24 %p_Val2_58_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1070 'select' 'p_2' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_2)   --->   "%accReg_2_V_2 = select i1 %brmerge7_2, i24 %p_mux_2, i24 %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1071 'select' 'accReg_2_V_2' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node p_mux_3)   --->   "%brmerge6_3 = or i1 %underflow_3_3, %overflow_3_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1072 'or' 'brmerge6_3' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_3)   --->   "%p_1222_not_3 = xor i1 %underflow_3_3, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1073 'xor' 'p_1222_not_3' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_3)   --->   "%brmerge7_3 = or i1 %overflow_3_3, %p_1222_not_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1074 'or' 'brmerge7_3' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1075 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_mux_3 = select i1 %brmerge6_3, i24 8388607, i24 %p_Val2_58_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1075 'select' 'p_mux_3' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_3)   --->   "%p_3 = select i1 %underflow_3_3, i24 -8388608, i24 %p_Val2_58_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1076 'select' 'p_3' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_3)   --->   "%accReg_3_V_2 = select i1 %brmerge7_3, i24 %p_mux_3, i24 %p_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1077 'select' 'accReg_3_V_2' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node p_mux_4)   --->   "%brmerge6_4 = or i1 %underflow_3_4, %overflow_3_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1078 'or' 'brmerge6_4' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_4)   --->   "%p_1222_not_4 = xor i1 %underflow_3_4, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1079 'xor' 'p_1222_not_4' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_4)   --->   "%brmerge7_4 = or i1 %overflow_3_4, %p_1222_not_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1080 'or' 'brmerge7_4' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1081 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_mux_4 = select i1 %brmerge6_4, i24 8388607, i24 %p_Val2_58_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1081 'select' 'p_mux_4' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_4)   --->   "%p_4 = select i1 %underflow_3_4, i24 -8388608, i24 %p_Val2_58_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1082 'select' 'p_4' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_4)   --->   "%accReg_4_V_2 = select i1 %brmerge7_4, i24 %p_mux_4, i24 %p_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1083 'select' 'accReg_4_V_2' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node p_mux_5)   --->   "%brmerge6_5 = or i1 %underflow_3_5, %overflow_3_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1084 'or' 'brmerge6_5' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_5)   --->   "%p_1222_not_5 = xor i1 %underflow_3_5, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1085 'xor' 'p_1222_not_5' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_5)   --->   "%brmerge7_5 = or i1 %overflow_3_5, %p_1222_not_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1086 'or' 'brmerge7_5' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1087 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_mux_5 = select i1 %brmerge6_5, i24 8388607, i24 %p_Val2_58_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1087 'select' 'p_mux_5' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_5)   --->   "%p_5 = select i1 %underflow_3_5, i24 -8388608, i24 %p_Val2_58_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1088 'select' 'p_5' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_5)   --->   "%accReg_5_V_2 = select i1 %brmerge7_5, i24 %p_mux_5, i24 %p_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1089 'select' 'accReg_5_V_2' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node p_mux_6)   --->   "%brmerge6_6 = or i1 %underflow_3_6, %overflow_3_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1090 'or' 'brmerge6_6' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_6)   --->   "%p_1222_not_6 = xor i1 %underflow_3_6, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1091 'xor' 'p_1222_not_6' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_6)   --->   "%brmerge7_6 = or i1 %overflow_3_6, %p_1222_not_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1092 'or' 'brmerge7_6' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1093 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_mux_6 = select i1 %brmerge6_6, i24 8388607, i24 %p_Val2_58_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1093 'select' 'p_mux_6' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_6)   --->   "%p_6 = select i1 %underflow_3_6, i24 -8388608, i24 %p_Val2_58_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1094 'select' 'p_6' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_6)   --->   "%accReg_6_V_2 = select i1 %brmerge7_6, i24 %p_mux_6, i24 %p_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1095 'select' 'accReg_6_V_2' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node p_mux_7)   --->   "%brmerge6_7 = or i1 %underflow_3_7, %overflow_3_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1096 'or' 'brmerge6_7' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_7)   --->   "%p_1222_not_7 = xor i1 %underflow_3_7, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1097 'xor' 'p_1222_not_7' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_7)   --->   "%brmerge7_7 = or i1 %overflow_3_7, %p_1222_not_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1098 'or' 'brmerge7_7' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1099 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_mux_7 = select i1 %brmerge6_7, i24 8388607, i24 %p_Val2_58_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1099 'select' 'p_mux_7' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_7)   --->   "%p_7 = select i1 %underflow_3_7, i24 -8388608, i24 %p_Val2_58_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1100 'select' 'p_7' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_7)   --->   "%accReg_7_V_2 = select i1 %brmerge7_7, i24 %p_mux_7, i24 %p_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1101 'select' 'accReg_7_V_2' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1102 [1/1] (2.42ns)   --->   "%p_not_8 = icmp ne i16 %tmp_68, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1102 'icmp' 'p_not_8' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_8)   --->   "%brmerge2_8 = or i1 %tmp_1341, %p_not_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1103 'or' 'brmerge2_8' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_8)   --->   "%tmp_349_8 = xor i1 %tmp_1340, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1104 'xor' 'tmp_349_8' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1105 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_3_8 = and i1 %brmerge2_8, %tmp_349_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1105 'and' 'overflow_3_8' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_8)   --->   "%newsignbit_i_i_i_i80_8 = xor i1 %tmp_1341, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1106 'xor' 'newsignbit_i_i_i_i80_8' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1107 [1/1] (2.42ns)   --->   "%p_not1_8 = icmp ne i16 %tmp_68, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1107 'icmp' 'p_not1_8' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_8)   --->   "%brmerge5_8 = or i1 %p_not1_8, %newsignbit_i_i_i_i80_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1108 'or' 'brmerge5_8' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1109 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_3_8 = and i1 %brmerge5_8, %tmp_1340" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1109 'and' 'underflow_3_8' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1110 [1/1] (2.42ns)   --->   "%p_not_9 = icmp ne i16 %tmp_69, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1110 'icmp' 'p_not_9' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_9)   --->   "%brmerge2_9 = or i1 %tmp_1343, %p_not_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1111 'or' 'brmerge2_9' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_9)   --->   "%tmp_349_9 = xor i1 %tmp_1342, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1112 'xor' 'tmp_349_9' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1113 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_3_9 = and i1 %brmerge2_9, %tmp_349_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1113 'and' 'overflow_3_9' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_9)   --->   "%newsignbit_i_i_i_i80_9 = xor i1 %tmp_1343, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1114 'xor' 'newsignbit_i_i_i_i80_9' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1115 [1/1] (2.42ns)   --->   "%p_not1_9 = icmp ne i16 %tmp_69, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1115 'icmp' 'p_not1_9' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_9)   --->   "%brmerge5_9 = or i1 %p_not1_9, %newsignbit_i_i_i_i80_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1116 'or' 'brmerge5_9' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1117 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_3_9 = and i1 %brmerge5_9, %tmp_1342" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1117 'and' 'underflow_3_9' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1118 [1/1] (2.42ns)   --->   "%p_not_s = icmp ne i16 %tmp_70, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1118 'icmp' 'p_not_s' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_s)   --->   "%brmerge2_s = or i1 %tmp_1345, %p_not_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1119 'or' 'brmerge2_s' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_s)   --->   "%tmp_349_s = xor i1 %tmp_1344, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1120 'xor' 'tmp_349_s' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1121 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_3_s = and i1 %brmerge2_s, %tmp_349_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1121 'and' 'overflow_3_s' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_s)   --->   "%newsignbit_i_i_i_i80 = xor i1 %tmp_1345, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1122 'xor' 'newsignbit_i_i_i_i80' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1123 [1/1] (2.42ns)   --->   "%p_not1_s = icmp ne i16 %tmp_70, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1123 'icmp' 'p_not1_s' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_s)   --->   "%brmerge5_s = or i1 %p_not1_s, %newsignbit_i_i_i_i80" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1124 'or' 'brmerge5_s' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1125 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_3_s = and i1 %brmerge5_s, %tmp_1344" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1125 'and' 'underflow_3_s' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1126 [1/1] (2.42ns)   --->   "%p_not_10 = icmp ne i16 %tmp_71, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1126 'icmp' 'p_not_10' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_10)   --->   "%brmerge2_10 = or i1 %tmp_1347, %p_not_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1127 'or' 'brmerge2_10' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_10)   --->   "%tmp_349_10 = xor i1 %tmp_1346, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1128 'xor' 'tmp_349_10' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1129 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_3_10 = and i1 %brmerge2_10, %tmp_349_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1129 'and' 'overflow_3_10' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_10)   --->   "%newsignbit_i_i_i_i80_10 = xor i1 %tmp_1347, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1130 'xor' 'newsignbit_i_i_i_i80_10' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1131 [1/1] (2.42ns)   --->   "%p_not1_10 = icmp ne i16 %tmp_71, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1131 'icmp' 'p_not1_10' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_10)   --->   "%brmerge5_10 = or i1 %p_not1_10, %newsignbit_i_i_i_i80_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1132 'or' 'brmerge5_10' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1133 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_3_10 = and i1 %brmerge5_10, %tmp_1346" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1133 'and' 'underflow_3_10' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1134 [1/1] (2.42ns)   --->   "%p_not_11 = icmp ne i16 %tmp_72, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1134 'icmp' 'p_not_11' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_11)   --->   "%brmerge2_11 = or i1 %tmp_1349, %p_not_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1135 'or' 'brmerge2_11' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_11)   --->   "%tmp_349_11 = xor i1 %tmp_1348, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1136 'xor' 'tmp_349_11' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1137 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_3_11 = and i1 %brmerge2_11, %tmp_349_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1137 'and' 'overflow_3_11' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_11)   --->   "%newsignbit_i_i_i_i80_11 = xor i1 %tmp_1349, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1138 'xor' 'newsignbit_i_i_i_i80_11' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1139 [1/1] (2.42ns)   --->   "%p_not1_11 = icmp ne i16 %tmp_72, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1139 'icmp' 'p_not1_11' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_11)   --->   "%brmerge5_11 = or i1 %p_not1_11, %newsignbit_i_i_i_i80_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1140 'or' 'brmerge5_11' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1141 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_3_11 = and i1 %brmerge5_11, %tmp_1348" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1141 'and' 'underflow_3_11' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1142 [1/1] (2.42ns)   --->   "%p_not_12 = icmp ne i16 %tmp_73, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1142 'icmp' 'p_not_12' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_12)   --->   "%brmerge2_12 = or i1 %tmp_1351, %p_not_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1143 'or' 'brmerge2_12' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_12)   --->   "%tmp_349_12 = xor i1 %tmp_1350, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1144 'xor' 'tmp_349_12' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1145 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_3_12 = and i1 %brmerge2_12, %tmp_349_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1145 'and' 'overflow_3_12' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_12)   --->   "%newsignbit_i_i_i_i80_12 = xor i1 %tmp_1351, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1146 'xor' 'newsignbit_i_i_i_i80_12' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1147 [1/1] (2.42ns)   --->   "%p_not1_12 = icmp ne i16 %tmp_73, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1147 'icmp' 'p_not1_12' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_12)   --->   "%brmerge5_12 = or i1 %p_not1_12, %newsignbit_i_i_i_i80_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1148 'or' 'brmerge5_12' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1149 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_3_12 = and i1 %brmerge5_12, %tmp_1350" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1149 'and' 'underflow_3_12' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1150 [1/1] (2.42ns)   --->   "%p_not_13 = icmp ne i16 %tmp_74, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1150 'icmp' 'p_not_13' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_13)   --->   "%brmerge2_13 = or i1 %tmp_1353, %p_not_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1151 'or' 'brmerge2_13' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_13)   --->   "%tmp_349_13 = xor i1 %tmp_1352, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1152 'xor' 'tmp_349_13' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1153 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_3_13 = and i1 %brmerge2_13, %tmp_349_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1153 'and' 'overflow_3_13' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_13)   --->   "%newsignbit_i_i_i_i80_13 = xor i1 %tmp_1353, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1154 'xor' 'newsignbit_i_i_i_i80_13' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1155 [1/1] (2.42ns)   --->   "%p_not1_13 = icmp ne i16 %tmp_74, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1155 'icmp' 'p_not1_13' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_13)   --->   "%brmerge5_13 = or i1 %p_not1_13, %newsignbit_i_i_i_i80_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1156 'or' 'brmerge5_13' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1157 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_3_13 = and i1 %brmerge5_13, %tmp_1352" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1157 'and' 'underflow_3_13' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1158 [1/1] (2.42ns)   --->   "%p_not_14 = icmp ne i16 %tmp_75, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1158 'icmp' 'p_not_14' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_14)   --->   "%brmerge2_14 = or i1 %tmp_1355, %p_not_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1159 'or' 'brmerge2_14' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node overflow_3_14)   --->   "%tmp_349_14 = xor i1 %tmp_1354, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1160 'xor' 'tmp_349_14' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1161 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_3_14 = and i1 %brmerge2_14, %tmp_349_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1161 'and' 'overflow_3_14' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_14)   --->   "%newsignbit_i_i_i_i80_14 = xor i1 %tmp_1355, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1162 'xor' 'newsignbit_i_i_i_i80_14' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1163 [1/1] (2.42ns)   --->   "%p_not1_14 = icmp ne i16 %tmp_75, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1163 'icmp' 'p_not1_14' <Predicate = (tmp_112)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node underflow_3_14)   --->   "%brmerge5_14 = or i1 %p_not1_14, %newsignbit_i_i_i_i80_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1164 'or' 'brmerge5_14' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1165 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_3_14 = and i1 %brmerge5_14, %tmp_1354" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1165 'and' 'underflow_3_14' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1166 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_134 = icmp sgt i24 %accReg_0_V_2, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:433]   --->   Operation 1166 'icmp' 'tmp_134' <Predicate = (tmp_112)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1167 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_356_0_1 = icmp sgt i24 %accReg_1_V_2, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:433]   --->   Operation 1167 'icmp' 'tmp_356_0_1' <Predicate = (tmp_112)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1168 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_356_0_2 = icmp sgt i24 %accReg_2_V_2, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:433]   --->   Operation 1168 'icmp' 'tmp_356_0_2' <Predicate = (tmp_112)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1169 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_356_0_3 = icmp sgt i24 %accReg_3_V_2, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:433]   --->   Operation 1169 'icmp' 'tmp_356_0_3' <Predicate = (tmp_112)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1170 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_356_0_4 = icmp sgt i24 %accReg_4_V_2, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:433]   --->   Operation 1170 'icmp' 'tmp_356_0_4' <Predicate = (tmp_112)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1171 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_356_0_5 = icmp sgt i24 %accReg_5_V_2, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:433]   --->   Operation 1171 'icmp' 'tmp_356_0_5' <Predicate = (tmp_112)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1172 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_356_0_6 = icmp sgt i24 %accReg_6_V_2, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:433]   --->   Operation 1172 'icmp' 'tmp_356_0_6' <Predicate = (tmp_112)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1173 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_356_0_7 = icmp sgt i24 %accReg_7_V_2, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:433]   --->   Operation 1173 'icmp' 'tmp_356_0_7' <Predicate = (tmp_112)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.42>
ST_16 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node p_mux_8)   --->   "%brmerge6_8 = or i1 %underflow_3_8, %overflow_3_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1174 'or' 'brmerge6_8' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_8)   --->   "%p_1222_not_8 = xor i1 %underflow_3_8, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1175 'xor' 'p_1222_not_8' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_8)   --->   "%brmerge7_8 = or i1 %overflow_3_8, %p_1222_not_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1176 'or' 'brmerge7_8' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1177 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_mux_8 = select i1 %brmerge6_8, i24 8388607, i24 %p_Val2_58_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1177 'select' 'p_mux_8' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_8)   --->   "%p_8 = select i1 %underflow_3_8, i24 -8388608, i24 %p_Val2_58_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1178 'select' 'p_8' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_8)   --->   "%accReg_8_V_2 = select i1 %brmerge7_8, i24 %p_mux_8, i24 %p_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1179 'select' 'accReg_8_V_2' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node p_mux_9)   --->   "%brmerge6_9 = or i1 %underflow_3_9, %overflow_3_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1180 'or' 'brmerge6_9' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_9)   --->   "%p_1222_not_9 = xor i1 %underflow_3_9, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1181 'xor' 'p_1222_not_9' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_9)   --->   "%brmerge7_9 = or i1 %overflow_3_9, %p_1222_not_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1182 'or' 'brmerge7_9' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1183 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_mux_9 = select i1 %brmerge6_9, i24 8388607, i24 %p_Val2_58_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1183 'select' 'p_mux_9' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_9)   --->   "%p_9 = select i1 %underflow_3_9, i24 -8388608, i24 %p_Val2_58_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1184 'select' 'p_9' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_9)   --->   "%accReg_9_V_2 = select i1 %brmerge7_9, i24 %p_mux_9, i24 %p_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1185 'select' 'accReg_9_V_2' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node p_mux_s)   --->   "%brmerge6_s = or i1 %underflow_3_s, %overflow_3_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1186 'or' 'brmerge6_s' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_s)   --->   "%p_1222_not_s = xor i1 %underflow_3_s, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1187 'xor' 'p_1222_not_s' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_s)   --->   "%brmerge7_s = or i1 %overflow_3_s, %p_1222_not_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1188 'or' 'brmerge7_s' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1189 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_mux_s = select i1 %brmerge6_s, i24 8388607, i24 %p_Val2_58_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1189 'select' 'p_mux_s' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_s)   --->   "%p_s_1185 = select i1 %underflow_3_s, i24 -8388608, i24 %p_Val2_58_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1190 'select' 'p_s_1185' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_s)   --->   "%accReg_10_V_2 = select i1 %brmerge7_s, i24 %p_mux_s, i24 %p_s_1185" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1191 'select' 'accReg_10_V_2' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node p_mux_10)   --->   "%brmerge6_10 = or i1 %underflow_3_10, %overflow_3_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1192 'or' 'brmerge6_10' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_10)   --->   "%p_1222_not_10 = xor i1 %underflow_3_10, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1193 'xor' 'p_1222_not_10' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_10)   --->   "%brmerge7_10 = or i1 %overflow_3_10, %p_1222_not_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1194 'or' 'brmerge7_10' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1195 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_mux_10 = select i1 %brmerge6_10, i24 8388607, i24 %p_Val2_58_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1195 'select' 'p_mux_10' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_10)   --->   "%p_10 = select i1 %underflow_3_10, i24 -8388608, i24 %p_Val2_58_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1196 'select' 'p_10' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_10)   --->   "%accReg_11_V_2 = select i1 %brmerge7_10, i24 %p_mux_10, i24 %p_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1197 'select' 'accReg_11_V_2' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node p_mux_11)   --->   "%brmerge6_11 = or i1 %underflow_3_11, %overflow_3_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1198 'or' 'brmerge6_11' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_11)   --->   "%p_1222_not_11 = xor i1 %underflow_3_11, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1199 'xor' 'p_1222_not_11' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_11)   --->   "%brmerge7_11 = or i1 %overflow_3_11, %p_1222_not_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1200 'or' 'brmerge7_11' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1201 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_mux_11 = select i1 %brmerge6_11, i24 8388607, i24 %p_Val2_58_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1201 'select' 'p_mux_11' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_11)   --->   "%p_11 = select i1 %underflow_3_11, i24 -8388608, i24 %p_Val2_58_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1202 'select' 'p_11' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_11)   --->   "%accReg_12_V_2 = select i1 %brmerge7_11, i24 %p_mux_11, i24 %p_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1203 'select' 'accReg_12_V_2' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node p_mux_12)   --->   "%brmerge6_12 = or i1 %underflow_3_12, %overflow_3_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1204 'or' 'brmerge6_12' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_12)   --->   "%p_1222_not_12 = xor i1 %underflow_3_12, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1205 'xor' 'p_1222_not_12' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_12)   --->   "%brmerge7_12 = or i1 %overflow_3_12, %p_1222_not_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1206 'or' 'brmerge7_12' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1207 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_mux_12 = select i1 %brmerge6_12, i24 8388607, i24 %p_Val2_58_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1207 'select' 'p_mux_12' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_12)   --->   "%p_12 = select i1 %underflow_3_12, i24 -8388608, i24 %p_Val2_58_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1208 'select' 'p_12' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_12)   --->   "%accReg_13_V_2 = select i1 %brmerge7_12, i24 %p_mux_12, i24 %p_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1209 'select' 'accReg_13_V_2' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node p_mux_13)   --->   "%brmerge6_13 = or i1 %underflow_3_13, %overflow_3_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1210 'or' 'brmerge6_13' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_13)   --->   "%p_1222_not_13 = xor i1 %underflow_3_13, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1211 'xor' 'p_1222_not_13' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_13)   --->   "%brmerge7_13 = or i1 %overflow_3_13, %p_1222_not_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1212 'or' 'brmerge7_13' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1213 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_mux_13 = select i1 %brmerge6_13, i24 8388607, i24 %p_Val2_58_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1213 'select' 'p_mux_13' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_13)   --->   "%p_13 = select i1 %underflow_3_13, i24 -8388608, i24 %p_Val2_58_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1214 'select' 'p_13' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_13)   --->   "%accReg_14_V_2 = select i1 %brmerge7_13, i24 %p_mux_13, i24 %p_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1215 'select' 'accReg_14_V_2' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node p_mux_14)   --->   "%brmerge6_14 = or i1 %underflow_3_14, %overflow_3_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1216 'or' 'brmerge6_14' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_14)   --->   "%p_1222_not_14 = xor i1 %underflow_3_14, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1217 'xor' 'p_1222_not_14' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_14)   --->   "%brmerge7_14 = or i1 %overflow_3_14, %p_1222_not_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1218 'or' 'brmerge7_14' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1219 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_mux_14 = select i1 %brmerge6_14, i24 8388607, i24 %p_Val2_58_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1219 'select' 'p_mux_14' <Predicate = (tmp_112)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_14)   --->   "%p_14 = select i1 %underflow_3_14, i24 -8388608, i24 %p_Val2_58_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1220 'select' 'p_14' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node tmp_356_0_14)   --->   "%accReg_15_V_2 = select i1 %brmerge7_14, i24 %p_mux_14, i24 %p_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423]   --->   Operation 1221 'select' 'accReg_15_V_2' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1222 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_356_0_8 = icmp sgt i24 %accReg_8_V_2, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:433]   --->   Operation 1222 'icmp' 'tmp_356_0_8' <Predicate = (tmp_112)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1223 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_356_0_9 = icmp sgt i24 %accReg_9_V_2, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:433]   --->   Operation 1223 'icmp' 'tmp_356_0_9' <Predicate = (tmp_112)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1224 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_356_0_s = icmp sgt i24 %accReg_10_V_2, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:433]   --->   Operation 1224 'icmp' 'tmp_356_0_s' <Predicate = (tmp_112)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1225 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_356_0_10 = icmp sgt i24 %accReg_11_V_2, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:433]   --->   Operation 1225 'icmp' 'tmp_356_0_10' <Predicate = (tmp_112)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1226 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_356_0_11 = icmp sgt i24 %accReg_12_V_2, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:433]   --->   Operation 1226 'icmp' 'tmp_356_0_11' <Predicate = (tmp_112)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1227 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_356_0_12 = icmp sgt i24 %accReg_13_V_2, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:433]   --->   Operation 1227 'icmp' 'tmp_356_0_12' <Predicate = (tmp_112)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1228 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_356_0_13 = icmp sgt i24 %accReg_14_V_2, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:433]   --->   Operation 1228 'icmp' 'tmp_356_0_13' <Predicate = (tmp_112)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1229 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_356_0_14 = icmp sgt i24 %accReg_15_V_2, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:433]   --->   Operation 1229 'icmp' 'tmp_356_0_14' <Predicate = (tmp_112)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.18>
ST_17 : Operation 1230 [1/1] (0.00ns)   --->   "%tmp_V = call i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_356_0_14, i1 %tmp_356_0_13, i1 %tmp_356_0_12, i1 %tmp_356_0_11, i1 %tmp_356_0_10, i1 %tmp_356_0_s, i1 %tmp_356_0_9, i1 %tmp_356_0_8, i1 %tmp_356_0_7, i1 %tmp_356_0_6, i1 %tmp_356_0_5, i1 %tmp_356_0_4, i1 %tmp_356_0_3, i1 %tmp_356_0_2, i1 %tmp_356_0_1, i1 %tmp_134)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:433]   --->   Operation 1230 'bitconcatenate' 'tmp_V' <Predicate = (tmp_112)> <Delay = 0.00>
ST_17 : Operation 1231 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:436]   --->   Operation 1231 'write' <Predicate = (tmp_112)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 18 <SV = 17> <Delay = 2.18>
ST_18 : Operation 1232 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:436]   --->   Operation 1232 'write' <Predicate = (tmp_112)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_18 : Operation 1233 [1/1] (0.00ns)   --->   "br label %._crit_edge1237" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:452]   --->   Operation 1233 'br' <Predicate = (tmp_112)> <Delay = 0.00>

State 19 <SV = 2> <Delay = 0.00>
ST_19 : Operation 1234 [1/1] (0.00ns)   --->   "ret void" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:455]   --->   Operation 1234 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('sf') [51]  (0 ns)
	'store' operation of constant 0 on local variable 'sf' [89]  (1.77 ns)

 <State 2>: 3.3ns
The critical path consists of the following:
	'icmp' operation ('exitcond', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:374) [93]  (2.32 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 4.37ns
The critical path consists of the following:
	'load' operation ('nf_load_1', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392) on local variable 'nf' [134]  (0 ns)
	'shl' operation ('tmp_1242', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392) [135]  (0 ns)
	'add' operation ('tmp_78', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392) [137]  (4.37 ns)

 <State 4>: 4.94ns
The critical path consists of the following:
	'icmp' operation ('tmp_114', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:448) [1152]  (2.47 ns)
	'select' operation ('p_1_1186', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:448) [1153]  (0.698 ns)
	'store' operation (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:448) of variable 'p_1_1186', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:448 on local variable 'nf' [1154]  (1.77 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('inElem.V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:384) on array 'inputBuf.V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:351 [107]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('weightMem_8_V_addr', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392) [404]  (0 ns)
	'load' operation ('weightMem_8_V_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392) on array 'weightMem_8_V' [405]  (2.32 ns)

 <State 7>: 4.05ns
The critical path consists of the following:
	'load' operation ('weightMem_8_V_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392) on array 'weightMem_8_V' [405]  (2.32 ns)
	'select' operation ('tmp_105', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:406) [407]  (0 ns)
	'add' operation ('intReg[8].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:407) [414]  (1.73 ns)

 <State 8>: 4.27ns
The critical path consists of the following:
	'load' operation ('accReg_V_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414) on local variable 'accReg_V' [118]  (0 ns)
	'add' operation ('accReg[0].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414) [170]  (2.31 ns)
	'select' operation ('accReg[0].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414) [178]  (0.978 ns)
	'select' operation ('accReg_V_0_1', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414) [179]  (0.978 ns)

 <State 9>: 4.27ns
The critical path consists of the following:
	'load' operation ('accReg_V_8_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414) on local variable 'accReg_V_8' [126]  (0 ns)
	'add' operation ('accReg[8].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414) [426]  (2.31 ns)
	'select' operation ('accReg[8].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414) [434]  (0.978 ns)
	'select' operation ('accReg_V_8_1', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:414) [435]  (0.978 ns)

 <State 10>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r_V_15', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423) [688]  (3.95 ns)

 <State 11>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r_V_15', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423) [688]  (3.95 ns)

 <State 12>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r_V_15', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423) [688]  (3.95 ns)

 <State 13>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r_V_15_8', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423) [912]  (3.95 ns)

 <State 14>: 3.41ns
The critical path consists of the following:
	'icmp' operation ('p_not', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423) [698]  (2.43 ns)
	'or' operation ('brmerge17', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423) [699]  (0 ns)
	'and' operation ('overflow_3', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423) [701]  (0.978 ns)

 <State 15>: 3.43ns
The critical path consists of the following:
	'or' operation ('brmerge19', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423) [706]  (0 ns)
	'select' operation ('p_mux', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423) [709]  (0.978 ns)
	'select' operation ('accReg[0].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423) [711]  (0 ns)
	'icmp' operation ('tmp_134', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:433) [1132]  (2.45 ns)

 <State 16>: 3.43ns
The critical path consists of the following:
	'or' operation ('brmerge6_8', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423) [930]  (0 ns)
	'select' operation ('p_mux_8', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423) [933]  (0.978 ns)
	'select' operation ('accReg[8].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423) [935]  (0 ns)
	'icmp' operation ('tmp_356_0_8', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:433) [1140]  (2.45 ns)

 <State 17>: 2.19ns
The critical path consists of the following:
	fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:436) [1149]  (2.19 ns)

 <State 18>: 2.19ns
The critical path consists of the following:
	fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:436) [1150]  (2.19 ns)

 <State 19>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
