diff --git a/arch/arm/boot/dts/imx6ul-itl-apm.dts b/arch/arm/boot/dts/imx6ul-itl-apm.dts
index ec2d171..b64d098 100644
--- a/arch/arm/boot/dts/imx6ul-itl-apm.dts
+++ b/arch/arm/boot/dts/imx6ul-itl-apm.dts
@@ -20,7 +20,7 @@
 	};
 
 	memory {
-		reg = <0x80000000 0x08000000>;
+		reg = <0x80000000 0x20000000>;
 	};
 
 	buzzer {
@@ -167,6 +167,8 @@
 };
 
 &usbotg1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usbotg1>;
 	dr_mode = "peripheral";
 	status = "okay";
 };
@@ -186,6 +188,16 @@
 	status = "okay";
 };
 
+&usdhc2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc2>;
+	no-1-8-v;
+	non-removable;
+	keep-power-in-suspend;
+	enable-sdio-wakeup;
+	status = "okay";
+};
+
 &i2c4 {
 	clock_frequency = <100000>;
 	pinctrl-names = "default";
@@ -279,125 +291,139 @@
 	imx6ul-evk {
 		pinctrl_hog_1: hoggrp-1 {
 			fsl,pins = <
-				MX6UL_PAD_UART1_RTS_B__USDHC1_CD_B	0x17059 /* SD1 CD */
-				/* MX6UL_PAD_GPIO1_IO05__USDHC1_VSELECT	0x17059 SD1 VSELECT */
-				MX6UL_PAD_UART3_RX_DATA__GPIO1_IO25		0x17059		/* STM32 IRQ */
-				MX6UL_PAD_UART1_CTS_B__GPIO1_IO18		0x17059		/* WHATS THIS */
-	
+				MX6UL_PAD_ENET2_RX_ER__WDOG1_WDOG_ANY	0x000010B0
+				MX6UL_PAD_UART1_RTS_B__USDHC1_CD_B		0x00001099	/* SD1 CD */
+				MX6UL_PAD_UART3_RX_DATA__GPIO1_IO25		0x00001098	/* STM32 IRQ */
+				MX6UL_PAD_UART1_CTS_B__GPIO1_IO18		0x00001098	/* NFC FD */
+				MX6UL_PAD_GPIO1_IO00__GPIO1_IO00        0x000010B0	/* VIN ADC */
+				MX6UL_PAD_GPIO1_IO05__GPIO1_IO05        0x00001098	/* ENET1 INT */
+				MX6UL_PAD_UART2_CTS_B__GPIO1_IO22       0x00001098	/* SD1 RST */
+				MX6UL_PAD_UART2_RTS_B__GPIO1_IO23       0x00001098	/* IO EXP INT */
+				MX6UL_PAD_UART3_CTS_B__GPIO1_IO26       0x00001098	/* PMIC INT */
+				MX6UL_PAD_UART3_RTS_B__GPIO1_IO27       0x00001098	/* CAM PWD */
 			>;
 		};
 
 		pinctrl_csi1: csi1grp {
 			fsl,pins = <
-				MX6UL_PAD_CSI_MCLK__CSI_MCLK		0x1b088
-				MX6UL_PAD_CSI_PIXCLK__CSI_PIXCLK	0x1b088
-				MX6UL_PAD_CSI_VSYNC__CSI_VSYNC		0x1b088
-				MX6UL_PAD_CSI_HSYNC__CSI_HSYNC		0x1b088
-				MX6UL_PAD_CSI_DATA00__CSI_DATA02	0x1b088
-				MX6UL_PAD_CSI_DATA01__CSI_DATA03	0x1b088
-				MX6UL_PAD_CSI_DATA02__CSI_DATA04	0x1b088
-				MX6UL_PAD_CSI_DATA03__CSI_DATA05	0x1b088
-				MX6UL_PAD_CSI_DATA04__CSI_DATA06	0x1b088
-				MX6UL_PAD_CSI_DATA05__CSI_DATA07	0x1b088
-				MX6UL_PAD_CSI_DATA06__CSI_DATA08	0x1b088
-				MX6UL_PAD_CSI_DATA07__CSI_DATA09	0x1b088
+				MX6UL_PAD_CSI_MCLK__CSI_MCLK		0x00001098
+				MX6UL_PAD_CSI_PIXCLK__CSI_PIXCLK	0x00001098
+				MX6UL_PAD_CSI_VSYNC__CSI_VSYNC		0x00001098
+				MX6UL_PAD_CSI_HSYNC__CSI_HSYNC		0x00001098
+				MX6UL_PAD_CSI_DATA00__CSI_DATA02	0x00001098
+				MX6UL_PAD_CSI_DATA01__CSI_DATA03	0x00001098
+				MX6UL_PAD_CSI_DATA02__CSI_DATA04	0x00001098
+				MX6UL_PAD_CSI_DATA03__CSI_DATA05	0x00001098
+				MX6UL_PAD_CSI_DATA04__CSI_DATA06	0x00001098
+				MX6UL_PAD_CSI_DATA05__CSI_DATA07	0x00001098
+				MX6UL_PAD_CSI_DATA06__CSI_DATA08	0x00001098
+				MX6UL_PAD_CSI_DATA07__CSI_DATA09	0x00001098
 			>;
 		};
 
 		pinctrl_enet1: enet1grp {
 			fsl,pins = <
-				MX6UL_PAD_GPIO1_IO07__ENET1_MDC		0x1b0b0
-				MX6UL_PAD_GPIO1_IO06__ENET1_MDIO	0x1b0b0
-				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
-				MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
-				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
-				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
-				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
-				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
-				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
+				MX6UL_PAD_GPIO1_IO07__ENET1_MDC		0x00001018
+				MX6UL_PAD_GPIO1_IO06__ENET1_MDIO	0x0000B818
+				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x00001018
+				MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x00001018
+				MX6UL_PAD_ENET1_TX_CLK__ENET1_TX_CLK 0x00001098
+				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x00001018
+				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x00001018
+				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x00001098
+				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x00001098
+				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x00001098
 				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
 			>;
 		};
 
 		pinctrl_lcdif_dat: lcdifdatgrp {
 			fsl,pins = <
-				MX6UL_PAD_LCD_DATA00__LCDIF_DATA00  0x79
-				MX6UL_PAD_LCD_DATA01__LCDIF_DATA01  0x79
-				MX6UL_PAD_LCD_DATA02__LCDIF_DATA02  0x79
-				MX6UL_PAD_LCD_DATA03__LCDIF_DATA03  0x79
-				MX6UL_PAD_LCD_DATA04__LCDIF_DATA04  0x79
-				MX6UL_PAD_LCD_DATA05__LCDIF_DATA05  0x79
-				MX6UL_PAD_LCD_DATA06__LCDIF_DATA06  0x79
-				MX6UL_PAD_LCD_DATA07__LCDIF_DATA07  0x79
-				MX6UL_PAD_LCD_DATA08__LCDIF_DATA08  0x79
-				MX6UL_PAD_LCD_DATA09__LCDIF_DATA09  0x79
-				MX6UL_PAD_LCD_DATA10__LCDIF_DATA10  0x79
-				MX6UL_PAD_LCD_DATA11__LCDIF_DATA11  0x79
-				MX6UL_PAD_LCD_DATA12__LCDIF_DATA12  0x79
-				MX6UL_PAD_LCD_DATA13__LCDIF_DATA13  0x79
-				MX6UL_PAD_LCD_DATA14__LCDIF_DATA14  0x79
-				MX6UL_PAD_LCD_DATA15__LCDIF_DATA15  0x79
-				MX6UL_PAD_LCD_DATA16__LCDIF_DATA16  0x79
-				MX6UL_PAD_LCD_DATA17__LCDIF_DATA17  0x79
-				MX6UL_PAD_LCD_DATA18__LCDIF_DATA18  0x79
-				MX6UL_PAD_LCD_DATA19__LCDIF_DATA19  0x79
-				MX6UL_PAD_LCD_DATA20__LCDIF_DATA20  0x79
-				MX6UL_PAD_LCD_DATA21__LCDIF_DATA21  0x79
-				MX6UL_PAD_LCD_DATA22__LCDIF_DATA22  0x79
-				MX6UL_PAD_LCD_DATA23__LCDIF_DATA23  0x79
+				MX6UL_PAD_LCD_DATA00__LCDIF_DATA00  0x00001098
+				MX6UL_PAD_LCD_DATA01__LCDIF_DATA01  0x00001098
+				MX6UL_PAD_LCD_DATA02__LCDIF_DATA02  0x00001098
+				MX6UL_PAD_LCD_DATA03__LCDIF_DATA03  0x00001098
+				MX6UL_PAD_LCD_DATA04__LCDIF_DATA04  0x00001098
+				MX6UL_PAD_LCD_DATA05__LCDIF_DATA05  0x00001098
+				MX6UL_PAD_LCD_DATA06__LCDIF_DATA06  0x00001098
+				MX6UL_PAD_LCD_DATA07__LCDIF_DATA07  0x00001098
+				MX6UL_PAD_LCD_DATA08__LCDIF_DATA08  0x00001098
+				MX6UL_PAD_LCD_DATA09__LCDIF_DATA09  0x00001098
+				MX6UL_PAD_LCD_DATA10__LCDIF_DATA10  0x00001098
+				MX6UL_PAD_LCD_DATA11__LCDIF_DATA11  0x00001098
+				MX6UL_PAD_LCD_DATA12__LCDIF_DATA12  0x00001098
+				MX6UL_PAD_LCD_DATA13__LCDIF_DATA13  0x00001098
+				MX6UL_PAD_LCD_DATA14__LCDIF_DATA14  0x00001098
+				MX6UL_PAD_LCD_DATA15__LCDIF_DATA15  0x00001098
+				MX6UL_PAD_LCD_DATA16__LCDIF_DATA16  0x00001098
+				MX6UL_PAD_LCD_DATA17__LCDIF_DATA17  0x00001098
+				MX6UL_PAD_LCD_DATA18__LCDIF_DATA18  0x00001098
+				MX6UL_PAD_LCD_DATA19__LCDIF_DATA19  0x00001098
+				MX6UL_PAD_LCD_DATA20__LCDIF_DATA20  0x00001098
+				MX6UL_PAD_LCD_DATA21__LCDIF_DATA21  0x00001098
+				MX6UL_PAD_LCD_DATA22__LCDIF_DATA22  0x00001098
+				MX6UL_PAD_LCD_DATA23__LCDIF_DATA23  0x00001098
 			>;
 		};
 
 		pinctrl_lcdif_ctrl: lcdifctrlgrp {
 			fsl,pins = <
-				MX6UL_PAD_LCD_CLK__LCDIF_CLK	    0x79
-				MX6UL_PAD_LCD_ENABLE__LCDIF_ENABLE  0x79
-				MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC    0x79
-				MX6UL_PAD_LCD_VSYNC__LCDIF_VSYNC    0x79
+				MX6UL_PAD_LCD_CLK__LCDIF_CLK	    0x00001098
+				MX6UL_PAD_LCD_ENABLE__LCDIF_ENABLE  0x00001098
+				MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC    0x00001098
+				MX6UL_PAD_LCD_VSYNC__LCDIF_VSYNC    0x00001098
 			>;
 		};
 
 		pinctrl_pwm1: pwm1grp {
 			fsl,pins = <
-				MX6UL_PAD_GPIO1_IO08__PWM1_OUT   0x110b0
+				MX6UL_PAD_GPIO1_IO08__PWM1_OUT   0x00001018
 			>;
 		};
 		
 		pinctrl_pwm2: pwm2grp {
 			fsl,pins = <
-				MX6UL_PAD_GPIO1_IO09__PWM2_OUT   0x110b0
+				MX6UL_PAD_GPIO1_IO09__PWM2_OUT   0x00001018
 			>;
 		};		
 
 		pinctrl_uart1: uart1grp {
 			fsl,pins = <
-				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
-				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
+				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x00001018
+				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x00001018
 			>;
 		};
 
 		pinctrl_uart8: uart8grp {
 			fsl,pins = <
-				MX6UL_PAD_ENET2_TX_EN__UART8_DTE_TX 0x1b0b1			
-				MX6UL_PAD_ENET2_TX_DATA1__UART8_DTE_RX  0x1b0b1
+				MX6UL_PAD_ENET2_TX_EN__UART8_DTE_TX 0x00001018
+				MX6UL_PAD_ENET2_TX_DATA1__UART8_DTE_RX  0x00001018
 			>;
 		};
 		
 		pinctrl_uart8dte: uart8dtegrp {
 			fsl,pins = <
-				MX6UL_PAD_ENET2_TX_EN__UART8_DTE_TX 0x1b0b1			
-				MX6UL_PAD_ENET2_TX_DATA1__UART8_DTE_RX  0x1b0b1
+				MX6UL_PAD_ENET2_TX_EN__UART8_DTE_TX 0x00001018
+				MX6UL_PAD_ENET2_TX_DATA1__UART8_DTE_RX  0x00001018
 			>;
 		};		
 		
+		pinctrl_usbotg1: usbotg1grp {
+			fsl,pins = <
+                MX6UL_PAD_ENET2_RX_DATA0__USB_OTG1_PWR 0x000010B0
+                MX6UL_PAD_ENET2_RX_DATA1__USB_OTG1_OC 0x000010B0
+                MX6UL_PAD_UART3_TX_DATA__ANATOP_OTG1_ID 0x000010B0
+			>;
+		};
+
 		pinctrl_usdhc1: usdhc1grp {
 			fsl,pins = <
-				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x17059
-				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x10071
-				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x17059
-				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x17059
-				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x17059
-				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x17059
+				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x00001099
+				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x00001099
+				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x00001099
+				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x00001099
+				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x00001099
+				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x00001099
 			>;
 		};
 
@@ -425,40 +451,56 @@
 
 		pinctrl_tsc: tscgrp {
 			fsl,pins = <
-				MX6UL_PAD_GPIO1_IO01__GPIO1_IO01	0xb0
-				MX6UL_PAD_GPIO1_IO02__GPIO1_IO02	0xb0
-				MX6UL_PAD_GPIO1_IO03__GPIO1_IO03	0xb0
-				MX6UL_PAD_GPIO1_IO04__GPIO1_IO04	0xb0
+				MX6UL_PAD_GPIO1_IO01__GPIO1_IO01	0x000010B0
+				MX6UL_PAD_GPIO1_IO02__GPIO1_IO02	0x000010B0
+				MX6UL_PAD_GPIO1_IO03__GPIO1_IO03	0x000010B0
+				MX6UL_PAD_GPIO1_IO04__GPIO1_IO04	0x000010B0
+			>;
+		};
+
+		pinctrl_usdhc2: usdhc2grp {
+			fsl,pins = <
+				MX6UL_PAD_NAND_ALE__USDHC2_RESET_B  0x000000D9
+				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x000000D9
+				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x000000D9
+				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x000070D9
+				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x000070D9
+				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x000070D9
+				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x000070D9
+				MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 0x000070D9
+				MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 0x000070D9
+				MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 0x000070D9
+				MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x000070D9
 			>;
 		};
 
 		pinctrl_i2c4: i2c4grp {
 			fsl,pins = <
-				MX6UL_PAD_UART2_TX_DATA__I2C4_SCL 0x4001b8b0
-				MX6UL_PAD_UART2_RX_DATA__I2C4_SDA 0x4001b8b0
+				MX6UL_PAD_UART2_TX_DATA__I2C4_SCL 0x4001B898 /* 0x00001098 */
+				MX6UL_PAD_UART2_RX_DATA__I2C4_SDA 0x4001B898 /* 0x00001098 */
 			>;
 		};
 
 		pinctrl_qspi: qspigrp {
 			fsl,pins = <
-				MX6UL_PAD_NAND_WP_B__QSPI_A_SCLK      0x70a1
-				MX6UL_PAD_NAND_READY_B__QSPI_A_DATA00 0x70a1
-				MX6UL_PAD_NAND_CE0_B__QSPI_A_DATA01   0x70a1
-				MX6UL_PAD_NAND_CE1_B__QSPI_A_DATA02   0x70a1
-				MX6UL_PAD_NAND_CLE__QSPI_A_DATA03     0x70a1
-				MX6UL_PAD_NAND_DQS__QSPI_A_SS0_B      0x70a1
+				MX6UL_PAD_NAND_WP_B__QSPI_A_SCLK      0x000030A1
+				MX6UL_PAD_NAND_READY_B__QSPI_A_DATA00 0x00000099
+				MX6UL_PAD_NAND_CE0_B__QSPI_A_DATA01   0x00000099
+				MX6UL_PAD_NAND_CE1_B__QSPI_A_DATA02   0x00000099
+				MX6UL_PAD_NAND_CLE__QSPI_A_DATA03     0x00000099
+				MX6UL_PAD_NAND_DQS__QSPI_A_SS0_B      0x0000B0A1
 			>;
 		};
 
 		pinctrl_ecspi2_1: ecspi2grp-1 {
 			fsl,pins = <
-				MX6UL_PAD_UART4_TX_DATA__ECSPI2_SCLK	0x70a1
-				MX6UL_PAD_UART5_TX_DATA__ECSPI2_MOSI	0x70a1
-				MX6UL_PAD_UART5_RX_DATA__ECSPI2_MISO	0x70a1
+				MX6UL_PAD_UART4_TX_DATA__ECSPI2_SCLK	0x00001018
+				MX6UL_PAD_UART5_TX_DATA__ECSPI2_MOSI	0x00001018
+				MX6UL_PAD_UART5_RX_DATA__ECSPI2_MISO	0x00001018
 				MX6UL_PAD_UART4_RX_DATA__GPIO1_IO29		0x17059
-				/* MX6UL_PAD_UART4_RX_DATA__ECSPI2_SS0		0x80000000 */
+				/* MX6UL_PAD_UART4_RX_DATA__ECSPI2_SS0		0x00001018 */
 				MX6UL_PAD_LCD_RESET__GPIO3_IO04			0x17059
-				/* MX6UL_PAD_LCD_RESET__ECSPI2_SS3			0x80000000 */
+				/* MX6UL_PAD_LCD_RESET__ECSPI2_SS3			0x00001018 */
 			>;
 		};
 	};
