#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue May  7 20:31:15 2024
# Process ID: 2576
# Current directory: D:/Ishan Thisara Processor new
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11156 D:\Ishan Thisara Processor new\Ishan Thisara Processor.xpr
# Log file: D:/Ishan Thisara Processor new/vivado.log
# Journal file: D:/Ishan Thisara Processor new\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Ishan Thisara Processor new/Ishan Thisara Processor.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Gayashan/Desktop/Nano Processor - Team 29/Nano Processor  Team 29.srcs/sources_1/new/Multi4X4.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Gayashan/Desktop/Nano Processor - Team 29/Nano Processor  Team 29.srcs/sources_1/new/RCA_4.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 922.289 ; gain = 150.883
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_System' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_System_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_System_behav xil_defaultlib.TB_System -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_System_behav -key {Behavioral:sim_1:Functional:TB_System} -tclbatch {TB_System.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/Ishan' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 968.828 ; gain = 7.469
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse {{D:/Ishan Thisara Processor new/Ishan Thisara Processor.srcs/sources_1/new/RCA_4.vhd} {D:/Ishan Thisara Processor new/Ishan Thisara Processor.srcs/sources_1/new/Multi4X4.vhd}}
update_compile_order -fileset sources_1
set_property top TB_ASUnit [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ASUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_ASUnit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Ishan Thisara Processor new/Ishan Thisara Processor.srcs/sim_1/new/TB_ASUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_ASUnit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_ASUnit_behav xil_defaultlib.TB_ASUnit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.ASUnit [asunit_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_asunit
Built simulation snapshot TB_ASUnit_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Ishan -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/Ishan" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May  7 21:28:43 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_ASUnit_behav -key {Behavioral:sim_1:Functional:TB_ASUnit} -tclbatch {TB_ASUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_ASUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.059 ; gain = 13.691
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_ASUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1003.059 ; gain = 13.691
set_property top TB_InstructionDecoder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_InstructionDecoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_InstructionDecoder_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_InstructionDecoder_behav xil_defaultlib.TB_InstructionDecoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_InstructionDecoder_behav -key {Behavioral:sim_1:Functional:TB_InstructionDecoder} -tclbatch {TB_InstructionDecoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_InstructionDecoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_InstructionDecoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.609 ; gain = 9.203
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_InstructionDecoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_InstructionDecoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Ishan Thisara Processor new/Ishan Thisara Processor.srcs/sim_1/new/TB_InstructionDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_InstructionDecoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_InstructionDecoder_behav xil_defaultlib.TB_InstructionDecoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_instructiondecoder
Built simulation snapshot TB_InstructionDecoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_InstructionDecoder_behav -key {Behavioral:sim_1:Functional:TB_InstructionDecoder} -tclbatch {TB_InstructionDecoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_InstructionDecoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_InstructionDecoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.441 ; gain = 0.000
set_property top nano_processor [current_fileset]
update_compile_order -fileset sources_1
set_property top TB_nano_processor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nano_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Ishan Thisara Processor new/Ishan Thisara Processor.srcs/sources_1/new/Multi4X4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multi4X4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Ishan Thisara Processor new/Ishan Thisara Processor.srcs/sources_1/new/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_4
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nano_processor_behav xil_defaultlib.TB_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <T> does not exist in entity <Multi4X4>.  Please compare the definition of block <Multi4X4> to its component declaration and its instantion to detect the mismatch. [D:/Ishan Thisara Processor new/Ishan Thisara Processor.srcs/sources_1/new/nano_processor.vhd:56]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_nano_processor in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nano_processor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nano_processor_behav xil_defaultlib.TB_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <T> does not exist in entity <Multi4X4>.  Please compare the definition of block <Multi4X4> to its component declaration and its instantion to detect the mismatch. [D:/Ishan Thisara Processor new/Ishan Thisara Processor.srcs/sources_1/new/nano_processor.vhd:56]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_nano_processor in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nano_processor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nano_processor_behav xil_defaultlib.TB_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <T> does not exist in entity <Multi4X4>.  Please compare the definition of block <Multi4X4> to its component declaration and its instantion to detect the mismatch. [D:/Ishan Thisara Processor new/Ishan Thisara Processor.srcs/sources_1/new/nano_processor.vhd:56]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_nano_processor in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Ishan Thisara Processor new/Ishan Thisara Processor.runs/synth_1

launch_runs synth_1 -jobs 10
[Tue May  7 21:45:00 2024] Launched synth_1...
Run output will be captured here: D:/Ishan Thisara Processor new/Ishan Thisara Processor.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nano_processor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nano_processor_behav xil_defaultlib.TB_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <T> does not exist in entity <Multi4X4>.  Please compare the definition of block <Multi4X4> to its component declaration and its instantion to detect the mismatch. [D:/Ishan Thisara Processor new/Ishan Thisara Processor.srcs/sources_1/new/nano_processor.vhd:56]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_nano_processor in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Ishan Thisara Processor new/Ishan Thisara Processor.runs/synth_1

launch_runs synth_1 -jobs 10
[Tue May  7 21:46:34 2024] Launched synth_1...
Run output will be captured here: D:/Ishan Thisara Processor new/Ishan Thisara Processor.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  7 21:48:12 2024...
