Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "C:/Users/C15Travis.Schriner/Documents/2dig/ECE383/Lab1_VGAController/Lab1_VGAController/vga_sync_test_isim_beh.exe" -prj "C:/Users/C15Travis.Schriner/Documents/2dig/ECE383/Lab1_VGAController/Lab1_VGAController/vga_sync_test_beh.prj" "work.vga_sync_test" 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/C15Travis.Schriner/Documents/2dig/ECE383/Lab1_VGAController/Lab1_VGAController/v_sync_gen.vhd" into library work
Parsing VHDL file "C:/Users/C15Travis.Schriner/Documents/2dig/ECE383/Lab1_VGAController/Lab1_VGAController/h_sync_gen.vhd" into library work
Parsing VHDL file "C:/Users/C15Travis.Schriner/Documents/2dig/ECE383/Lab1_VGAController/Lab1_VGAController/vga_sync.vhd" into library work
Parsing VHDL file "C:/Users/C15Travis.Schriner/Documents/2dig/ECE383/Lab1_VGAController/Lab1_VGAController/vga_sync_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture behavioral of entity h_sync_gen [h_sync_gen_default]
Compiling architecture behavioral of entity v_sync_gen [v_sync_gen_default]
Compiling architecture behavioral of entity vga_sync [vga_sync_default]
Compiling architecture behavior of entity vga_sync_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable C:/Users/C15Travis.Schriner/Documents/2dig/ECE383/Lab1_VGAController/Lab1_VGAController/vga_sync_test_isim_beh.exe
Fuse Memory Usage: 45664 KB
Fuse CPU Usage: 888 ms
