[09/12 12:20:13      0s] 
[09/12 12:20:13      0s] Cadence Innovus(TM) Implementation System.
[09/12 12:20:13      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[09/12 12:20:13      0s] 
[09/12 12:20:13      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[09/12 12:20:13      0s] Options:	
[09/12 12:20:13      0s] Date:		Wed Sep 12 12:20:13 2018
[09/12 12:20:13      0s] Host:		microelnsys (x86_64 w/Linux 2.6.18-410.el5) (1core*4cpus*QEMU Virtual CPU version (cpu64-rhel6) 4096KB)
[09/12 12:20:13      0s] OS:		CentOS release 5.11 (Final)
[09/12 12:20:13      0s] 
[09/12 12:20:13      0s] License:
[09/12 12:20:13      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[09/12 12:20:13      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[09/12 12:20:37     22s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[09/12 12:20:37     22s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[09/12 12:20:37     22s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[09/12 12:20:37     22s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[09/12 12:20:37     22s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[09/12 12:20:37     22s] @(#)CDS: CPE v17.11-s095
[09/12 12:20:37     22s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[09/12 12:20:37     22s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[09/12 12:20:37     22s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[09/12 12:20:37     22s] @(#)CDS: RCDB 11.10
[09/12 12:20:37     22s] --- Running on microelnsys (x86_64 w/Linux 2.6.18-410.el5) (1core*4cpus*QEMU Virtual CPU version (cpu64-rhel6) 4096KB) ---
[09/12 12:20:37     22s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_8465_microelnsys_ms18.45_UzGLUg.

[09/12 12:20:37     22s] Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.
[09/12 12:20:38     23s] 
[09/12 12:20:38     23s] **INFO:  MMMC transition support version v31-84 
[09/12 12:20:38     23s] 
[09/12 12:20:38     23s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[09/12 12:20:38     23s] <CMD> suppressMessage ENCEXT-2799
[09/12 12:20:39     23s] <CMD> getDrawView
[09/12 12:20:39     23s] <CMD> loadWorkspace -name Physical
[09/12 12:20:39     23s] <CMD> win
[09/12 12:20:50     24s] <CMD> set defHierChar /
[09/12 12:20:50     24s] Set Default Input Pin Transition as 0.1 ps.
[09/12 12:20:50     24s] <CMD> set delaycal_input_transition_delay 0.1ps
[09/12 12:20:50     24s] <CMD> set fpIsMaxIoHeight 0
[09/12 12:20:50     24s] <CMD> set init_gnd_net gnd
[09/12 12:20:50     24s] <CMD> set init_mmmc_file Default.view
[09/12 12:20:50     24s] <CMD> set init_oa_search_lib {}
[09/12 12:20:50     24s] <CMD> set init_pwr_net vdd
[09/12 12:20:50     24s] <CMD> set init_verilog DLX_core_postsyn.v
[09/12 12:20:50     24s] <CMD> set init_lef_file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef
[09/12 12:20:54     24s] <CMD> init_design
[09/12 12:20:54     24s] #% Begin Load MMMC data ... (date=09/12 12:20:54, mem=413.7M)
[09/12 12:20:54     24s] **ERROR: (TCLCMD-989):	cannot open SDC file 'DLX_core_postsyn.sdc' for mode 'coherent-synthesis'
<CMD> init_design
[09/12 12:21:12     24s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/12 12:21:12     24s] % Begin Load MMMC data ... (date=09/12 12:21:12, mem=413.3M)
[09/12 12:21:12     24s] Extraction setup Delayed 
[09/12 12:21:12     24s] Extraction setup Delayed 
[09/12 12:21:12     24s] Extraction setup Delayed 
[09/12 12:21:12     24s] **ERROR: (TCLCMD-989):	cannot open SDC file 'DLX_core_postsyn.sdc' for mode 'coherent-synthesis'
<CMD> init_design
[09/12 12:21:52     24s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/12 12:21:52     24s] % Begin Load MMMC data ... (date=09/12 12:21:52, mem=413.4M)
[09/12 12:21:52     24s] Extraction setup Delayed 
[09/12 12:21:52     24s] Extraction setup Delayed 
[09/12 12:21:52     24s] Extraction setup Delayed 
[09/12 12:21:52     24s] % End Load MMMC data ... (date=09/12 12:21:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=413.4M, current mem=413.4M)
[09/12 12:21:52     24s] 
[09/12 12:21:52     24s] Loading LEF file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
[09/12 12:21:52     24s] Set DBUPerIGU to M2 pitch 380.
[09/12 12:21:52     24s] 
[09/12 12:21:52     24s] viaInitial starts at Wed Sep 12 12:21:52 2018
viaInitial ends at Wed Sep 12 12:21:52 2018
Loading view definition file from Default.view
[09/12 12:21:52     24s] Reading libsTYP timing library '/software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
[09/12 12:21:52     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/12 12:21:52     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/12 12:21:52     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/12 12:21:52     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/12 12:21:52     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/12 12:21:52     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/12 12:21:52     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/12 12:21:52     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/12 12:21:52     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/12 12:21:52     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/12 12:21:52     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/12 12:21:52     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/12 12:21:52     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/12 12:21:52     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/12 12:21:52     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/12 12:21:52     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/12 12:21:52     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/12 12:21:52     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/12 12:21:52     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/12 12:21:52     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/12 12:21:52     25s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[09/12 12:21:54     27s] Read 134 cells in library 'NangateOpenCellLibrary' 
[09/12 12:21:54     27s] *** End library_loading (cpu=0.04min, real=0.03min, mem=18.5M, fe_cpu=0.45min, fe_real=1.68min, fe_mem=544.8M) ***
[09/12 12:21:54     27s] % Begin Load netlist data ... (date=09/12 12:21:54, mem=509.0M)
[09/12 12:21:54     27s] *** Begin netlist parsing (mem=544.8M) ***
[09/12 12:21:54     27s] Created 134 new cells from 1 timing libraries.
[09/12 12:21:54     27s] Reading netlist ...
[09/12 12:21:54     27s] Backslashed names will retain backslash and a trailing blank character.
[09/12 12:21:54     27s] Reading verilog netlist 'DLX_core_postsyn.v'
[09/12 12:21:55     27s] 
[09/12 12:21:55     27s] *** Memory Usage v#1 (Current mem = 579.770M, initial mem = 183.457M) ***
[09/12 12:21:55     27s] *** End netlist parsing (cpu=0:00:00.8, real=0:00:01.0, mem=579.8M) ***
[09/12 12:21:55     27s] % End Load netlist data ... (date=09/12 12:21:55, total cpu=0:00:00.9, real=0:00:01.0, peak res=509.0M, current mem=473.8M)
[09/12 12:21:55     27s] Top level cell is DLX_Core.
[09/12 12:21:55     28s] Hooked 134 DB cells to tlib cells.
[09/12 12:21:55     28s] Starting recursive module instantiation check.
[09/12 12:21:55     28s] No recursion found.
[09/12 12:21:55     28s] Building hierarchical netlist for Cell DLX_Core ...
[09/12 12:21:55     28s] *** Netlist is unique.
[09/12 12:21:55     28s] ** info: there are 2133 modules.
[09/12 12:21:55     28s] ** info: there are 37124 stdCell insts.
[09/12 12:21:55     28s] 
[09/12 12:21:55     28s] *** Memory Usage v#1 (Current mem = 629.438M, initial mem = 183.457M) ***
[09/12 12:21:56     28s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[09/12 12:21:56     28s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[09/12 12:21:56     28s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[09/12 12:21:56     28s] Set Default Net Delay as 1000 ps.
[09/12 12:21:56     28s] Set Default Net Load as 0.5 pF. 
[09/12 12:21:56     28s] Set Default Input Pin Transition as 0.1 ps.
[09/12 12:21:56     29s] Extraction setup Delayed 
[09/12 12:21:56     29s] *Info: initialize multi-corner CTS.
[09/12 12:21:56     29s] Reading timing constraints file 'DLX_core_postsyn.sdc' ...
[09/12 12:21:56     29s] Current (total cpu=0:00:29.5, real=0:01:43, peak res=634.2M, current mem=634.2M)
[09/12 12:21:56     29s] INFO (CTE): Constraints read successfully.
[09/12 12:21:56     29s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=643.5M, current mem=643.5M)
[09/12 12:21:56     29s] Current (total cpu=0:00:29.6, real=0:01:43, peak res=643.5M, current mem=643.5M)
[09/12 12:21:56     29s] Creating Cell Server ...(0, 1, 1, 1)
[09/12 12:21:56     29s] Summary for sequential cells identification: 
[09/12 12:21:56     29s]   Identified SBFF number: 16
[09/12 12:21:56     29s]   Identified MBFF number: 0
[09/12 12:21:56     29s]   Identified SB Latch number: 0
[09/12 12:21:56     29s]   Identified MB Latch number: 0
[09/12 12:21:56     29s]   Not identified SBFF number: 0
[09/12 12:21:56     29s]   Not identified MBFF number: 0
[09/12 12:21:56     29s]   Not identified SB Latch number: 0
[09/12 12:21:56     29s]   Not identified MB Latch number: 0
[09/12 12:21:56     29s]   Number of sequential cells which are not FFs: 13
[09/12 12:21:56     29s] Total number of combinational cells: 99
[09/12 12:21:56     29s] Total number of sequential cells: 29
[09/12 12:21:56     29s] Total number of tristate cells: 6
[09/12 12:21:56     29s] Total number of level shifter cells: 0
[09/12 12:21:56     29s] Total number of power gating cells: 0
[09/12 12:21:56     29s] Total number of isolation cells: 0
[09/12 12:21:56     29s] Total number of power switch cells: 0
[09/12 12:21:56     29s] Total number of pulse generator cells: 0
[09/12 12:21:56     29s] Total number of always on buffers: 0
[09/12 12:21:56     29s] Total number of retention cells: 0
[09/12 12:21:56     29s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[09/12 12:21:56     29s] Total number of usable buffers: 9
[09/12 12:21:56     29s] List of unusable buffers:
[09/12 12:21:56     29s] Total number of unusable buffers: 0
[09/12 12:21:56     29s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[09/12 12:21:56     29s] Total number of usable inverters: 6
[09/12 12:21:56     29s] List of unusable inverters:
[09/12 12:21:56     29s] Total number of unusable inverters: 0
[09/12 12:21:56     29s] List of identified usable delay cells:
[09/12 12:21:56     29s] Total number of identified usable delay cells: 0
[09/12 12:21:56     29s] List of identified unusable delay cells:
[09/12 12:21:56     29s] Total number of identified unusable delay cells: 0
[09/12 12:21:56     29s] Creating Cell Server, finished. 
[09/12 12:21:56     29s] 
[09/12 12:21:56     29s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[09/12 12:21:56     29s] Deleting Cell Server ...
[09/12 12:21:56     29s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[09/12 12:21:56     29s] Extraction setup Started 
[09/12 12:21:56     29s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/12 12:21:56     29s] Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
[09/12 12:21:56     29s] Cap table was created using Encounter 08.10-p004_1.
[09/12 12:21:56     29s] Process name: master_techFreePDK45.
[09/12 12:21:56     29s] Importing multi-corner RC tables ... 
[09/12 12:21:56     29s] Summary of Active RC-Corners : 
[09/12 12:21:56     29s]  
[09/12 12:21:56     29s]  Analysis View: default
[09/12 12:21:56     29s]     RC-Corner Name        : standard
[09/12 12:21:56     29s]     RC-Corner Index       : 0
[09/12 12:21:56     29s]     RC-Corner Temperature : 300 Celsius
[09/12 12:21:56     29s]     RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
[09/12 12:21:56     29s]     RC-Corner PreRoute Res Factor         : 1
[09/12 12:21:56     29s]     RC-Corner PreRoute Cap Factor         : 1
[09/12 12:21:56     29s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/12 12:21:56     29s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/12 12:21:56     29s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/12 12:21:56     29s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[09/12 12:21:56     29s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[09/12 12:21:56     29s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/12 12:21:56     29s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/12 12:21:56     29s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/12 12:22:24     30s] <CMD> getIoFlowFlag
[09/12 12:23:41     30s] <CMD> setIoFlowFlag 0
[09/12 12:23:41     30s] <CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.996252879095 0.699991 5.0 5.0 5.0 5.0
[09/12 12:23:41     30s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[09/12 12:23:41     30s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[09/12 12:23:41     30s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[09/12 12:23:41     30s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[09/12 12:23:41     30s] <CMD> uiSetTool select
[09/12 12:23:41     30s] <CMD> getIoFlowFlag
[09/12 12:23:41     30s] <CMD> fit
[09/12 12:24:11     31s] <CMD> set sprCreateIeRingOffset 1.0
[09/12 12:24:11     31s] <CMD> set sprCreateIeRingThreshold 1.0
[09/12 12:24:11     31s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/12 12:24:11     31s] <CMD> set sprCreateIeRingLayers {}
[09/12 12:24:11     31s] <CMD> set sprCreateIeRingOffset 1.0
[09/12 12:24:11     31s] <CMD> set sprCreateIeRingThreshold 1.0
[09/12 12:24:11     31s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/12 12:24:11     31s] <CMD> set sprCreateIeRingLayers {}
[09/12 12:24:11     31s] <CMD> set sprCreateIeStripeWidth 10.0
[09/12 12:24:11     31s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/12 12:24:11     31s] <CMD> set sprCreateIeStripeWidth 10.0
[09/12 12:24:11     31s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/12 12:24:11     31s] <CMD> set sprCreateIeRingOffset 1.0
[09/12 12:24:11     31s] <CMD> set sprCreateIeRingThreshold 1.0
[09/12 12:24:11     31s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/12 12:24:11     31s] <CMD> set sprCreateIeRingLayers {}
[09/12 12:24:11     31s] <CMD> set sprCreateIeStripeWidth 10.0
[09/12 12:24:11     31s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/12 12:24:25     31s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/12 12:24:25     31s] The ring targets are set to core/block ring wires.
[09/12 12:24:25     31s] addRing command will consider rows while creating rings.
[09/12 12:24:25     31s] addRing command will disallow rings to go over rows.
[09/12 12:24:25     31s] addRing command will ignore shorts while creating rings.
[09/12 12:24:25     31s] <CMD> addRing -nets {} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[09/12 12:24:25     31s] 
[09/12 12:24:25     31s] **ERROR: Error: Invalid net names specified. 
[09/12 12:27:29     33s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/12 12:27:29     33s] The ring targets are set to core/block ring wires.
[09/12 12:27:29     33s] addRing command will consider rows while creating rings.
[09/12 12:27:29     33s] addRing command will disallow rings to go over rows.
[09/12 12:27:29     33s] addRing command will ignore shorts while creating rings.
[09/12 12:27:29     33s] <CMD> addRing -nets {gnd vdd} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[09/12 12:27:29     33s] 
[09/12 12:27:29     33s] Ring generation is complete.
[09/12 12:27:29     33s] vias are now being generated.
[09/12 12:27:29     33s] addRing created 8 wires.
[09/12 12:27:29     33s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[09/12 12:27:29     33s] +--------+----------------+----------------+
[09/12 12:27:29     33s] |  Layer |     Created    |     Deleted    |
[09/12 12:27:29     33s] +--------+----------------+----------------+
[09/12 12:27:29     33s] | metal9 |        4       |       NA       |
[09/12 12:27:29     33s] |  via9  |        8       |        0       |
[09/12 12:27:29     33s] | metal10|        4       |       NA       |
[09/12 12:27:29     33s] +--------+----------------+----------------+
[09/12 12:28:06     34s] <CMD> set sprCreateIeRingOffset 1.0
[09/12 12:28:06     34s] <CMD> set sprCreateIeRingThreshold 1.0
[09/12 12:28:06     34s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/12 12:28:06     34s] <CMD> set sprCreateIeRingLayers {}
[09/12 12:28:06     34s] <CMD> set sprCreateIeRingOffset 1.0
[09/12 12:28:06     34s] <CMD> set sprCreateIeRingThreshold 1.0
[09/12 12:28:06     34s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/12 12:28:06     34s] <CMD> set sprCreateIeRingLayers {}
[09/12 12:28:07     34s] <CMD> set sprCreateIeStripeWidth 10.0
[09/12 12:28:07     34s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/12 12:28:07     34s] <CMD> set sprCreateIeStripeWidth 10.0
[09/12 12:28:07     34s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/12 12:28:07     34s] <CMD> set sprCreateIeRingOffset 1.0
[09/12 12:28:07     34s] <CMD> set sprCreateIeRingThreshold 1.0
[09/12 12:28:07     34s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/12 12:28:07     34s] <CMD> set sprCreateIeRingLayers {}
[09/12 12:28:07     34s] <CMD> set sprCreateIeStripeWidth 10.0
[09/12 12:28:07     34s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/12 12:29:27     35s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[09/12 12:29:27     35s] addStripe will allow jog to connect padcore ring and block ring.
[09/12 12:29:27     35s] Stripes will stop at the boundary of the specified area.
[09/12 12:29:27     35s] When breaking rings, the power planner will consider the existence of blocks.
[09/12 12:29:27     35s] Stripes will not extend to closest target.
[09/12 12:29:27     35s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/12 12:29:27     35s] Stripes will not be created over regions without power planning wires.
[09/12 12:29:27     35s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/12 12:29:27     35s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/12 12:29:27     35s] AddStripe segment minimum length set to 1
[09/12 12:29:27     35s] Offset for stripe breaking is set to 0.
[09/12 12:29:27     35s] <CMD> addStripe -nets {gnd vdd} -layer metal10 -direction vertical -width 0.8 -spacing 0.8 -set_to_set_distance 20 -start_from left -start_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal10 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/12 12:29:27     35s] 
[09/12 12:29:27     35s] Starting stripe generation ...
[09/12 12:29:27     35s] Non-Default Mode Option Settings :
[09/12 12:29:27     35s]   NONE
[09/12 12:29:27     35s] Stripe generation is complete.
[09/12 12:29:27     35s] vias are now being generated.
[09/12 12:29:27     35s] addStripe created 28 wires.
[09/12 12:29:27     35s] ViaGen created 56 vias, deleted 0 via to avoid violation.
[09/12 12:29:27     35s] +--------+----------------+----------------+
[09/12 12:29:27     35s] |  Layer |     Created    |     Deleted    |
[09/12 12:29:27     35s] +--------+----------------+----------------+
[09/12 12:29:27     35s] |  via9  |       56       |        0       |
[09/12 12:29:27     35s] | metal10|       28       |       NA       |
[09/12 12:29:27     35s] +--------+----------------+----------------+
[09/12 12:30:38     36s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[09/12 12:30:38     36s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { gnd vdd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
[09/12 12:30:38     36s] *** Begin SPECIAL ROUTE on Wed Sep 12 12:30:38 2018 ***
[09/12 12:30:38     36s] SPECIAL ROUTE ran on directory: /home/ms18.45/Desktop/DLX_ordinato/Physical_synthesis
[09/12 12:30:38     36s] SPECIAL ROUTE ran on machine: microelnsys (Linux 2.6.18-410.el5 x86_64 1.99Ghz)
[09/12 12:30:38     36s] 
[09/12 12:30:38     36s] Begin option processing ...
[09/12 12:30:38     36s] srouteConnectPowerBump set to false
[09/12 12:30:38     36s] routeSelectNet set to "gnd vdd"
[09/12 12:30:38     36s] routeSpecial set to true
[09/12 12:30:38     36s] srouteBlockPin set to "useLef"
[09/12 12:30:38     36s] srouteBottomLayerLimit set to 1
[09/12 12:30:38     36s] srouteBottomTargetLayerLimit set to 1
[09/12 12:30:38     36s] srouteConnectConverterPin set to false
[09/12 12:30:38     36s] srouteCrossoverViaBottomLayer set to 1
[09/12 12:30:38     36s] srouteCrossoverViaTopLayer set to 10
[09/12 12:30:38     36s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[09/12 12:30:38     36s] srouteFollowCorePinEnd set to 3
[09/12 12:30:38     36s] srouteJogControl set to "preferWithChanges differentLayer"
[09/12 12:30:38     36s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[09/12 12:30:38     36s] sroutePadPinAllPorts set to true
[09/12 12:30:38     36s] sroutePreserveExistingRoutes set to true
[09/12 12:30:38     36s] srouteRoutePowerBarPortOnBothDir set to true
[09/12 12:30:38     36s] srouteStopBlockPin set to "nearestTarget"
[09/12 12:30:38     36s] srouteTopLayerLimit set to 10
[09/12 12:30:38     36s] srouteTopTargetLayerLimit set to 10
[09/12 12:30:38     36s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1618.00 megs.
[09/12 12:30:38     36s] 
[09/12 12:30:38     36s] Reading DB technology information...
[09/12 12:30:38     36s] Finished reading DB technology information.
[09/12 12:30:38     36s] Reading floorplan and netlist information...
[09/12 12:30:38     36s] Finished reading floorplan and netlist information.
[09/12 12:30:38     36s] Read in 20 layers, 10 routing layers, 1 overlap layer
[09/12 12:30:38     36s] Read in 134 macros, 47 used
[09/12 12:30:38     36s] Read in 47 components
[09/12 12:30:38     36s]   47 core components: 47 unplaced, 0 placed, 0 fixed
[09/12 12:30:38     36s] Read in 166 logical pins
[09/12 12:30:38     36s] Read in 166 nets
[09/12 12:30:38     36s] Read in 2 special nets, 2 routed
[09/12 12:30:38     36s] 2 nets selected.
[09/12 12:30:38     36s] 
[09/12 12:30:38     36s] Begin power routing ...
[09/12 12:30:38     36s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[09/12 12:30:38     36s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[09/12 12:30:38     36s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[09/12 12:30:38     36s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[09/12 12:30:38     36s] Type 'man IMPSR-1256' for more detail.
[09/12 12:30:38     36s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/12 12:30:38     36s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[09/12 12:30:38     36s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[09/12 12:30:38     36s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[09/12 12:30:38     36s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[09/12 12:30:38     36s] Type 'man IMPSR-1256' for more detail.
[09/12 12:30:38     36s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/12 12:30:38     36s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[09/12 12:30:38     36s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/12 12:30:38     36s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[09/12 12:30:38     36s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/12 12:30:38     36s] CPU time for FollowPin 0 seconds
[09/12 12:30:38     36s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[09/12 12:30:38     36s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/12 12:30:38     36s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[09/12 12:30:38     36s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/12 12:30:38     36s] CPU time for FollowPin 0 seconds
[09/12 12:30:38     37s]   Number of IO ports routed: 0
[09/12 12:30:38     37s]   Number of Block ports routed: 0
[09/12 12:30:38     37s]   Number of Stripe ports routed: 0
[09/12 12:30:38     37s]   Number of Core ports routed: 414
[09/12 12:30:38     37s]   Number of Pad ports routed: 0
[09/12 12:30:38     37s]   Number of Power Bump ports routed: 0
[09/12 12:30:38     37s]   Number of Followpin connections: 207
[09/12 12:30:38     37s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1631.00 megs.
[09/12 12:30:38     37s] 
[09/12 12:30:38     37s] 
[09/12 12:30:38     37s] 
[09/12 12:30:38     37s]  Begin updating DB with routing results ...
[09/12 12:30:38     37s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[09/12 12:30:38     37s] Pin and blockage extraction finished
[09/12 12:30:38     37s] 
[09/12 12:30:38     37s] sroute created 621 wires.
[09/12 12:30:38     37s] ViaGen created 3726 vias, deleted 0 via to avoid violation.
[09/12 12:30:38     37s] +--------+----------------+----------------+
[09/12 12:30:38     37s] |  Layer |     Created    |     Deleted    |
[09/12 12:30:38     37s] +--------+----------------+----------------+
[09/12 12:30:38     37s] | metal1 |       621      |       NA       |
[09/12 12:30:38     37s] |  via1  |       414      |        0       |
[09/12 12:30:38     37s] |  via2  |       414      |        0       |
[09/12 12:30:38     37s] |  via3  |       414      |        0       |
[09/12 12:30:38     37s] |  via4  |       414      |        0       |
[09/12 12:30:38     37s] |  via5  |       414      |        0       |
[09/12 12:30:38     37s] |  via6  |       414      |        0       |
[09/12 12:30:38     37s] |  via7  |       414      |        0       |
[09/12 12:30:38     37s] |  via8  |       414      |        0       |
[09/12 12:30:38     37s] |  via9  |       414      |        0       |
[09/12 12:30:38     37s] +--------+----------------+----------------+
[09/12 12:31:40     37s] <CMD> setPlaceMode -prerouteAsObs {1 2 3 4 5 7 8}
[09/12 12:31:54     38s] <CMD> setPlaceMode -fp false
[09/12 12:31:54     38s] <CMD> placeDesign
[09/12 12:31:54     38s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[09/12 12:31:54     38s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 4098, percentage of missing scan cell = 0.00% (0 / 4098)
[09/12 12:31:55     38s] *** Starting placeDesign default flow ***
[09/12 12:31:55     38s] *** Start deleteBufferTree ***
[09/12 12:31:57     41s] Info: Detect buffers to remove automatically.
[09/12 12:31:57     41s] Analyzing netlist ...
[09/12 12:31:58     42s] Updating netlist
[09/12 12:31:59     42s] AAE DB initialization (MEM=932.23 CPU=0:00:00.2 REAL=0:00:01.0) 
[09/12 12:31:59     42s] siFlow : Timing analysis mode is single, using late cdB files
[09/12 12:31:59     42s] Start AAE Lib Loading. (MEM=932.23)
[09/12 12:31:59     42s] End AAE Lib Loading. (MEM=1133.51 CPU=0:00:00.0 Real=0:00:00.0)
[09/12 12:32:00     43s] 
[09/12 12:32:02     45s] *summary: 7137 instances (buffers/inverters) removed
[09/12 12:32:02     45s] *** Finish deleteBufferTree (0:00:07.1) ***
[09/12 12:32:02     45s] **INFO: Enable pre-place timing setting for timing analysis
[09/12 12:32:02     45s] Set Using Default Delay Limit as 101.
[09/12 12:32:02     45s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/12 12:32:02     45s] Set Default Net Delay as 0 ps.
[09/12 12:32:02     45s] Set Default Net Load as 0 pF. 
[09/12 12:32:02     46s] **INFO: Analyzing IO path groups for slack adjustment
[09/12 12:32:05     49s] Effort level <high> specified for reg2reg_tmp.8465 path_group
[09/12 12:32:05     49s] #################################################################################
[09/12 12:32:05     49s] # Design Stage: PreRoute
[09/12 12:32:05     49s] # Design Name: DLX_Core
[09/12 12:32:05     49s] # Design Mode: 90nm
[09/12 12:32:05     49s] # Analysis Mode: MMMC Non-OCV 
[09/12 12:32:05     49s] # Parasitics Mode: No SPEF/RCDB
[09/12 12:32:05     49s] # Signoff Settings: SI Off 
[09/12 12:32:05     49s] #################################################################################
[09/12 12:32:05     49s] Calculate delays in Single mode...
[09/12 12:32:06     49s] Topological Sorting (REAL = 0:00:01.0, MEM = 1149.9M, InitMEM = 1145.3M)
[09/12 12:32:06     49s] Start delay calculation (fullDC) (1 T). (MEM=1149.9)
[09/12 12:32:06     49s] End AAE Lib Interpolated Model. (MEM=1166.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 12:32:06     50s] First Iteration Infinite Tw... 
[09/12 12:32:24     67s] Total number of fetched objects 36249
[09/12 12:32:24     67s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/12 12:32:24     67s] End delay calculation. (MEM=1217.49 CPU=0:00:16.5 REAL=0:00:17.0)
[09/12 12:32:24     68s] End delay calculation (fullDC). (MEM=1120.12 CPU=0:00:18.5 REAL=0:00:18.0)
[09/12 12:32:24     68s] *** CDM Built up (cpu=0:00:19.0  real=0:00:19.0  mem= 1120.1M) ***
[09/12 12:32:29     72s] **INFO: Disable pre-place timing setting for timing analysis
[09/12 12:32:29     72s] Set Using Default Delay Limit as 1000.
[09/12 12:32:29     72s] Set Default Net Delay as 1000 ps.
[09/12 12:32:29     72s] Set Default Net Load as 0.5 pF. 
[09/12 12:32:29     72s] **INFO: Pre-place timing setting for timing analysis already disabled
[09/12 12:32:29     72s] Deleted 0 physical inst  (cell - / prefix -).
[09/12 12:32:29     72s] *** Starting "NanoPlace(TM) placement v#10 (mem=1105.5M)" ...
[09/12 12:32:29     72s] total jobs 1303
[09/12 12:32:29     72s] multi thread init TemplateIndex for each ta. thread num 1
[09/12 12:32:29     72s] Wait...
[09/12 12:32:30     73s] *** Build Buffered Sizing Timing Model
[09/12 12:32:30     73s] (cpu=0:00:00.9 mem=1115.5M) ***
[09/12 12:32:30     73s] *** Build Virtual Sizing Timing Model
[09/12 12:32:30     73s] (cpu=0:00:01.0 mem=1115.5M) ***
[09/12 12:32:30     73s] No user setting net weight.
[09/12 12:32:30     73s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[09/12 12:32:30     73s] Scan chains were not defined.
[09/12 12:32:30     74s] #std cell=30250 (0 fixed + 30250 movable) #block=0 (0 floating + 0 preplaced)
[09/12 12:32:30     74s] #ioInst=0 #net=36071 #term=113872 #term/net=3.16, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=166
[09/12 12:32:30     74s] stdCell: 30250 single + 0 double + 0 multi
[09/12 12:32:30     74s] Total standard cell length = 38.7440 (mm), area = 0.0542 (mm^2)
[09/12 12:32:30     74s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[09/12 12:32:30     74s] Estimated cell power/ground rail width = 0.197 um
[09/12 12:32:30     74s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 12:32:30     74s] Apply auto density screen in pre-place stage.
[09/12 12:32:30     74s] Auto density screen increases utilization from 0.643 to 0.643
[09/12 12:32:30     74s] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1115.5M
[09/12 12:32:30     74s] Average module density = 0.643.
[09/12 12:32:30     74s] Density for the design = 0.643.
[09/12 12:32:30     74s]        = stdcell_area 203916 sites (54242 um^2) / alloc_area 317034 sites (84331 um^2).
[09/12 12:32:30     74s] Pin Density = 0.3592.
[09/12 12:32:30     74s]             = total # of pins 113872 / total area 317034.
[09/12 12:32:30     74s] Initial padding reaches pin density 0.667 for top
[09/12 12:32:30     74s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.150
[09/12 12:32:30     74s] Initial padding increases density from 0.643 to 0.797 for top
[09/12 12:32:30     74s] === lastAutoLevel = 9 
[09/12 12:32:30     74s] [adp] 0:1:0:1
[09/12 12:32:41     85s] Clock gating cells determined by native netlist tracing.
[09/12 12:32:45     88s] Iteration  1: Total net bbox = 2.767e-08 (2.52e-09 2.51e-08)
[09/12 12:32:45     88s]               Est.  stn bbox = 2.836e-08 (2.58e-09 2.58e-08)
[09/12 12:32:45     88s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1119.1M
[09/12 12:32:45     88s] Iteration  2: Total net bbox = 2.767e-08 (2.52e-09 2.51e-08)
[09/12 12:32:45     88s]               Est.  stn bbox = 2.836e-08 (2.58e-09 2.58e-08)
[09/12 12:32:45     88s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1120.1M
[09/12 12:32:45     88s] exp_mt_sequential is set from setPlaceMode option to 1
[09/12 12:32:45     88s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[09/12 12:32:45     88s] place_exp_mt_interval set to default 32
[09/12 12:32:45     88s] place_exp_mt_interval_bias (first half) set to default 0.750000
[09/12 12:32:47     90s] Iteration  3: Total net bbox = 7.716e+02 (3.83e+02 3.89e+02)
[09/12 12:32:47     90s]               Est.  stn bbox = 1.045e+03 (5.20e+02 5.25e+02)
[09/12 12:32:47     90s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1139.9M
[09/12 12:32:47     90s] Total number of setup views is 1.
[09/12 12:32:47     90s] Total number of active setup views is 1.
[09/12 12:32:47     90s] Active setup views:
[09/12 12:32:47     90s]     default
[09/12 12:32:58    100s] Iteration  4: Total net bbox = 1.324e+05 (6.04e+04 7.20e+04)
[09/12 12:32:58    100s]               Est.  stn bbox = 1.716e+05 (7.65e+04 9.51e+04)
[09/12 12:32:58    100s]               cpu = 0:00:10.4 real = 0:00:11.0 mem = 1139.9M
[09/12 12:33:08    110s] Iteration  5: Total net bbox = 2.033e+05 (9.47e+04 1.09e+05)
[09/12 12:33:08    110s]               Est.  stn bbox = 2.655e+05 (1.25e+05 1.40e+05)
[09/12 12:33:08    110s]               cpu = 0:00:10.0 real = 0:00:10.0 mem = 1139.9M
[09/12 12:33:25    126s] Iteration  6: Total net bbox = 2.329e+05 (1.09e+05 1.24e+05)
[09/12 12:33:25    126s]               Est.  stn bbox = 3.119e+05 (1.47e+05 1.65e+05)
[09/12 12:33:25    126s]               cpu = 0:00:16.1 real = 0:00:16.0 mem = 1145.8M
[09/12 12:33:25    127s] Starting Early Global Route rough congestion estimation: mem = 1145.8M
[09/12 12:33:25    127s] (I)       Reading DB...
[09/12 12:33:25    127s] (I)       before initializing RouteDB syMemory usage = 1158.3 MB
[09/12 12:33:25    127s] (I)       congestionReportName   : 
[09/12 12:33:25    127s] (I)       layerRangeFor2DCongestion : 
[09/12 12:33:25    127s] (I)       buildTerm2TermWires    : 1
[09/12 12:33:25    127s] (I)       doTrackAssignment      : 1
[09/12 12:33:25    127s] (I)       dumpBookshelfFiles     : 0
[09/12 12:33:25    127s] (I)       numThreads             : 1
[09/12 12:33:25    127s] (I)       bufferingAwareRouting  : false
[09/12 12:33:25    127s] [NR-eGR] honorMsvRouteConstraint: false
[09/12 12:33:25    127s] (I)       honorPin               : false
[09/12 12:33:25    127s] (I)       honorPinGuide          : true
[09/12 12:33:25    127s] (I)       honorPartition         : false
[09/12 12:33:25    127s] (I)       allowPartitionCrossover: false
[09/12 12:33:25    127s] (I)       honorSingleEntry       : true
[09/12 12:33:25    127s] (I)       honorSingleEntryStrong : true
[09/12 12:33:25    127s] (I)       handleViaSpacingRule   : false
[09/12 12:33:25    127s] (I)       handleEolSpacingRule   : false
[09/12 12:33:25    127s] (I)       PDConstraint           : none
[09/12 12:33:25    127s] (I)       expBetterNDRHandling   : false
[09/12 12:33:25    127s] [NR-eGR] honorClockSpecNDR      : 0
[09/12 12:33:25    127s] (I)       routingEffortLevel     : 3
[09/12 12:33:25    127s] (I)       effortLevel            : standard
[09/12 12:33:25    127s] [NR-eGR] minRouteLayer          : 2
[09/12 12:33:25    127s] [NR-eGR] maxRouteLayer          : 127
[09/12 12:33:25    127s] (I)       relaxedTopLayerCeiling : 127
[09/12 12:33:25    127s] (I)       relaxedBottomLayerFloor: 2
[09/12 12:33:25    127s] (I)       numRowsPerGCell        : 13
[09/12 12:33:25    127s] (I)       speedUpLargeDesign     : 0
[09/12 12:33:25    127s] (I)       multiThreadingTA       : 1
[09/12 12:33:25    127s] (I)       blkAwareLayerSwitching : 1
[09/12 12:33:25    127s] (I)       optimizationMode       : false
[09/12 12:33:25    127s] (I)       routeSecondPG          : false
[09/12 12:33:25    127s] (I)       scenicRatioForLayerRelax: 0.00
[09/12 12:33:25    127s] (I)       detourLimitForLayerRelax: 0.00
[09/12 12:33:25    127s] (I)       punchThroughDistance   : 500.00
[09/12 12:33:25    127s] (I)       scenicBound            : 1.15
[09/12 12:33:25    127s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 12:33:25    127s] (I)       source-to-sink ratio   : 0.00
[09/12 12:33:25    127s] (I)       targetCongestionRatioH : 1.00
[09/12 12:33:25    127s] (I)       targetCongestionRatioV : 1.00
[09/12 12:33:25    127s] (I)       layerCongestionRatio   : 0.70
[09/12 12:33:25    127s] (I)       m1CongestionRatio      : 0.10
[09/12 12:33:25    127s] (I)       m2m3CongestionRatio    : 0.70
[09/12 12:33:25    127s] (I)       localRouteEffort       : 1.00
[09/12 12:33:25    127s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 12:33:25    127s] (I)       supplyScaleFactorH     : 1.00
[09/12 12:33:25    127s] (I)       supplyScaleFactorV     : 1.00
[09/12 12:33:25    127s] (I)       highlight3DOverflowFactor: 0.00
[09/12 12:33:25    127s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 12:33:25    127s] (I)       routeVias              : 
[09/12 12:33:25    127s] (I)       readTROption           : true
[09/12 12:33:25    127s] (I)       extraSpacingFactor     : 1.00
[09/12 12:33:25    127s] [NR-eGR] numTracksPerClockWire  : 0
[09/12 12:33:25    127s] (I)       routeSelectedNetsOnly  : false
[09/12 12:33:25    127s] (I)       clkNetUseMaxDemand     : false
[09/12 12:33:25    127s] (I)       extraDemandForClocks   : 0
[09/12 12:33:25    127s] (I)       steinerRemoveLayers    : false
[09/12 12:33:25    127s] (I)       demoteLayerScenicScale : 1.00
[09/12 12:33:25    127s] (I)       nonpreferLayerCostScale : 100.00
[09/12 12:33:25    127s] (I)       similarTopologyRoutingFast : false
[09/12 12:33:25    127s] (I)       spanningTreeRefinement : false
[09/12 12:33:25    127s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 12:33:25    127s] (I)       starting read tracks
[09/12 12:33:25    127s] (I)       build grid graph
[09/12 12:33:25    127s] (I)       build grid graph start
[09/12 12:33:25    127s] [NR-eGR] Layer1 has no routable track
[09/12 12:33:25    127s] [NR-eGR] Layer2 has single uniform track structure
[09/12 12:33:25    127s] [NR-eGR] Layer3 has single uniform track structure
[09/12 12:33:25    127s] [NR-eGR] Layer4 has single uniform track structure
[09/12 12:33:25    127s] [NR-eGR] Layer5 has single uniform track structure
[09/12 12:33:25    127s] [NR-eGR] Layer6 has single uniform track structure
[09/12 12:33:25    127s] [NR-eGR] Layer7 has single uniform track structure
[09/12 12:33:25    127s] [NR-eGR] Layer8 has single uniform track structure
[09/12 12:33:25    127s] [NR-eGR] Layer9 has single uniform track structure
[09/12 12:33:25    127s] [NR-eGR] Layer10 has single uniform track structure
[09/12 12:33:25    127s] (I)       build grid graph end
[09/12 12:33:25    127s] (I)       numViaLayers=10
[09/12 12:33:25    127s] (I)       Reading via via1_8 for layer: 0 
[09/12 12:33:25    127s] (I)       Reading via via2_8 for layer: 1 
[09/12 12:33:25    127s] (I)       Reading via via3_2 for layer: 2 
[09/12 12:33:25    127s] (I)       Reading via via4_0 for layer: 3 
[09/12 12:33:25    127s] (I)       Reading via via5_0 for layer: 4 
[09/12 12:33:25    127s] (I)       Reading via via6_0 for layer: 5 
[09/12 12:33:25    127s] (I)       Reading via via7_0 for layer: 6 
[09/12 12:33:25    127s] (I)       Reading via via8_0 for layer: 7 
[09/12 12:33:25    127s] (I)       Reading via via9_0 for layer: 8 
[09/12 12:33:25    127s] (I)       end build via table
[09/12 12:33:25    127s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7202 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 12:33:25    127s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/12 12:33:25    127s] (I)       readDataFromPlaceDB
[09/12 12:33:25    127s] (I)       Read net information..
[09/12 12:33:25    127s] [NR-eGR] Read numTotalNets=35989  numIgnoredNets=0
[09/12 12:33:25    127s] (I)       Read testcase time = 0.040 seconds
[09/12 12:33:25    127s] 
[09/12 12:33:25    127s] (I)       read default dcut vias
[09/12 12:33:25    127s] (I)       Reading via via1_4 for layer: 0 
[09/12 12:33:25    127s] (I)       Reading via via2_8 for layer: 1 
[09/12 12:33:25    127s] (I)       Reading via via3_2 for layer: 2 
[09/12 12:33:25    127s] (I)       Reading via via4_0 for layer: 3 
[09/12 12:33:25    127s] (I)       Reading via via5_0 for layer: 4 
[09/12 12:33:25    127s] (I)       Reading via via6_0 for layer: 5 
[09/12 12:33:25    127s] (I)       Reading via via7_0 for layer: 6 
[09/12 12:33:25    127s] (I)       Reading via via8_0 for layer: 7 
[09/12 12:33:25    127s] (I)       Reading via via9_0 for layer: 8 
[09/12 12:33:25    127s] (I)       build grid graph start
[09/12 12:33:25    127s] (I)       build grid graph end
[09/12 12:33:25    127s] (I)       Model blockage into capacity
[09/12 12:33:25    127s] (I)       Read numBlocks=7202  numPreroutedWires=0  numCapScreens=0
[09/12 12:33:25    127s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 12:33:25    127s] (I)       blocked area on Layer2 : 1078056000  (0.30%)
[09/12 12:33:25    127s] (I)       blocked area on Layer3 : 1307577600  (0.36%)
[09/12 12:33:25    127s] (I)       blocked area on Layer4 : 1818288000  (0.50%)
[09/12 12:33:25    127s] (I)       blocked area on Layer5 : 2110406400  (0.58%)
[09/12 12:33:25    127s] (I)       blocked area on Layer6 : 2282961600  (0.63%)
[09/12 12:33:25    127s] (I)       blocked area on Layer7 : 8478720000  (2.35%)
[09/12 12:33:25    127s] (I)       blocked area on Layer8 : 9273600000  (2.57%)
[09/12 12:33:25    127s] (I)       blocked area on Layer9 : 42759168000  (11.83%)
[09/12 12:33:25    127s] (I)       blocked area on Layer10 : 135860224000  (37.60%)
[09/12 12:33:25    127s] (I)       Modeling time = 0.000 seconds
[09/12 12:33:25    127s] 
[09/12 12:33:25    127s] (I)       Number of ignored nets = 0
[09/12 12:33:25    127s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/12 12:33:25    127s] (I)       Number of clock nets = 2.  Ignored: No
[09/12 12:33:25    127s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 12:33:25    127s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 12:33:25    127s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 12:33:25    127s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 12:33:25    127s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 12:33:25    127s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 12:33:25    127s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 12:33:25    127s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[09/12 12:33:25    127s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1164.0 MB
[09/12 12:33:25    127s] (I)       Ndr track 0 does not exist
[09/12 12:33:25    127s] (I)       Layer1  viaCost=200.00
[09/12 12:33:25    127s] (I)       Layer2  viaCost=200.00
[09/12 12:33:25    127s] (I)       Layer3  viaCost=100.00
[09/12 12:33:25    127s] (I)       Layer4  viaCost=100.00
[09/12 12:33:25    127s] (I)       Layer5  viaCost=100.00
[09/12 12:33:25    127s] (I)       Layer6  viaCost=100.00
[09/12 12:33:25    127s] (I)       Layer7  viaCost=100.00
[09/12 12:33:25    127s] (I)       Layer8  viaCost=100.00
[09/12 12:33:25    127s] (I)       Layer9  viaCost=100.00
[09/12 12:33:25    127s] (I)       ---------------------Grid Graph Info--------------------
[09/12 12:33:25    127s] (I)       routing area        :  (0, 0) - (605340, 596960)
[09/12 12:33:25    127s] (I)       core area           :  (10260, 10080) - (595080, 586880)
[09/12 12:33:25    127s] (I)       Site Width          :   380  (dbu)
[09/12 12:33:25    127s] (I)       Row Height          :  2800  (dbu)
[09/12 12:33:25    127s] (I)       GCell Width         : 36400  (dbu)
[09/12 12:33:25    127s] (I)       GCell Height        : 36400  (dbu)
[09/12 12:33:25    127s] (I)       grid                :    17    17    10
[09/12 12:33:25    127s] (I)       vertical capacity   :     0 36400     0 36400     0 36400     0 36400     0 36400
[09/12 12:33:25    127s] (I)       horizontal capacity :     0     0 36400     0 36400     0 36400     0 36400     0
[09/12 12:33:25    127s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[09/12 12:33:25    127s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[09/12 12:33:25    127s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[09/12 12:33:25    127s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[09/12 12:33:25    127s] (I)       Num tracks per GCell: 134.81 95.79 130.00 65.00 65.00 65.00 21.67 21.67 11.38 10.83
[09/12 12:33:25    127s] (I)       Total num of tracks :     0  1593  2132  1081  1065  1081   355   359   186   179
[09/12 12:33:25    127s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[09/12 12:33:25    127s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[09/12 12:33:25    127s] (I)       --------------------------------------------------------
[09/12 12:33:25    127s] 
[09/12 12:33:25    127s] [NR-eGR] ============ Routing rule table ============
[09/12 12:33:25    127s] [NR-eGR] Rule id 0. Nets 35989 
[09/12 12:33:25    127s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 12:33:25    127s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[09/12 12:33:25    127s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[09/12 12:33:25    127s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[09/12 12:33:25    127s] [NR-eGR] ========================================
[09/12 12:33:25    127s] [NR-eGR] 
[09/12 12:33:25    127s] (I)       After initializing earlyGlobalRoute syMemory usage = 1164.0 MB
[09/12 12:33:25    127s] (I)       Loading and dumping file time : 0.34 seconds
[09/12 12:33:26    127s] (I)       ============= Initialization =============
[09/12 12:33:26    127s] (I)       numLocalWires=129142  numGlobalNetBranches=30910  numLocalNetBranches=33808
[09/12 12:33:26    127s] (I)       totalPins=113624  totalGlobalPin=21480 (18.90%)
[09/12 12:33:26    127s] (I)       total 2D Cap : 134719 = (62889 H, 71830 V)
[09/12 12:33:26    127s] (I)       ============  Phase 1a Route ============
[09/12 12:33:26    127s] (I)       Phase 1a runs 0.00 seconds
[09/12 12:33:26    127s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[09/12 12:33:26    127s] (I)       Usage: 15140 = (7089 H, 8051 V) = (11.27% H, 11.21% V) = (1.290e+05um H, 1.465e+05um V)
[09/12 12:33:26    127s] (I)       
[09/12 12:33:26    127s] (I)       ============  Phase 1b Route ============
[09/12 12:33:26    127s] (I)       Usage: 15140 = (7089 H, 8051 V) = (11.27% H, 11.21% V) = (1.290e+05um H, 1.465e+05um V)
[09/12 12:33:26    127s] (I)       
[09/12 12:33:26    127s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[09/12 12:33:26    127s] 
[09/12 12:33:26    127s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/12 12:33:26    127s] Finished Early Global Route rough congestion estimation: mem = 1164.0M
[09/12 12:33:26    127s] earlyGlobalRoute rough estimation gcell size 13 row height
[09/12 12:33:26    127s] Congestion driven padding in post-place stage.
[09/12 12:33:26    127s] Congestion driven padding increases utilization from 0.797 to 0.797
[09/12 12:33:26    127s] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1164.0M
[09/12 12:33:26    128s] Global placement CDP skipped at cutLevel 7.
[09/12 12:33:26    128s] Iteration  7: Total net bbox = 3.012e+05 (1.51e+05 1.50e+05)
[09/12 12:33:26    128s]               Est.  stn bbox = 3.850e+05 (1.91e+05 1.94e+05)
[09/12 12:33:26    128s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1164.0M
[09/12 12:33:43    145s] nrCritNet: 5.00% ( 1802 / 36071 ) cutoffSlk: 88.4ps stdDelay: 10.1ps
[09/12 12:33:56    158s] nrCritNet: 1.99% ( 717 / 36071 ) cutoffSlk: 38.4ps stdDelay: 10.1ps
[09/12 12:33:57    158s] Iteration  8: Total net bbox = 3.017e+05 (1.51e+05 1.50e+05)
[09/12 12:33:57    158s]               Est.  stn bbox = 3.855e+05 (1.92e+05 1.94e+05)
[09/12 12:33:57    158s]               cpu = 0:00:30.2 real = 0:00:31.0 mem = 1164.0M
[09/12 12:34:17    178s] Starting Early Global Route rough congestion estimation: mem = 1164.0M
[09/12 12:34:17    178s] (I)       Reading DB...
[09/12 12:34:17    178s] (I)       before initializing RouteDB syMemory usage = 1164.0 MB
[09/12 12:34:17    178s] (I)       congestionReportName   : 
[09/12 12:34:17    178s] (I)       layerRangeFor2DCongestion : 
[09/12 12:34:17    178s] (I)       buildTerm2TermWires    : 1
[09/12 12:34:17    178s] (I)       doTrackAssignment      : 1
[09/12 12:34:17    178s] (I)       dumpBookshelfFiles     : 0
[09/12 12:34:17    178s] (I)       numThreads             : 1
[09/12 12:34:17    178s] (I)       bufferingAwareRouting  : false
[09/12 12:34:17    178s] [NR-eGR] honorMsvRouteConstraint: false
[09/12 12:34:17    178s] (I)       honorPin               : false
[09/12 12:34:17    178s] (I)       honorPinGuide          : true
[09/12 12:34:17    178s] (I)       honorPartition         : false
[09/12 12:34:17    178s] (I)       allowPartitionCrossover: false
[09/12 12:34:17    178s] (I)       honorSingleEntry       : true
[09/12 12:34:17    178s] (I)       honorSingleEntryStrong : true
[09/12 12:34:17    178s] (I)       handleViaSpacingRule   : false
[09/12 12:34:17    178s] (I)       handleEolSpacingRule   : false
[09/12 12:34:17    178s] (I)       PDConstraint           : none
[09/12 12:34:17    178s] (I)       expBetterNDRHandling   : false
[09/12 12:34:17    178s] [NR-eGR] honorClockSpecNDR      : 0
[09/12 12:34:17    178s] (I)       routingEffortLevel     : 3
[09/12 12:34:17    178s] (I)       effortLevel            : standard
[09/12 12:34:17    178s] [NR-eGR] minRouteLayer          : 2
[09/12 12:34:17    178s] [NR-eGR] maxRouteLayer          : 127
[09/12 12:34:17    178s] (I)       relaxedTopLayerCeiling : 127
[09/12 12:34:17    178s] (I)       relaxedBottomLayerFloor: 2
[09/12 12:34:17    178s] (I)       numRowsPerGCell        : 7
[09/12 12:34:17    178s] (I)       speedUpLargeDesign     : 0
[09/12 12:34:17    178s] (I)       multiThreadingTA       : 1
[09/12 12:34:17    178s] (I)       blkAwareLayerSwitching : 1
[09/12 12:34:17    178s] (I)       optimizationMode       : false
[09/12 12:34:17    178s] (I)       routeSecondPG          : false
[09/12 12:34:17    178s] (I)       scenicRatioForLayerRelax: 0.00
[09/12 12:34:17    178s] (I)       detourLimitForLayerRelax: 0.00
[09/12 12:34:17    178s] (I)       punchThroughDistance   : 500.00
[09/12 12:34:17    178s] (I)       scenicBound            : 1.15
[09/12 12:34:17    178s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 12:34:17    178s] (I)       source-to-sink ratio   : 0.00
[09/12 12:34:17    178s] (I)       targetCongestionRatioH : 1.00
[09/12 12:34:17    178s] (I)       targetCongestionRatioV : 1.00
[09/12 12:34:17    178s] (I)       layerCongestionRatio   : 0.70
[09/12 12:34:17    178s] (I)       m1CongestionRatio      : 0.10
[09/12 12:34:17    178s] (I)       m2m3CongestionRatio    : 0.70
[09/12 12:34:17    178s] (I)       localRouteEffort       : 1.00
[09/12 12:34:17    178s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 12:34:17    178s] (I)       supplyScaleFactorH     : 1.00
[09/12 12:34:17    178s] (I)       supplyScaleFactorV     : 1.00
[09/12 12:34:17    178s] (I)       highlight3DOverflowFactor: 0.00
[09/12 12:34:17    178s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 12:34:17    178s] (I)       routeVias              : 
[09/12 12:34:17    178s] (I)       readTROption           : true
[09/12 12:34:17    178s] (I)       extraSpacingFactor     : 1.00
[09/12 12:34:17    178s] [NR-eGR] numTracksPerClockWire  : 0
[09/12 12:34:17    178s] (I)       routeSelectedNetsOnly  : false
[09/12 12:34:17    178s] (I)       clkNetUseMaxDemand     : false
[09/12 12:34:17    178s] (I)       extraDemandForClocks   : 0
[09/12 12:34:17    178s] (I)       steinerRemoveLayers    : false
[09/12 12:34:17    178s] (I)       demoteLayerScenicScale : 1.00
[09/12 12:34:17    178s] (I)       nonpreferLayerCostScale : 100.00
[09/12 12:34:17    178s] (I)       similarTopologyRoutingFast : false
[09/12 12:34:17    178s] (I)       spanningTreeRefinement : false
[09/12 12:34:17    178s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 12:34:17    178s] (I)       starting read tracks
[09/12 12:34:17    178s] (I)       build grid graph
[09/12 12:34:17    178s] (I)       build grid graph start
[09/12 12:34:17    178s] [NR-eGR] Layer1 has no routable track
[09/12 12:34:17    178s] [NR-eGR] Layer2 has single uniform track structure
[09/12 12:34:17    178s] [NR-eGR] Layer3 has single uniform track structure
[09/12 12:34:17    178s] [NR-eGR] Layer4 has single uniform track structure
[09/12 12:34:17    178s] [NR-eGR] Layer5 has single uniform track structure
[09/12 12:34:17    178s] [NR-eGR] Layer6 has single uniform track structure
[09/12 12:34:17    178s] [NR-eGR] Layer7 has single uniform track structure
[09/12 12:34:17    178s] [NR-eGR] Layer8 has single uniform track structure
[09/12 12:34:17    178s] [NR-eGR] Layer9 has single uniform track structure
[09/12 12:34:17    178s] [NR-eGR] Layer10 has single uniform track structure
[09/12 12:34:17    178s] (I)       build grid graph end
[09/12 12:34:17    178s] (I)       numViaLayers=10
[09/12 12:34:17    178s] (I)       Reading via via1_8 for layer: 0 
[09/12 12:34:17    178s] (I)       Reading via via2_8 for layer: 1 
[09/12 12:34:17    178s] (I)       Reading via via3_2 for layer: 2 
[09/12 12:34:17    178s] (I)       Reading via via4_0 for layer: 3 
[09/12 12:34:17    178s] (I)       Reading via via5_0 for layer: 4 
[09/12 12:34:17    178s] (I)       Reading via via6_0 for layer: 5 
[09/12 12:34:17    178s] (I)       Reading via via7_0 for layer: 6 
[09/12 12:34:17    178s] (I)       Reading via via8_0 for layer: 7 
[09/12 12:34:17    178s] (I)       Reading via via9_0 for layer: 8 
[09/12 12:34:17    178s] (I)       end build via table
[09/12 12:34:17    178s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7202 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 12:34:17    178s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/12 12:34:17    178s] (I)       readDataFromPlaceDB
[09/12 12:34:17    178s] (I)       Read net information..
[09/12 12:34:17    178s] [NR-eGR] Read numTotalNets=35989  numIgnoredNets=0
[09/12 12:34:17    178s] (I)       Read testcase time = 0.010 seconds
[09/12 12:34:17    178s] 
[09/12 12:34:17    178s] (I)       read default dcut vias
[09/12 12:34:17    178s] (I)       Reading via via1_4 for layer: 0 
[09/12 12:34:17    178s] (I)       Reading via via2_8 for layer: 1 
[09/12 12:34:17    178s] (I)       Reading via via3_2 for layer: 2 
[09/12 12:34:17    178s] (I)       Reading via via4_0 for layer: 3 
[09/12 12:34:17    178s] (I)       Reading via via5_0 for layer: 4 
[09/12 12:34:17    178s] (I)       Reading via via6_0 for layer: 5 
[09/12 12:34:17    178s] (I)       Reading via via7_0 for layer: 6 
[09/12 12:34:17    178s] (I)       Reading via via8_0 for layer: 7 
[09/12 12:34:17    178s] (I)       Reading via via9_0 for layer: 8 
[09/12 12:34:17    178s] (I)       build grid graph start
[09/12 12:34:17    178s] (I)       build grid graph end
[09/12 12:34:17    178s] (I)       Model blockage into capacity
[09/12 12:34:17    178s] (I)       Read numBlocks=7202  numPreroutedWires=0  numCapScreens=0
[09/12 12:34:17    178s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 12:34:17    178s] (I)       blocked area on Layer2 : 1078056000  (0.30%)
[09/12 12:34:17    178s] (I)       blocked area on Layer3 : 1307577600  (0.36%)
[09/12 12:34:17    178s] (I)       blocked area on Layer4 : 1818288000  (0.50%)
[09/12 12:34:17    178s] (I)       blocked area on Layer5 : 2110406400  (0.58%)
[09/12 12:34:17    178s] (I)       blocked area on Layer6 : 2282961600  (0.63%)
[09/12 12:34:17    178s] (I)       blocked area on Layer7 : 8478720000  (2.35%)
[09/12 12:34:17    178s] (I)       blocked area on Layer8 : 9273600000  (2.57%)
[09/12 12:34:17    178s] (I)       blocked area on Layer9 : 42759168000  (11.83%)
[09/12 12:34:17    178s] (I)       blocked area on Layer10 : 135860224000  (37.60%)
[09/12 12:34:17    178s] (I)       Modeling time = 0.000 seconds
[09/12 12:34:17    178s] 
[09/12 12:34:17    178s] (I)       Number of ignored nets = 0
[09/12 12:34:17    178s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/12 12:34:17    178s] (I)       Number of clock nets = 2.  Ignored: No
[09/12 12:34:17    178s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 12:34:17    178s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 12:34:17    178s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 12:34:17    178s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 12:34:17    178s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 12:34:17    178s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 12:34:17    178s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 12:34:17    178s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[09/12 12:34:17    178s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1164.0 MB
[09/12 12:34:17    178s] (I)       Ndr track 0 does not exist
[09/12 12:34:17    178s] (I)       Layer1  viaCost=200.00
[09/12 12:34:17    178s] (I)       Layer2  viaCost=200.00
[09/12 12:34:17    178s] (I)       Layer3  viaCost=100.00
[09/12 12:34:17    178s] (I)       Layer4  viaCost=100.00
[09/12 12:34:17    178s] (I)       Layer5  viaCost=100.00
[09/12 12:34:17    178s] (I)       Layer6  viaCost=100.00
[09/12 12:34:17    178s] (I)       Layer7  viaCost=100.00
[09/12 12:34:17    178s] (I)       Layer8  viaCost=100.00
[09/12 12:34:17    178s] (I)       Layer9  viaCost=100.00
[09/12 12:34:17    178s] (I)       ---------------------Grid Graph Info--------------------
[09/12 12:34:17    178s] (I)       routing area        :  (0, 0) - (605340, 596960)
[09/12 12:34:17    178s] (I)       core area           :  (10260, 10080) - (595080, 586880)
[09/12 12:34:17    178s] (I)       Site Width          :   380  (dbu)
[09/12 12:34:17    178s] (I)       Row Height          :  2800  (dbu)
[09/12 12:34:17    178s] (I)       GCell Width         : 19600  (dbu)
[09/12 12:34:17    178s] (I)       GCell Height        : 19600  (dbu)
[09/12 12:34:17    178s] (I)       grid                :    31    31    10
[09/12 12:34:17    178s] (I)       vertical capacity   :     0 19600     0 19600     0 19600     0 19600     0 19600
[09/12 12:34:17    178s] (I)       horizontal capacity :     0     0 19600     0 19600     0 19600     0 19600     0
[09/12 12:34:17    178s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[09/12 12:34:17    178s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[09/12 12:34:17    178s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[09/12 12:34:17    178s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[09/12 12:34:17    178s] (I)       Num tracks per GCell: 72.59 51.58 70.00 35.00 35.00 35.00 11.67 11.67  6.12  5.83
[09/12 12:34:17    178s] (I)       Total num of tracks :     0  1593  2132  1081  1065  1081   355   359   186   179
[09/12 12:34:17    178s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[09/12 12:34:17    178s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[09/12 12:34:17    178s] (I)       --------------------------------------------------------
[09/12 12:34:17    178s] 
[09/12 12:34:17    178s] [NR-eGR] ============ Routing rule table ============
[09/12 12:34:17    178s] [NR-eGR] Rule id 0. Nets 35989 
[09/12 12:34:17    178s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 12:34:17    178s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[09/12 12:34:17    178s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[09/12 12:34:17    178s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[09/12 12:34:17    178s] [NR-eGR] ========================================
[09/12 12:34:17    178s] [NR-eGR] 
[09/12 12:34:17    178s] (I)       After initializing earlyGlobalRoute syMemory usage = 1164.0 MB
[09/12 12:34:17    178s] (I)       Loading and dumping file time : 0.31 seconds
[09/12 12:34:17    178s] (I)       ============= Initialization =============
[09/12 12:34:17    178s] (I)       numLocalWires=108351  numGlobalNetBranches=28905  numLocalNetBranches=25305
[09/12 12:34:17    178s] (I)       totalPins=113624  totalGlobalPin=36535 (32.15%)
[09/12 12:34:17    178s] (I)       total 2D Cap : 245670 = (114711 H, 130959 V)
[09/12 12:34:17    178s] (I)       ============  Phase 1a Route ============
[09/12 12:34:17    178s] (I)       Phase 1a runs 0.00 seconds
[09/12 12:34:17    178s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[09/12 12:34:17    178s] (I)       Usage: 31411 = (14997 H, 16414 V) = (13.07% H, 12.53% V) = (1.470e+05um H, 1.609e+05um V)
[09/12 12:34:17    178s] (I)       
[09/12 12:34:17    178s] (I)       ============  Phase 1b Route ============
[09/12 12:34:17    178s] (I)       Usage: 31411 = (14997 H, 16414 V) = (13.07% H, 12.53% V) = (1.470e+05um H, 1.609e+05um V)
[09/12 12:34:17    178s] (I)       
[09/12 12:34:17    178s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[09/12 12:34:17    178s] 
[09/12 12:34:17    178s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/12 12:34:17    178s] Finished Early Global Route rough congestion estimation: mem = 1164.0M
[09/12 12:34:17    178s] earlyGlobalRoute rough estimation gcell size 7 row height
[09/12 12:34:17    178s] Congestion driven padding in post-place stage.
[09/12 12:34:17    178s] Congestion driven padding increases utilization from 0.796 to 0.797
[09/12 12:34:17    178s] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1164.0M
[09/12 12:34:18    179s] Global placement CDP skipped at cutLevel 9.
[09/12 12:34:18    179s] Iteration  9: Total net bbox = 3.047e+05 (1.55e+05 1.50e+05)
[09/12 12:34:18    179s]               Est.  stn bbox = 3.987e+05 (2.00e+05 1.98e+05)
[09/12 12:34:18    179s]               cpu = 0:00:21.1 real = 0:00:21.0 mem = 1164.0M
[09/12 12:34:33    194s] nrCritNet: 0.00% ( 0 / 36071 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[09/12 12:34:48    209s] nrCritNet: 0.00% ( 0 / 36071 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[09/12 12:34:48    209s] Iteration 10: Total net bbox = 3.047e+05 (1.55e+05 1.50e+05)
[09/12 12:34:48    209s]               Est.  stn bbox = 3.987e+05 (2.00e+05 1.98e+05)
[09/12 12:34:48    209s]               cpu = 0:00:29.8 real = 0:00:30.0 mem = 1164.0M
[09/12 12:35:03    224s] Starting Early Global Route rough congestion estimation: mem = 1164.0M
[09/12 12:35:03    224s] (I)       Reading DB...
[09/12 12:35:04    224s] (I)       before initializing RouteDB syMemory usage = 1164.0 MB
[09/12 12:35:04    224s] (I)       congestionReportName   : 
[09/12 12:35:04    224s] (I)       layerRangeFor2DCongestion : 
[09/12 12:35:04    224s] (I)       buildTerm2TermWires    : 1
[09/12 12:35:04    224s] (I)       doTrackAssignment      : 1
[09/12 12:35:04    224s] (I)       dumpBookshelfFiles     : 0
[09/12 12:35:04    224s] (I)       numThreads             : 1
[09/12 12:35:04    224s] (I)       bufferingAwareRouting  : false
[09/12 12:35:04    224s] [NR-eGR] honorMsvRouteConstraint: false
[09/12 12:35:04    224s] (I)       honorPin               : false
[09/12 12:35:04    224s] (I)       honorPinGuide          : true
[09/12 12:35:04    224s] (I)       honorPartition         : false
[09/12 12:35:04    224s] (I)       allowPartitionCrossover: false
[09/12 12:35:04    224s] (I)       honorSingleEntry       : true
[09/12 12:35:04    224s] (I)       honorSingleEntryStrong : true
[09/12 12:35:04    224s] (I)       handleViaSpacingRule   : false
[09/12 12:35:04    224s] (I)       handleEolSpacingRule   : false
[09/12 12:35:04    224s] (I)       PDConstraint           : none
[09/12 12:35:04    224s] (I)       expBetterNDRHandling   : false
[09/12 12:35:04    224s] [NR-eGR] honorClockSpecNDR      : 0
[09/12 12:35:04    224s] (I)       routingEffortLevel     : 3
[09/12 12:35:04    224s] (I)       effortLevel            : standard
[09/12 12:35:04    224s] [NR-eGR] minRouteLayer          : 2
[09/12 12:35:04    224s] [NR-eGR] maxRouteLayer          : 127
[09/12 12:35:04    224s] (I)       relaxedTopLayerCeiling : 127
[09/12 12:35:04    224s] (I)       relaxedBottomLayerFloor: 2
[09/12 12:35:04    224s] (I)       numRowsPerGCell        : 4
[09/12 12:35:04    224s] (I)       speedUpLargeDesign     : 0
[09/12 12:35:04    224s] (I)       multiThreadingTA       : 1
[09/12 12:35:04    224s] (I)       blkAwareLayerSwitching : 1
[09/12 12:35:04    224s] (I)       optimizationMode       : false
[09/12 12:35:04    224s] (I)       routeSecondPG          : false
[09/12 12:35:04    224s] (I)       scenicRatioForLayerRelax: 0.00
[09/12 12:35:04    224s] (I)       detourLimitForLayerRelax: 0.00
[09/12 12:35:04    224s] (I)       punchThroughDistance   : 500.00
[09/12 12:35:04    224s] (I)       scenicBound            : 1.15
[09/12 12:35:04    224s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 12:35:04    224s] (I)       source-to-sink ratio   : 0.00
[09/12 12:35:04    224s] (I)       targetCongestionRatioH : 1.00
[09/12 12:35:04    224s] (I)       targetCongestionRatioV : 1.00
[09/12 12:35:04    224s] (I)       layerCongestionRatio   : 0.70
[09/12 12:35:04    224s] (I)       m1CongestionRatio      : 0.10
[09/12 12:35:04    224s] (I)       m2m3CongestionRatio    : 0.70
[09/12 12:35:04    224s] (I)       localRouteEffort       : 1.00
[09/12 12:35:04    224s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 12:35:04    224s] (I)       supplyScaleFactorH     : 1.00
[09/12 12:35:04    224s] (I)       supplyScaleFactorV     : 1.00
[09/12 12:35:04    224s] (I)       highlight3DOverflowFactor: 0.00
[09/12 12:35:04    224s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 12:35:04    224s] (I)       routeVias              : 
[09/12 12:35:04    224s] (I)       readTROption           : true
[09/12 12:35:04    224s] (I)       extraSpacingFactor     : 1.00
[09/12 12:35:04    224s] [NR-eGR] numTracksPerClockWire  : 0
[09/12 12:35:04    224s] (I)       routeSelectedNetsOnly  : false
[09/12 12:35:04    224s] (I)       clkNetUseMaxDemand     : false
[09/12 12:35:04    224s] (I)       extraDemandForClocks   : 0
[09/12 12:35:04    224s] (I)       steinerRemoveLayers    : false
[09/12 12:35:04    224s] (I)       demoteLayerScenicScale : 1.00
[09/12 12:35:04    224s] (I)       nonpreferLayerCostScale : 100.00
[09/12 12:35:04    224s] (I)       similarTopologyRoutingFast : false
[09/12 12:35:04    224s] (I)       spanningTreeRefinement : false
[09/12 12:35:04    224s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 12:35:04    224s] (I)       starting read tracks
[09/12 12:35:04    224s] (I)       build grid graph
[09/12 12:35:04    224s] (I)       build grid graph start
[09/12 12:35:04    224s] [NR-eGR] Layer1 has no routable track
[09/12 12:35:04    224s] [NR-eGR] Layer2 has single uniform track structure
[09/12 12:35:04    224s] [NR-eGR] Layer3 has single uniform track structure
[09/12 12:35:04    224s] [NR-eGR] Layer4 has single uniform track structure
[09/12 12:35:04    224s] [NR-eGR] Layer5 has single uniform track structure
[09/12 12:35:04    224s] [NR-eGR] Layer6 has single uniform track structure
[09/12 12:35:04    224s] [NR-eGR] Layer7 has single uniform track structure
[09/12 12:35:04    224s] [NR-eGR] Layer8 has single uniform track structure
[09/12 12:35:04    224s] [NR-eGR] Layer9 has single uniform track structure
[09/12 12:35:04    224s] [NR-eGR] Layer10 has single uniform track structure
[09/12 12:35:04    224s] (I)       build grid graph end
[09/12 12:35:04    224s] (I)       numViaLayers=10
[09/12 12:35:04    224s] (I)       Reading via via1_8 for layer: 0 
[09/12 12:35:04    224s] (I)       Reading via via2_8 for layer: 1 
[09/12 12:35:04    224s] (I)       Reading via via3_2 for layer: 2 
[09/12 12:35:04    224s] (I)       Reading via via4_0 for layer: 3 
[09/12 12:35:04    224s] (I)       Reading via via5_0 for layer: 4 
[09/12 12:35:04    224s] (I)       Reading via via6_0 for layer: 5 
[09/12 12:35:04    224s] (I)       Reading via via7_0 for layer: 6 
[09/12 12:35:04    224s] (I)       Reading via via8_0 for layer: 7 
[09/12 12:35:04    224s] (I)       Reading via via9_0 for layer: 8 
[09/12 12:35:04    224s] (I)       end build via table
[09/12 12:35:04    224s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7202 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 12:35:04    224s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/12 12:35:04    224s] (I)       readDataFromPlaceDB
[09/12 12:35:04    224s] (I)       Read net information..
[09/12 12:35:04    224s] [NR-eGR] Read numTotalNets=35989  numIgnoredNets=0
[09/12 12:35:04    224s] (I)       Read testcase time = 0.020 seconds
[09/12 12:35:04    224s] 
[09/12 12:35:04    224s] (I)       read default dcut vias
[09/12 12:35:04    224s] (I)       Reading via via1_4 for layer: 0 
[09/12 12:35:04    224s] (I)       Reading via via2_8 for layer: 1 
[09/12 12:35:04    224s] (I)       Reading via via3_2 for layer: 2 
[09/12 12:35:04    224s] (I)       Reading via via4_0 for layer: 3 
[09/12 12:35:04    224s] (I)       Reading via via5_0 for layer: 4 
[09/12 12:35:04    224s] (I)       Reading via via6_0 for layer: 5 
[09/12 12:35:04    224s] (I)       Reading via via7_0 for layer: 6 
[09/12 12:35:04    224s] (I)       Reading via via8_0 for layer: 7 
[09/12 12:35:04    224s] (I)       Reading via via9_0 for layer: 8 
[09/12 12:35:04    224s] (I)       build grid graph start
[09/12 12:35:04    224s] (I)       build grid graph end
[09/12 12:35:04    224s] (I)       Model blockage into capacity
[09/12 12:35:04    224s] (I)       Read numBlocks=7202  numPreroutedWires=0  numCapScreens=0
[09/12 12:35:04    224s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 12:35:04    224s] (I)       blocked area on Layer2 : 1078056000  (0.30%)
[09/12 12:35:04    224s] (I)       blocked area on Layer3 : 1307577600  (0.36%)
[09/12 12:35:04    224s] (I)       blocked area on Layer4 : 1818288000  (0.50%)
[09/12 12:35:04    224s] (I)       blocked area on Layer5 : 2110406400  (0.58%)
[09/12 12:35:04    224s] (I)       blocked area on Layer6 : 2282961600  (0.63%)
[09/12 12:35:04    224s] (I)       blocked area on Layer7 : 8478720000  (2.35%)
[09/12 12:35:04    224s] (I)       blocked area on Layer8 : 9273600000  (2.57%)
[09/12 12:35:04    224s] (I)       blocked area on Layer9 : 42759168000  (11.83%)
[09/12 12:35:04    224s] (I)       blocked area on Layer10 : 135860224000  (37.60%)
[09/12 12:35:04    224s] (I)       Modeling time = 0.000 seconds
[09/12 12:35:04    224s] 
[09/12 12:35:04    224s] (I)       Number of ignored nets = 0
[09/12 12:35:04    224s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/12 12:35:04    224s] (I)       Number of clock nets = 2.  Ignored: No
[09/12 12:35:04    224s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 12:35:04    224s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 12:35:04    224s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 12:35:04    224s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 12:35:04    224s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 12:35:04    224s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 12:35:04    224s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 12:35:04    224s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[09/12 12:35:04    224s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1169.8 MB
[09/12 12:35:04    224s] (I)       Ndr track 0 does not exist
[09/12 12:35:04    224s] (I)       Layer1  viaCost=200.00
[09/12 12:35:04    224s] (I)       Layer2  viaCost=200.00
[09/12 12:35:04    224s] (I)       Layer3  viaCost=100.00
[09/12 12:35:04    224s] (I)       Layer4  viaCost=100.00
[09/12 12:35:04    224s] (I)       Layer5  viaCost=100.00
[09/12 12:35:04    224s] (I)       Layer6  viaCost=100.00
[09/12 12:35:04    224s] (I)       Layer7  viaCost=100.00
[09/12 12:35:04    224s] (I)       Layer8  viaCost=100.00
[09/12 12:35:04    224s] (I)       Layer9  viaCost=100.00
[09/12 12:35:04    224s] (I)       ---------------------Grid Graph Info--------------------
[09/12 12:35:04    224s] (I)       routing area        :  (0, 0) - (605340, 596960)
[09/12 12:35:04    224s] (I)       core area           :  (10260, 10080) - (595080, 586880)
[09/12 12:35:04    224s] (I)       Site Width          :   380  (dbu)
[09/12 12:35:04    224s] (I)       Row Height          :  2800  (dbu)
[09/12 12:35:04    224s] (I)       GCell Width         : 11200  (dbu)
[09/12 12:35:04    224s] (I)       GCell Height        : 11200  (dbu)
[09/12 12:35:04    224s] (I)       grid                :    54    54    10
[09/12 12:35:04    224s] (I)       vertical capacity   :     0 11200     0 11200     0 11200     0 11200     0 11200
[09/12 12:35:04    224s] (I)       horizontal capacity :     0     0 11200     0 11200     0 11200     0 11200     0
[09/12 12:35:04    224s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[09/12 12:35:04    224s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[09/12 12:35:04    224s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[09/12 12:35:04    224s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[09/12 12:35:04    224s] (I)       Num tracks per GCell: 41.48 29.47 40.00 20.00 20.00 20.00  6.67  6.67  3.50  3.33
[09/12 12:35:04    224s] (I)       Total num of tracks :     0  1593  2132  1081  1065  1081   355   359   186   179
[09/12 12:35:04    224s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[09/12 12:35:04    224s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[09/12 12:35:04    224s] (I)       --------------------------------------------------------
[09/12 12:35:04    224s] 
[09/12 12:35:04    224s] [NR-eGR] ============ Routing rule table ============
[09/12 12:35:04    224s] [NR-eGR] Rule id 0. Nets 35989 
[09/12 12:35:04    224s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 12:35:04    224s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[09/12 12:35:04    224s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[09/12 12:35:04    224s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[09/12 12:35:04    224s] [NR-eGR] ========================================
[09/12 12:35:04    224s] [NR-eGR] 
[09/12 12:35:04    224s] (I)       After initializing earlyGlobalRoute syMemory usage = 1169.8 MB
[09/12 12:35:04    224s] (I)       Loading and dumping file time : 0.31 seconds
[09/12 12:35:04    224s] (I)       ============= Initialization =============
[09/12 12:35:04    224s] (I)       numLocalWires=81244  numGlobalNetBranches=21339  numLocalNetBranches=19307
[09/12 12:35:04    224s] (I)       totalPins=113624  totalGlobalPin=55129 (48.52%)
[09/12 12:35:04    224s] (I)       total 2D Cap : 428204 = (200082 H, 228122 V)
[09/12 12:35:04    224s] (I)       ============  Phase 1a Route ============
[09/12 12:35:04    224s] (I)       Phase 1a runs 0.02 seconds
[09/12 12:35:04    224s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[09/12 12:35:04    224s] (I)       Usage: 58390 = (28817 H, 29573 V) = (14.40% H, 12.96% V) = (1.614e+05um H, 1.656e+05um V)
[09/12 12:35:04    224s] (I)       
[09/12 12:35:04    224s] (I)       ============  Phase 1b Route ============
[09/12 12:35:04    224s] (I)       Usage: 58390 = (28817 H, 29573 V) = (14.40% H, 12.96% V) = (1.614e+05um H, 1.656e+05um V)
[09/12 12:35:04    224s] (I)       
[09/12 12:35:04    224s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[09/12 12:35:04    224s] 
[09/12 12:35:04    224s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/12 12:35:04    224s] Finished Early Global Route rough congestion estimation: mem = 1169.8M
[09/12 12:35:04    224s] earlyGlobalRoute rough estimation gcell size 4 row height
[09/12 12:35:04    224s] Congestion driven padding in post-place stage.
[09/12 12:35:04    225s] Congestion driven padding increases utilization from 0.796 to 0.796
[09/12 12:35:04    225s] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 1169.8M
[09/12 12:35:05    225s] Global placement CDP skipped at cutLevel 11.
[09/12 12:35:05    225s] Iteration 11: Total net bbox = 3.089e+05 (1.57e+05 1.52e+05)
[09/12 12:35:05    225s]               Est.  stn bbox = 4.069e+05 (2.05e+05 2.02e+05)
[09/12 12:35:05    225s]               cpu = 0:00:16.4 real = 0:00:17.0 mem = 1169.8M
[09/12 12:35:19    240s] nrCritNet: 0.00% ( 0 / 36071 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[09/12 12:35:34    255s] nrCritNet: 0.00% ( 0 / 36071 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[09/12 12:35:34    255s] Iteration 12: Total net bbox = 3.089e+05 (1.57e+05 1.52e+05)
[09/12 12:35:34    255s]               Est.  stn bbox = 4.069e+05 (2.05e+05 2.02e+05)
[09/12 12:35:34    255s]               cpu = 0:00:29.5 real = 0:00:29.0 mem = 1169.8M
[09/12 12:36:00    280s] Iteration 13: Total net bbox = 3.278e+05 (1.62e+05 1.65e+05)
[09/12 12:36:00    280s]               Est.  stn bbox = 4.257e+05 (2.10e+05 2.15e+05)
[09/12 12:36:00    280s]               cpu = 0:00:25.3 real = 0:00:26.0 mem = 1169.8M
[09/12 12:36:00    280s] Iteration 14: Total net bbox = 3.278e+05 (1.62e+05 1.65e+05)
[09/12 12:36:00    280s]               Est.  stn bbox = 4.257e+05 (2.10e+05 2.15e+05)
[09/12 12:36:00    280s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1169.8M
[09/12 12:36:00    280s] *** cost = 3.278e+05 (1.62e+05 1.65e+05) (cpu for global=0:03:16) real=0:03:19***
[09/12 12:36:00    280s] Info: 1 clock gating cells identified, 0 (on average) moved
[09/12 12:36:00    280s] Solver runtime cpu: 0:01:35 real: 0:01:37
[09/12 12:36:00    280s] Core Placement runtime cpu: 0:01:41 real: 0:01:44
[09/12 12:36:00    280s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/12 12:36:00    280s] Type 'man IMPSP-9025' for more detail.
[09/12 12:36:00    280s] #spOpts: mergeVia=F 
[09/12 12:36:00    280s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[09/12 12:36:00    280s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 12:36:00    280s] *** Starting refinePlace (0:04:41 mem=1169.8M) ***
[09/12 12:36:00    280s] Total net bbox length = 3.278e+05 (1.624e+05 1.654e+05) (ext = 5.394e+04)
[09/12 12:36:01    280s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 12:36:01    280s] Starting refinePlace ...
[09/12 12:36:01    281s] default core: bins with density >  0.75 = 8.84 % ( 39 / 441 )
[09/12 12:36:01    281s] Density distribution unevenness ratio = 6.006%
[09/12 12:36:02    281s]   Spread Effort: high, standalone mode, useDDP on.
[09/12 12:36:02    281s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=1169.8MB) @(0:04:41 - 0:04:42).
[09/12 12:36:02    281s] Move report: preRPlace moves 30250 insts, mean move: 0.47 um, max move: 2.79 um
[09/12 12:36:02    281s] 	Max move on inst (DP/EX_Stage/MUL/mult_65/S2_4_27): (267.47, 25.36) --> (266.76, 27.44)
[09/12 12:36:02    281s] 	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: FA_X1
[09/12 12:36:02    281s] wireLenOptFixPriorityInst 0 inst fixed
[09/12 12:36:02    281s] Placement tweakage begins.
[09/12 12:36:02    282s] wire length = 3.774e+05
[09/12 12:36:14    294s] wire length = 3.604e+05
[09/12 12:36:14    294s] Placement tweakage ends.
[09/12 12:36:14    294s] Move report: tweak moves 7243 insts, mean move: 2.01 um, max move: 47.98 um
[09/12 12:36:14    294s] 	Max move on inst (DP/SHIFT_AMOUNT_MUX3/U10): (175.18, 61.04) --> (174.80, 108.64)
[09/12 12:36:14    294s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:12.8, real=0:00:12.0, mem=1169.8MB) @(0:04:42 - 0:04:55).
[09/12 12:36:15    295s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 12:36:15    295s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=1169.8MB) @(0:04:55 - 0:04:56).
[09/12 12:36:15    295s] Move report: Detail placement moves 30250 insts, mean move: 0.87 um, max move: 48.11 um
[09/12 12:36:15    295s] 	Max move on inst (DP/SHIFT_AMOUNT_MUX3/U10): (175.13, 60.86) --> (174.80, 108.64)
[09/12 12:36:15    295s] 	Runtime: CPU: 0:00:14.9 REAL: 0:00:14.0 MEM: 1169.8MB
[09/12 12:36:15    295s] Statistics of distance of Instance movement in refine placement:
[09/12 12:36:15    295s]   maximum (X+Y) =        48.11 um
[09/12 12:36:15    295s]   inst (DP/SHIFT_AMOUNT_MUX3/U10) with max move: (175.129, 60.8555) -> (174.8, 108.64)
[09/12 12:36:15    295s]   mean    (X+Y) =         0.87 um
[09/12 12:36:15    295s] Total instances flipped for WireLenOpt: 2481
[09/12 12:36:15    295s] Summary Report:
[09/12 12:36:15    295s] Instances move: 30250 (out of 30250 movable)
[09/12 12:36:15    295s] Instances flipped: 0
[09/12 12:36:15    295s] Mean displacement: 0.87 um
[09/12 12:36:15    295s] Max displacement: 48.11 um (Instance: DP/SHIFT_AMOUNT_MUX3/U10) (175.129, 60.8555) -> (174.8, 108.64)
[09/12 12:36:15    295s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[09/12 12:36:15    295s] Total instances moved : 30250
[09/12 12:36:16    295s] Total net bbox length = 3.166e+05 (1.497e+05 1.670e+05) (ext = 5.383e+04)
[09/12 12:36:16    295s] Runtime: CPU: 0:00:15.1 REAL: 0:00:15.0 MEM: 1169.8MB
[09/12 12:36:16    295s] [CPU] RefinePlace/total (cpu=0:00:15.1, real=0:00:15.0, mem=1169.8MB) @(0:04:41 - 0:04:56).
[09/12 12:36:16    295s] *** Finished refinePlace (0:04:56 mem=1169.8M) ***
[09/12 12:36:16    296s] *** End of Placement (cpu=0:03:43, real=0:03:47, mem=1169.8M) ***
[09/12 12:36:16    296s] #spOpts: mergeVia=F 
[09/12 12:36:16    296s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[09/12 12:36:16    296s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 12:36:16    296s] default core: bins with density >  0.75 = 9.07 % ( 40 / 441 )
[09/12 12:36:16    296s] Density distribution unevenness ratio = 5.918%
[09/12 12:36:16    296s] *** Free Virtual Timing Model ...(mem=1169.8M)
[09/12 12:36:16    296s] Starting congestion repair ...
[09/12 12:36:16    296s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[09/12 12:36:16    296s] Starting Early Global Route congestion estimation: mem = 1155.2M
[09/12 12:36:16    296s] (I)       Reading DB...
[09/12 12:36:16    296s] (I)       before initializing RouteDB syMemory usage = 1167.7 MB
[09/12 12:36:16    296s] (I)       congestionReportName   : 
[09/12 12:36:16    296s] (I)       layerRangeFor2DCongestion : 
[09/12 12:36:16    296s] (I)       buildTerm2TermWires    : 1
[09/12 12:36:16    296s] (I)       doTrackAssignment      : 1
[09/12 12:36:16    296s] (I)       dumpBookshelfFiles     : 0
[09/12 12:36:16    296s] (I)       numThreads             : 1
[09/12 12:36:16    296s] (I)       bufferingAwareRouting  : false
[09/12 12:36:16    296s] [NR-eGR] honorMsvRouteConstraint: false
[09/12 12:36:16    296s] (I)       honorPin               : false
[09/12 12:36:16    296s] (I)       honorPinGuide          : true
[09/12 12:36:16    296s] (I)       honorPartition         : false
[09/12 12:36:16    296s] (I)       allowPartitionCrossover: false
[09/12 12:36:16    296s] (I)       honorSingleEntry       : true
[09/12 12:36:16    296s] (I)       honorSingleEntryStrong : true
[09/12 12:36:16    296s] (I)       handleViaSpacingRule   : false
[09/12 12:36:16    296s] (I)       handleEolSpacingRule   : false
[09/12 12:36:16    296s] (I)       PDConstraint           : none
[09/12 12:36:16    296s] (I)       expBetterNDRHandling   : false
[09/12 12:36:16    296s] [NR-eGR] honorClockSpecNDR      : 0
[09/12 12:36:16    296s] (I)       routingEffortLevel     : 3
[09/12 12:36:16    296s] (I)       effortLevel            : standard
[09/12 12:36:16    296s] [NR-eGR] minRouteLayer          : 2
[09/12 12:36:16    296s] [NR-eGR] maxRouteLayer          : 127
[09/12 12:36:16    296s] (I)       relaxedTopLayerCeiling : 127
[09/12 12:36:16    296s] (I)       relaxedBottomLayerFloor: 2
[09/12 12:36:16    296s] (I)       numRowsPerGCell        : 1
[09/12 12:36:16    296s] (I)       speedUpLargeDesign     : 0
[09/12 12:36:16    296s] (I)       multiThreadingTA       : 1
[09/12 12:36:16    296s] (I)       blkAwareLayerSwitching : 1
[09/12 12:36:16    296s] (I)       optimizationMode       : false
[09/12 12:36:16    296s] (I)       routeSecondPG          : false
[09/12 12:36:16    296s] (I)       scenicRatioForLayerRelax: 0.00
[09/12 12:36:16    296s] (I)       detourLimitForLayerRelax: 0.00
[09/12 12:36:16    296s] (I)       punchThroughDistance   : 500.00
[09/12 12:36:16    296s] (I)       scenicBound            : 1.15
[09/12 12:36:16    296s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 12:36:16    296s] (I)       source-to-sink ratio   : 0.00
[09/12 12:36:16    296s] (I)       targetCongestionRatioH : 1.00
[09/12 12:36:16    296s] (I)       targetCongestionRatioV : 1.00
[09/12 12:36:16    296s] (I)       layerCongestionRatio   : 0.70
[09/12 12:36:16    296s] (I)       m1CongestionRatio      : 0.10
[09/12 12:36:16    296s] (I)       m2m3CongestionRatio    : 0.70
[09/12 12:36:16    296s] (I)       localRouteEffort       : 1.00
[09/12 12:36:16    296s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 12:36:16    296s] (I)       supplyScaleFactorH     : 1.00
[09/12 12:36:16    296s] (I)       supplyScaleFactorV     : 1.00
[09/12 12:36:16    296s] (I)       highlight3DOverflowFactor: 0.00
[09/12 12:36:16    296s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 12:36:16    296s] (I)       routeVias              : 
[09/12 12:36:16    296s] (I)       readTROption           : true
[09/12 12:36:16    296s] (I)       extraSpacingFactor     : 1.00
[09/12 12:36:16    296s] [NR-eGR] numTracksPerClockWire  : 0
[09/12 12:36:16    296s] (I)       routeSelectedNetsOnly  : false
[09/12 12:36:16    296s] (I)       clkNetUseMaxDemand     : false
[09/12 12:36:16    296s] (I)       extraDemandForClocks   : 0
[09/12 12:36:16    296s] (I)       steinerRemoveLayers    : false
[09/12 12:36:16    296s] (I)       demoteLayerScenicScale : 1.00
[09/12 12:36:16    296s] (I)       nonpreferLayerCostScale : 100.00
[09/12 12:36:16    296s] (I)       similarTopologyRoutingFast : false
[09/12 12:36:16    296s] (I)       spanningTreeRefinement : false
[09/12 12:36:16    296s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 12:36:16    296s] (I)       starting read tracks
[09/12 12:36:16    296s] (I)       build grid graph
[09/12 12:36:16    296s] (I)       build grid graph start
[09/12 12:36:16    296s] [NR-eGR] Layer1 has no routable track
[09/12 12:36:16    296s] [NR-eGR] Layer2 has single uniform track structure
[09/12 12:36:16    296s] [NR-eGR] Layer3 has single uniform track structure
[09/12 12:36:16    296s] [NR-eGR] Layer4 has single uniform track structure
[09/12 12:36:16    296s] [NR-eGR] Layer5 has single uniform track structure
[09/12 12:36:16    296s] [NR-eGR] Layer6 has single uniform track structure
[09/12 12:36:16    296s] [NR-eGR] Layer7 has single uniform track structure
[09/12 12:36:16    296s] [NR-eGR] Layer8 has single uniform track structure
[09/12 12:36:16    296s] [NR-eGR] Layer9 has single uniform track structure
[09/12 12:36:16    296s] [NR-eGR] Layer10 has single uniform track structure
[09/12 12:36:16    296s] (I)       build grid graph end
[09/12 12:36:16    296s] (I)       numViaLayers=10
[09/12 12:36:16    296s] (I)       Reading via via1_8 for layer: 0 
[09/12 12:36:16    296s] (I)       Reading via via2_8 for layer: 1 
[09/12 12:36:16    296s] (I)       Reading via via3_2 for layer: 2 
[09/12 12:36:16    296s] (I)       Reading via via4_0 for layer: 3 
[09/12 12:36:16    296s] (I)       Reading via via5_0 for layer: 4 
[09/12 12:36:16    296s] (I)       Reading via via6_0 for layer: 5 
[09/12 12:36:16    296s] (I)       Reading via via7_0 for layer: 6 
[09/12 12:36:16    296s] (I)       Reading via via8_0 for layer: 7 
[09/12 12:36:16    296s] (I)       Reading via via9_0 for layer: 8 
[09/12 12:36:16    296s] (I)       end build via table
[09/12 12:36:16    296s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7202 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 12:36:16    296s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/12 12:36:16    296s] (I)       readDataFromPlaceDB
[09/12 12:36:16    296s] (I)       Read net information..
[09/12 12:36:16    296s] [NR-eGR] Read numTotalNets=35989  numIgnoredNets=0
[09/12 12:36:16    296s] (I)       Read testcase time = 0.020 seconds
[09/12 12:36:16    296s] 
[09/12 12:36:16    296s] (I)       read default dcut vias
[09/12 12:36:16    296s] (I)       Reading via via1_4 for layer: 0 
[09/12 12:36:16    296s] (I)       Reading via via2_8 for layer: 1 
[09/12 12:36:16    296s] (I)       Reading via via3_2 for layer: 2 
[09/12 12:36:16    296s] (I)       Reading via via4_0 for layer: 3 
[09/12 12:36:16    296s] (I)       Reading via via5_0 for layer: 4 
[09/12 12:36:16    296s] (I)       Reading via via6_0 for layer: 5 
[09/12 12:36:16    296s] (I)       Reading via via7_0 for layer: 6 
[09/12 12:36:16    296s] (I)       Reading via via8_0 for layer: 7 
[09/12 12:36:16    296s] (I)       Reading via via9_0 for layer: 8 
[09/12 12:36:16    296s] (I)       build grid graph start
[09/12 12:36:16    296s] (I)       build grid graph end
[09/12 12:36:16    296s] (I)       Model blockage into capacity
[09/12 12:36:16    296s] (I)       Read numBlocks=7202  numPreroutedWires=0  numCapScreens=0
[09/12 12:36:16    296s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 12:36:16    296s] (I)       blocked area on Layer2 : 1078056000  (0.30%)
[09/12 12:36:16    296s] (I)       blocked area on Layer3 : 1307577600  (0.36%)
[09/12 12:36:16    296s] (I)       blocked area on Layer4 : 1818288000  (0.50%)
[09/12 12:36:16    296s] (I)       blocked area on Layer5 : 2110406400  (0.58%)
[09/12 12:36:16    296s] (I)       blocked area on Layer6 : 2282961600  (0.63%)
[09/12 12:36:16    296s] (I)       blocked area on Layer7 : 8478720000  (2.35%)
[09/12 12:36:16    296s] (I)       blocked area on Layer8 : 9273600000  (2.57%)
[09/12 12:36:16    296s] (I)       blocked area on Layer9 : 42759168000  (11.83%)
[09/12 12:36:16    296s] (I)       blocked area on Layer10 : 135860224000  (37.60%)
[09/12 12:36:16    296s] (I)       Modeling time = 0.030 seconds
[09/12 12:36:16    296s] 
[09/12 12:36:16    296s] (I)       Number of ignored nets = 0
[09/12 12:36:16    296s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/12 12:36:16    296s] (I)       Number of clock nets = 2.  Ignored: No
[09/12 12:36:16    296s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 12:36:16    296s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 12:36:16    296s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 12:36:16    296s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 12:36:16    296s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 12:36:16    296s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 12:36:16    296s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 12:36:16    296s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[09/12 12:36:16    296s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1167.7 MB
[09/12 12:36:16    296s] (I)       Ndr track 0 does not exist
[09/12 12:36:16    296s] (I)       Layer1  viaCost=200.00
[09/12 12:36:16    296s] (I)       Layer2  viaCost=200.00
[09/12 12:36:16    296s] (I)       Layer3  viaCost=100.00
[09/12 12:36:16    296s] (I)       Layer4  viaCost=100.00
[09/12 12:36:16    296s] (I)       Layer5  viaCost=100.00
[09/12 12:36:16    296s] (I)       Layer6  viaCost=100.00
[09/12 12:36:16    296s] (I)       Layer7  viaCost=100.00
[09/12 12:36:16    296s] (I)       Layer8  viaCost=100.00
[09/12 12:36:16    296s] (I)       Layer9  viaCost=100.00
[09/12 12:36:16    296s] (I)       ---------------------Grid Graph Info--------------------
[09/12 12:36:16    296s] (I)       routing area        :  (0, 0) - (605340, 596960)
[09/12 12:36:16    296s] (I)       core area           :  (10260, 10080) - (595080, 586880)
[09/12 12:36:16    296s] (I)       Site Width          :   380  (dbu)
[09/12 12:36:16    296s] (I)       Row Height          :  2800  (dbu)
[09/12 12:36:16    296s] (I)       GCell Width         :  2800  (dbu)
[09/12 12:36:16    296s] (I)       GCell Height        :  2800  (dbu)
[09/12 12:36:16    296s] (I)       grid                :   216   213    10
[09/12 12:36:16    296s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[09/12 12:36:16    296s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[09/12 12:36:16    296s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[09/12 12:36:16    296s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[09/12 12:36:16    296s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[09/12 12:36:16    296s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[09/12 12:36:16    296s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[09/12 12:36:16    296s] (I)       Total num of tracks :     0  1593  2132  1081  1065  1081   355   359   186   179
[09/12 12:36:16    296s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[09/12 12:36:17    296s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[09/12 12:36:17    296s] (I)       --------------------------------------------------------
[09/12 12:36:17    296s] 
[09/12 12:36:17    296s] [NR-eGR] ============ Routing rule table ============
[09/12 12:36:17    296s] [NR-eGR] Rule id 0. Nets 35989 
[09/12 12:36:17    296s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 12:36:17    296s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[09/12 12:36:17    296s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[09/12 12:36:17    296s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[09/12 12:36:17    296s] [NR-eGR] ========================================
[09/12 12:36:17    296s] [NR-eGR] 
[09/12 12:36:17    296s] (I)       After initializing earlyGlobalRoute syMemory usage = 1167.7 MB
[09/12 12:36:17    296s] (I)       Loading and dumping file time : 0.36 seconds
[09/12 12:36:17    296s] (I)       ============= Initialization =============
[09/12 12:36:17    296s] (I)       totalPins=113624  totalGlobalPin=109307 (96.20%)
[09/12 12:36:17    297s] (I)       total 2D Cap : 1700108 = (801265 H, 898843 V)
[09/12 12:36:17    297s] [NR-eGR] Layer group 1: route 35989 net(s) in layer range [2, 10]
[09/12 12:36:17    297s] (I)       ============  Phase 1a Route ============
[09/12 12:36:17    297s] (I)       Phase 1a runs 0.10 seconds
[09/12 12:36:17    297s] (I)       Usage: 249177 = (114534 H, 134643 V) = (14.29% H, 14.98% V) = (1.603e+05um H, 1.885e+05um V)
[09/12 12:36:17    297s] (I)       
[09/12 12:36:17    297s] (I)       ============  Phase 1b Route ============
[09/12 12:36:17    297s] (I)       Usage: 249177 = (114534 H, 134643 V) = (14.29% H, 14.98% V) = (1.603e+05um H, 1.885e+05um V)
[09/12 12:36:17    297s] (I)       
[09/12 12:36:17    297s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.488478e+05um
[09/12 12:36:17    297s] (I)       ============  Phase 1c Route ============
[09/12 12:36:17    297s] (I)       Usage: 249177 = (114534 H, 134643 V) = (14.29% H, 14.98% V) = (1.603e+05um H, 1.885e+05um V)
[09/12 12:36:17    297s] (I)       
[09/12 12:36:17    297s] (I)       ============  Phase 1d Route ============
[09/12 12:36:17    297s] (I)       Usage: 249177 = (114534 H, 134643 V) = (14.29% H, 14.98% V) = (1.603e+05um H, 1.885e+05um V)
[09/12 12:36:17    297s] (I)       
[09/12 12:36:17    297s] (I)       ============  Phase 1e Route ============
[09/12 12:36:17    297s] (I)       Phase 1e runs 0.00 seconds
[09/12 12:36:17    297s] (I)       Usage: 249177 = (114534 H, 134643 V) = (14.29% H, 14.98% V) = (1.603e+05um H, 1.885e+05um V)
[09/12 12:36:17    297s] (I)       
[09/12 12:36:17    297s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.488478e+05um
[09/12 12:36:17    297s] [NR-eGR] 
[09/12 12:36:17    297s] (I)       ============  Phase 1l Route ============
[09/12 12:36:17    297s] (I)       Phase 1l runs 0.22 seconds
[09/12 12:36:17    297s] (I)       
[09/12 12:36:17    297s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/12 12:36:17    297s] [NR-eGR]                OverCon            
[09/12 12:36:17    297s] [NR-eGR]                 #Gcell     %Gcell
[09/12 12:36:17    297s] [NR-eGR] Layer              (2)    OverCon 
[09/12 12:36:17    297s] [NR-eGR] ------------------------------------
[09/12 12:36:17    297s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[09/12 12:36:17    297s] [NR-eGR] Layer2      31( 0.07%)   ( 0.07%) 
[09/12 12:36:17    297s] [NR-eGR] Layer3       9( 0.02%)   ( 0.02%) 
[09/12 12:36:17    297s] [NR-eGR] Layer4      20( 0.04%)   ( 0.04%) 
[09/12 12:36:17    297s] [NR-eGR] Layer5       2( 0.00%)   ( 0.00%) 
[09/12 12:36:17    297s] [NR-eGR] Layer6       3( 0.01%)   ( 0.01%) 
[09/12 12:36:17    297s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[09/12 12:36:17    297s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[09/12 12:36:17    297s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[09/12 12:36:17    297s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[09/12 12:36:17    297s] [NR-eGR] ------------------------------------
[09/12 12:36:17    297s] [NR-eGR] Total       65( 0.02%)   ( 0.02%) 
[09/12 12:36:17    297s] [NR-eGR] 
[09/12 12:36:17    297s] (I)       Total Global Routing Runtime: 0.51 seconds
[09/12 12:36:17    297s] (I)       total 2D Cap : 1701668 = (801937 H, 899731 V)
[09/12 12:36:17    297s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/12 12:36:17    297s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/12 12:36:17    297s] Early Global Route congestion estimation runtime: 0.89 seconds, mem = 1167.7M
[09/12 12:36:17    297s] [hotspot] +------------+---------------+---------------+
[09/12 12:36:17    297s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 12:36:17    297s] [hotspot] +------------+---------------+---------------+
[09/12 12:36:17    297s] [hotspot] | normalized |          0.00 |          0.00 |
[09/12 12:36:17    297s] [hotspot] +------------+---------------+---------------+
[09/12 12:36:17    297s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/12 12:36:17    297s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/12 12:36:17    297s] Skipped repairing congestion.
[09/12 12:36:17    297s] Starting Early Global Route wiring: mem = 1167.7M
[09/12 12:36:17    297s] (I)       ============= track Assignment ============
[09/12 12:36:17    297s] (I)       extract Global 3D Wires
[09/12 12:36:17    297s] (I)       Extract Global WL : time=0.02
[09/12 12:36:17    297s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[09/12 12:36:17    297s] (I)       Initialization real time=0.00 seconds
[09/12 12:36:17    297s] (I)       Run Multi-thread track assignment
[09/12 12:36:18    297s] (I)       merging nets...
[09/12 12:36:18    297s] (I)       merging nets done
[09/12 12:36:18    298s] (I)       Kernel real time=0.60 seconds
[09/12 12:36:18    298s] (I)       End Greedy Track Assignment
[09/12 12:36:18    298s] [NR-eGR] --------------------------------------------------------------------------
[09/12 12:36:18    298s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 113624
[09/12 12:36:18    298s] [NR-eGR] Layer2(metal2)(V) length: 9.294374e+04um, number of vias: 138632
[09/12 12:36:18    298s] [NR-eGR] Layer3(metal3)(H) length: 1.463547e+05um, number of vias: 51407
[09/12 12:36:18    298s] [NR-eGR] Layer4(metal4)(V) length: 7.538002e+04um, number of vias: 5512
[09/12 12:36:18    298s] [NR-eGR] Layer5(metal5)(H) length: 1.799625e+04um, number of vias: 4765
[09/12 12:36:18    298s] [NR-eGR] Layer6(metal6)(V) length: 3.600822e+04um, number of vias: 265
[09/12 12:36:18    298s] [NR-eGR] Layer7(metal7)(H) length: 1.619209e+03um, number of vias: 153
[09/12 12:36:18    298s] [NR-eGR] Layer8(metal8)(V) length: 2.448285e+03um, number of vias: 0
[09/12 12:36:18    298s] [NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[09/12 12:36:18    298s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[09/12 12:36:18    298s] [NR-eGR] Total length: 3.727504e+05um, number of vias: 314358
[09/12 12:36:18    298s] [NR-eGR] --------------------------------------------------------------------------
[09/12 12:36:18    298s] [NR-eGR] Total clock nets wire length: 1.316130e+04um 
[09/12 12:36:18    298s] [NR-eGR] --------------------------------------------------------------------------
[09/12 12:36:18    298s] Early Global Route wiring runtime: 1.18 seconds, mem = 1151.1M
[09/12 12:36:18    298s] End of congRepair (cpu=0:00:02.1, real=0:00:02.0)
[09/12 12:36:18    298s] *** Finishing placeDesign default flow ***
[09/12 12:36:18    298s] **placeDesign ... cpu = 0: 4:20, real = 0: 4:24, mem = 1145.3M **
[09/12 12:36:19    299s] 
[09/12 12:36:19    299s] *** Summary of all messages that are not suppressed in this session:
[09/12 12:36:19    299s] Severity  ID               Count  Summary                                  
[09/12 12:36:19    299s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[09/12 12:36:19    299s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[09/12 12:36:19    299s] *** Message Summary: 2 warning(s), 0 error(s)
[09/12 12:36:19    299s] 
[09/12 12:40:25    301s] <CMD> gui_select -rect {0.560 231.855 40.873 197.744}
[09/12 12:40:30    301s] Set RLRP Inst: BTB_cache/EntrReg_i_23/data_out_reg[0]
[09/12 12:40:43    301s] Set RLRP Inst: BTB_cache/EntrReg_i_23/data_out_reg[0]
[09/12 12:40:54    301s] Set RLRP Inst: BTB_cache/EntrReg_i_23/data_out_reg[0]
[09/12 12:41:47    302s] <CMD> deselectAll
[09/12 12:41:49    302s] <CMD> selectInst {BTB_cache/EntrReg_i_10/data_out_reg[24]}
[09/12 12:41:49    302s] Set RLRP Inst: BTB_cache/EntrReg_i_10/data_out_reg[24]
[09/12 12:41:50    302s] <CMD> deselectAll
[09/12 12:41:50    302s] <CMD> selectWire 68.4600 204.2250 68.5650 204.2950 2 BTB_cache/NCmp_i_19/CWE_i_0/n2
[09/12 12:41:53    302s] <CMD> gui_select -rect {87.234 175.434 93.726 95.364}
[09/12 12:41:58    302s] Set RLRP Inst: DP/IF_Stage/ADDPC/SN/U26
[09/12 12:42:01    302s] <CMD> deselectAll
[09/12 12:42:01    302s] <CMD> selectInst DP/IF_Stage/ADDPC/SN/U10
[09/12 12:42:01    302s] Set RLRP Inst: DP/IF_Stage/ADDPC/SN/U10
[09/12 12:42:03    303s] <CMD> gui_select -rect {66.315 189.861 133.400 65.788}
[09/12 12:42:17    303s] Set RLRP Inst: BTB_cache/Mux_Frot_Tentr/U56
[09/12 12:42:38    303s] <CMD> deselectAll
[09/12 12:44:27    304s] <CMD> zoomIn
[09/12 12:44:53    304s] <CMD> zoomOut
[09/12 12:47:07    306s] <CMD> zoomIn
[09/12 12:47:25    306s] <CMD> zoomOut
[09/12 13:09:40    322s] <CMD> zoomIn
[09/12 13:09:48    323s] <CMD> zoomOut
[09/12 13:17:00    331s] <CMD> zoomIn
[09/12 13:17:00    331s] <CMD> zoomIn
[09/12 13:17:19    331s] <CMD> zoomOut
[09/12 13:17:21    331s] <CMD> zoomOut
[09/12 13:17:40    332s] <CMD> zoomOut
[09/12 13:17:42    332s] <CMD> fit
[09/12 13:18:01    333s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/12 13:20:51    334s] <CMD> setPinAssignMode -pinEditInBatch true
[09/12 13:20:51    334s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Top -layer 1 -spreadType side -pin {{DLX_address_written_data[0]} {DLX_address_written_data[1]} {DLX_address_written_data[2]} {DLX_address_written_data[3]} {DLX_address_written_data[4]} {DLX_address_written_data[5]} {DLX_address_written_data[6]} {DLX_address_written_data[7]} {DLX_address_written_data[8]} {DLX_address_written_data[9]} {DLX_address_written_data[10]} {DLX_address_written_data[11]} {DLX_address_written_data[12]} {DLX_address_written_data[13]} {DLX_address_written_data[14]} {DLX_address_written_data[15]} {DLX_address_written_data[16]} {DLX_address_written_data[17]} {DLX_address_written_data[18]} {DLX_address_written_data[19]} {DLX_address_written_data[20]} {DLX_address_written_data[21]} {DLX_address_written_data[22]} {DLX_address_written_data[23]} {DLX_address_written_data[24]} {DLX_address_written_data[25]} {DLX_address_written_data[26]} {DLX_address_written_data[27]} {DLX_address_written_data[28]} {DLX_address_written_data[29]} {DLX_address_written_data[30]} {DLX_address_written_data[31]}}
[09/12 13:20:51    335s] Successfully spread [32] pins.
[09/12 13:20:51    335s] editPin : finished (cpu = 0:00:00.3 real = 0:00:00.0, mem = 1223.7M).
[09/12 13:20:55    335s] <CMD> setPinAssignMode -pinEditInBatch false
[09/12 13:21:11    335s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/12 13:21:43    336s] **ERROR: (IMPSYT-16268):	Only support 'start' and 'center' spread for single pin.
[09/12 13:21:54    336s] <CMD> setPinAssignMode -pinEditInBatch false
[09/12 13:25:56    336s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/12 13:29:41    337s] **ERROR: (IMPSYT-16268):	Only support 'start' and 'center' spread for single pin.
[09/12 13:29:46    338s] <CMD> setPinAssignMode -pinEditInBatch false
[09/12 13:30:06    338s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/12 13:30:29    338s] <CMD> setPinAssignMode -pinEditInBatch true
[09/12 13:30:29    338s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.14 -pin DLX_clk
[09/12 13:30:29    338s] Successfully spread [1] pins.
[09/12 13:30:29    338s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1224.7M).
[09/12 13:30:34    339s] <CMD> setPinAssignMode -pinEditInBatch false
[09/12 13:30:51    339s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/12 13:33:14    340s] <CMD> setPinAssignMode -pinEditInBatch true
[09/12 13:33:14    340s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.14 -pin DLX_enable
[09/12 13:33:14    340s] Successfully spread [1] pins.
[09/12 13:33:14    340s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1224.7M).
[09/12 13:33:18    340s] <CMD> setPinAssignMode -pinEditInBatch false
[09/12 13:33:26    340s] **ERROR: (IMPSYT-6000):	No Object Selected.
[09/12 13:33:29    340s] **ERROR: (IMPSYT-6000):	No Object Selected.
[09/12 13:33:39    340s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/12 13:34:10    341s] <CMD> setPinAssignMode -pinEditInBatch true
[09/12 13:34:10    341s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 0.14 -pin DLX_enable_DRAM
[09/12 13:34:10    341s] Successfully spread [1] pins.
[09/12 13:34:10    341s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1224.7M).
[09/12 13:34:15    341s] <CMD> setPinAssignMode -pinEditInBatch false
[09/12 13:34:24    342s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/12 13:34:46    342s] <CMD> setPinAssignMode -pinEditInBatch true
[09/12 13:34:46    342s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 0.14 -pin DLX_enable
[09/12 13:34:46    342s] Successfully spread [1] pins.
[09/12 13:34:46    342s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1224.7M).
[09/12 13:34:51    342s] <CMD> setPinAssignMode -pinEditInBatch false
[09/12 13:34:59    343s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/12 13:35:20    343s] <CMD> set ptngSprNoRefreshPins 1
[09/12 13:35:20    343s] <CMD> setPtnPinStatus -cell DLX_Core -pin DLX_error -status unplaced -silent
[09/12 13:35:20    343s] <CMD> set ptngSprNoRefreshPins 0
[09/12 13:35:20    343s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[09/12 13:35:26    343s] <CMD> setPinAssignMode -pinEditInBatch false
[09/12 13:38:24    345s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/12 13:38:24    345s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/12 13:38:39    346s] <CMD> setPinAssignMode -pinEditInBatch true
[09/12 13:38:39    346s] <CMD> editPin -fixOverlap 1 -side Bottom -layer 1 -assign 0.0 0.0 -pin DLX_error
[09/12 13:38:39    346s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[09/12 13:38:39    346s] **WARN: (IMPPTN-1520):	Pin 'DLX_error' of partition 'DLX_Core' cannot be placed at the constrained location [0.00 0.00] due to a blocked pin slot close to the location. Placing the pin at location [302.57 0.00].
[09/12 13:38:39    346s] Type 'man IMPPTN-1520' for more detail.
[09/12 13:38:39    346s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1224.7M).
[09/12 13:38:42    346s] <CMD> setPinAssignMode -pinEditInBatch false
[09/12 13:39:18    346s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/12 13:39:47    347s] <CMD> setPinAssignMode -pinEditInBatch true
[09/12 13:39:47    347s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Right -layer 1 -spreadType side -pin {{DLX_IR[0]} {DLX_IR[1]} {DLX_IR[2]} {DLX_IR[3]} {DLX_IR[4]} {DLX_IR[5]} {DLX_IR[6]} {DLX_IR[7]} {DLX_IR[8]} {DLX_IR[9]} {DLX_IR[10]} {DLX_IR[11]} {DLX_IR[12]} {DLX_IR[13]} {DLX_IR[14]} {DLX_IR[15]} {DLX_IR[16]} {DLX_IR[17]} {DLX_IR[18]} {DLX_IR[19]} {DLX_IR[20]} {DLX_IR[21]} {DLX_IR[22]} {DLX_IR[23]} {DLX_IR[24]} {DLX_IR[25]} {DLX_IR[26]} {DLX_IR[27]} {DLX_IR[28]} {DLX_IR[29]} {DLX_IR[30]} {DLX_IR[31]}}
[09/12 13:39:47    347s] Successfully spread [32] pins.
[09/12 13:39:47    347s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1224.7M).
[09/12 13:39:54    347s] <CMD> setPinAssignMode -pinEditInBatch false
[09/12 13:40:00    347s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/12 13:40:20    348s] <CMD> setPinAssignMode -pinEditInBatch true
[09/12 13:40:20    348s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Left -layer 1 -spreadType side -pin {{DLX_PC[0]} {DLX_PC[1]} {DLX_PC[2]} {DLX_PC[3]} {DLX_PC[4]} {DLX_PC[5]} {DLX_PC[6]} {DLX_PC[7]} {DLX_PC[8]} {DLX_PC[9]} {DLX_PC[10]} {DLX_PC[11]} {DLX_PC[12]} {DLX_PC[13]} {DLX_PC[14]} {DLX_PC[15]} {DLX_PC[16]} {DLX_PC[17]} {DLX_PC[18]} {DLX_PC[19]} {DLX_PC[20]} {DLX_PC[21]} {DLX_PC[22]} {DLX_PC[23]} {DLX_PC[24]} {DLX_PC[25]} {DLX_PC[26]} {DLX_PC[27]} {DLX_PC[28]} {DLX_PC[29]} {DLX_PC[30]} {DLX_PC[31]}}
[09/12 13:40:20    348s] Successfully spread [32] pins.
[09/12 13:40:20    348s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1224.7M).
[09/12 13:40:23    348s] <CMD> setPinAssignMode -pinEditInBatch true
[09/12 13:40:23    348s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Left -layer 1 -spreadType side -pin {{DLX_PC[0]} {DLX_PC[1]} {DLX_PC[2]} {DLX_PC[3]} {DLX_PC[4]} {DLX_PC[5]} {DLX_PC[6]} {DLX_PC[7]} {DLX_PC[8]} {DLX_PC[9]} {DLX_PC[10]} {DLX_PC[11]} {DLX_PC[12]} {DLX_PC[13]} {DLX_PC[14]} {DLX_PC[15]} {DLX_PC[16]} {DLX_PC[17]} {DLX_PC[18]} {DLX_PC[19]} {DLX_PC[20]} {DLX_PC[21]} {DLX_PC[22]} {DLX_PC[23]} {DLX_PC[24]} {DLX_PC[25]} {DLX_PC[26]} {DLX_PC[27]} {DLX_PC[28]} {DLX_PC[29]} {DLX_PC[30]} {DLX_PC[31]}}
[09/12 13:40:23    348s] Successfully spread [32] pins.
[09/12 13:40:23    348s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1224.7M).
[09/12 13:40:30    349s] <CMD> setPinAssignMode -pinEditInBatch false
[09/12 13:40:30    349s] <CMD> selectWire 116.0350 56.5600 116.1750 68.7400 6 BTB_cache/MUX1_0_4/n31
[09/12 13:40:33    349s] <CMD> setPinAssignMode -pinEditInBatch false
[09/12 13:40:36    349s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/12 13:41:07    349s] <CMD> setPinAssignMode -pinEditInBatch true
[09/12 13:41:07    349s] <CMD> editPin -fixOverlap 1 -side Bottom -layer 1 -assign 0.0 0.0 -pin DLX_RD_wr_DRAM
[09/12 13:41:07    349s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[09/12 13:41:07    349s] **WARN: (IMPPTN-1520):	Pin 'DLX_RD_wr_DRAM' of partition 'DLX_Core' cannot be placed at the constrained location [0.00 0.00] due to a blocked pin slot close to the location. Placing the pin at location [302.38 0.00].
[09/12 13:41:07    349s] Type 'man IMPPTN-1520' for more detail.
[09/12 13:41:07    349s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1224.7M).
[09/12 13:41:12    350s] <CMD> setPinAssignMode -pinEditInBatch false
[09/12 13:42:58    350s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/12 13:42:58    350s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/12 13:42:58    350s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/12 13:42:58    350s] <CMD> deselectAll
[09/12 13:42:58    350s] <CMD> selectWire 25.8750 200.2000 26.0150 204.7850 6 {s_NPC_Fbmm_Tbtb[22]}
[09/12 13:42:58    350s] <CMD> deselectAll
[09/12 13:42:58    350s] <CMD> selectWire 41.7300 1.3200 42.5300 297.1600 10 vdd
[09/12 13:42:59    350s] <CMD> deselectAll
[09/12 13:42:59    350s] <CMD> selectWire 216.5550 211.9600 243.2950 212.1000 5 DP/DE_Stage/RF/MUX1_3_0/n53
[09/12 13:43:26    351s] <CMD> setPinAssignMode -pinEditInBatch true
[09/12 13:43:26    351s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Bottom -layer 1 -spreadType side -pin {{DLX_read_data[0]} {DLX_read_data[1]} {DLX_read_data[2]} {DLX_read_data[3]} {DLX_read_data[4]} {DLX_read_data[5]} {DLX_read_data[6]} {DLX_read_data[7]} {DLX_read_data[8]} {DLX_read_data[9]} {DLX_read_data[10]} {DLX_read_data[11]} {DLX_read_data[12]} {DLX_read_data[13]} {DLX_read_data[14]} {DLX_read_data[15]} {DLX_read_data[16]} {DLX_read_data[17]} {DLX_read_data[18]} {DLX_read_data[19]} {DLX_read_data[20]} {DLX_read_data[21]} {DLX_read_data[22]} {DLX_read_data[23]} {DLX_read_data[24]} {DLX_read_data[25]} {DLX_read_data[26]} {DLX_read_data[27]} {DLX_read_data[28]} {DLX_read_data[29]} {DLX_read_data[30]} {DLX_read_data[31]}}
[09/12 13:43:26    351s] Successfully spread [32] pins.
[09/12 13:43:26    351s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1224.7M).
[09/12 13:43:30    351s] <CMD> setPinAssignMode -pinEditInBatch false
[09/12 13:43:46    351s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/12 13:44:03    352s] <CMD> setPinAssignMode -pinEditInBatch true
[09/12 13:44:03    352s] <CMD> editPin -fixOverlap 1 -side Top -layer 1 -assign 0.0 0.0 -pin DLX_reset
[09/12 13:44:03    352s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[09/12 13:44:03    352s] **WARN: (IMPPTN-1520):	Pin 'DLX_reset' of partition 'DLX_Core' cannot be placed at the constrained location [0.00 0.00] due to a blocked pin slot close to the location. Placing the pin at location [0.29 298.48].
[09/12 13:44:03    352s] Type 'man IMPPTN-1520' for more detail.
[09/12 13:44:03    352s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1224.7M).
[09/12 13:44:08    352s] <CMD> setPinAssignMode -pinEditInBatch false
[09/12 13:44:16    353s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/12 13:44:42    353s] <CMD> setPinAssignMode -pinEditInBatch true
[09/12 13:44:42    353s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Right -layer 1 -spreadType side -pin {{DLX_written_data[0]} {DLX_written_data[1]} {DLX_written_data[2]} {DLX_written_data[3]} {DLX_written_data[4]} {DLX_written_data[5]} {DLX_written_data[6]} {DLX_written_data[7]} {DLX_written_data[8]} {DLX_written_data[9]} {DLX_written_data[10]} {DLX_written_data[11]} {DLX_written_data[12]} {DLX_written_data[13]} {DLX_written_data[14]} {DLX_written_data[15]} {DLX_written_data[16]} {DLX_written_data[17]} {DLX_written_data[18]} {DLX_written_data[19]} {DLX_written_data[20]} {DLX_written_data[21]} {DLX_written_data[22]} {DLX_written_data[23]} {DLX_written_data[24]} {DLX_written_data[25]} {DLX_written_data[26]} {DLX_written_data[27]} {DLX_written_data[28]} {DLX_written_data[29]} {DLX_written_data[30]} {DLX_written_data[31]}}
[09/12 13:44:42    353s] Successfully spread [32] pins.
[09/12 13:44:42    353s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1224.7M).
[09/12 13:44:44    353s] <CMD> setPinAssignMode -pinEditInBatch false
[09/12 13:45:16    354s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[09/12 13:45:16    354s] <CMD> optDesign -postCTS
[09/12 13:45:16    354s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/12 13:45:16    354s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[09/12 13:45:16    354s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 13:45:19    356s] #spOpts: mergeVia=F 
[09/12 13:45:19    356s] GigaOpt running with 1 threads.
[09/12 13:45:19    356s] Info: 1 threads available for lower-level modules during optimization.
[09/12 13:45:19    356s] #spOpts: mergeVia=F 
[09/12 13:45:19    357s] Updating RC grid for preRoute extraction ...
[09/12 13:45:19    357s] Initializing multi-corner capacitance tables ... 
[09/12 13:45:19    357s] Initializing multi-corner resistance tables ...
[09/12 13:45:19    357s] 
[09/12 13:45:19    357s] Creating Lib Analyzer ...
[09/12 13:45:19    357s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[09/12 13:45:19    357s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[09/12 13:45:19    357s] Total number of usable delay cells from Lib Analyzer: 0 ()
[09/12 13:45:19    357s] 
[09/12 13:45:20    357s] Creating Lib Analyzer, finished. 
[09/12 13:45:20    358s] Setting timing_disable_library_data_to_data_checks to 'true'.
[09/12 13:45:20    358s] Setting timing_disable_user_data_to_data_checks to 'true'.
[09/12 13:45:20    358s] Effort level <high> specified for reg2reg path_group
[09/12 13:45:22    360s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1028.4M, totSessionCpu=0:06:00 **
[09/12 13:45:22    360s] Added -handlePreroute to trialRouteMode
[09/12 13:45:22    360s] *** optDesign -postCTS ***
[09/12 13:45:22    360s] DRC Margin: user margin 0.0; extra margin 0.2
[09/12 13:45:22    360s] Hold Target Slack: user slack 0
[09/12 13:45:22    360s] Setup Target Slack: user slack 0; extra slack 0.1
[09/12 13:45:22    360s] setUsefulSkewMode -ecoRoute false
[09/12 13:45:22    360s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[09/12 13:45:22    360s] Multi-VT timing optimization disabled based on library information.
[09/12 13:45:22    360s] Deleting Cell Server ...
[09/12 13:45:22    360s] Deleting Lib Analyzer.
[09/12 13:45:22    360s] Creating Cell Server ...(0, 0, 0, 0)
[09/12 13:45:22    360s] Summary for sequential cells identification: 
[09/12 13:45:22    360s]   Identified SBFF number: 16
[09/12 13:45:22    360s]   Identified MBFF number: 0
[09/12 13:45:22    360s]   Identified SB Latch number: 0
[09/12 13:45:22    360s]   Identified MB Latch number: 0
[09/12 13:45:22    360s]   Not identified SBFF number: 0
[09/12 13:45:22    360s]   Not identified MBFF number: 0
[09/12 13:45:22    360s]   Not identified SB Latch number: 0
[09/12 13:45:22    360s]   Not identified MB Latch number: 0
[09/12 13:45:22    360s]   Number of sequential cells which are not FFs: 13
[09/12 13:45:22    360s] Creating Cell Server, finished. 
[09/12 13:45:22    360s] 
[09/12 13:45:22    360s] 
[09/12 13:45:22    360s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[09/12 13:45:22    360s]   
[09/12 13:45:22    360s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[09/12 13:45:22    360s]   Deleting Cell Server ...
[09/12 13:45:22    360s] Start to check current routing status for nets...
[09/12 13:45:23    360s] Net DLX_IR[0] is not routed.
[09/12 13:45:23    360s] All nets will be re-routed.
[09/12 13:45:23    360s] End to check current routing status for nets (mem=1273.0M)
[09/12 13:45:23    360s] ### Creating LA Mngr. totSessionCpu=0:06:01 mem=1273.0M
[09/12 13:45:23    361s] ### Creating LA Mngr, finished. totSessionCpu=0:06:01 mem=1273.0M
[09/12 13:45:23    361s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 13:45:23    361s] [NR-eGR] Started earlyGlobalRoute kernel
[09/12 13:45:23    361s] [NR-eGR] Initial Peak syMemory usage = 1273.0 MB
[09/12 13:45:23    361s] (I)       Reading DB...
[09/12 13:45:24    361s] (I)       before initializing RouteDB syMemory usage = 1299.3 MB
[09/12 13:45:24    361s] (I)       congestionReportName   : 
[09/12 13:45:24    361s] (I)       layerRangeFor2DCongestion : 
[09/12 13:45:24    361s] (I)       buildTerm2TermWires    : 1
[09/12 13:45:24    361s] (I)       doTrackAssignment      : 1
[09/12 13:45:24    361s] (I)       dumpBookshelfFiles     : 0
[09/12 13:45:24    361s] (I)       numThreads             : 1
[09/12 13:45:24    361s] (I)       bufferingAwareRouting  : false
[09/12 13:45:24    361s] [NR-eGR] honorMsvRouteConstraint: false
[09/12 13:45:24    361s] (I)       honorPin               : false
[09/12 13:45:24    361s] (I)       honorPinGuide          : true
[09/12 13:45:24    361s] (I)       honorPartition         : false
[09/12 13:45:24    361s] (I)       allowPartitionCrossover: false
[09/12 13:45:24    361s] (I)       honorSingleEntry       : true
[09/12 13:45:24    361s] (I)       honorSingleEntryStrong : true
[09/12 13:45:24    361s] (I)       handleViaSpacingRule   : false
[09/12 13:45:24    361s] (I)       handleEolSpacingRule   : false
[09/12 13:45:24    361s] (I)       PDConstraint           : none
[09/12 13:45:24    361s] (I)       expBetterNDRHandling   : false
[09/12 13:45:24    361s] [NR-eGR] honorClockSpecNDR      : 0
[09/12 13:45:24    361s] (I)       routingEffortLevel     : 3
[09/12 13:45:24    361s] (I)       effortLevel            : standard
[09/12 13:45:24    361s] [NR-eGR] minRouteLayer          : 2
[09/12 13:45:24    361s] [NR-eGR] maxRouteLayer          : 127
[09/12 13:45:24    361s] (I)       relaxedTopLayerCeiling : 127
[09/12 13:45:24    361s] (I)       relaxedBottomLayerFloor: 2
[09/12 13:45:24    361s] (I)       numRowsPerGCell        : 1
[09/12 13:45:24    361s] (I)       speedUpLargeDesign     : 0
[09/12 13:45:24    361s] (I)       multiThreadingTA       : 1
[09/12 13:45:24    361s] (I)       blkAwareLayerSwitching : 1
[09/12 13:45:24    361s] (I)       optimizationMode       : false
[09/12 13:45:24    361s] (I)       routeSecondPG          : false
[09/12 13:45:24    361s] (I)       scenicRatioForLayerRelax: 0.00
[09/12 13:45:24    361s] (I)       detourLimitForLayerRelax: 0.00
[09/12 13:45:24    361s] (I)       punchThroughDistance   : 500.00
[09/12 13:45:24    361s] (I)       scenicBound            : 1.15
[09/12 13:45:24    361s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 13:45:24    361s] (I)       source-to-sink ratio   : 0.00
[09/12 13:45:24    361s] (I)       targetCongestionRatioH : 1.00
[09/12 13:45:24    361s] (I)       targetCongestionRatioV : 1.00
[09/12 13:45:24    361s] (I)       layerCongestionRatio   : 0.70
[09/12 13:45:24    361s] (I)       m1CongestionRatio      : 0.10
[09/12 13:45:24    361s] (I)       m2m3CongestionRatio    : 0.70
[09/12 13:45:24    361s] (I)       localRouteEffort       : 1.00
[09/12 13:45:24    361s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 13:45:24    361s] (I)       supplyScaleFactorH     : 1.00
[09/12 13:45:24    361s] (I)       supplyScaleFactorV     : 1.00
[09/12 13:45:24    361s] (I)       highlight3DOverflowFactor: 0.00
[09/12 13:45:24    361s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 13:45:24    361s] (I)       routeVias              : 
[09/12 13:45:24    361s] (I)       readTROption           : true
[09/12 13:45:24    361s] (I)       extraSpacingFactor     : 1.00
[09/12 13:45:24    361s] [NR-eGR] numTracksPerClockWire  : 0
[09/12 13:45:24    361s] (I)       routeSelectedNetsOnly  : false
[09/12 13:45:24    361s] (I)       clkNetUseMaxDemand     : false
[09/12 13:45:24    361s] (I)       extraDemandForClocks   : 0
[09/12 13:45:24    361s] (I)       steinerRemoveLayers    : false
[09/12 13:45:24    361s] (I)       demoteLayerScenicScale : 1.00
[09/12 13:45:24    361s] (I)       nonpreferLayerCostScale : 100.00
[09/12 13:45:24    361s] (I)       similarTopologyRoutingFast : false
[09/12 13:45:24    361s] (I)       spanningTreeRefinement : false
[09/12 13:45:24    361s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 13:45:24    361s] (I)       starting read tracks
[09/12 13:45:24    361s] (I)       build grid graph
[09/12 13:45:24    361s] (I)       build grid graph start
[09/12 13:45:24    361s] [NR-eGR] Layer1 has no routable track
[09/12 13:45:24    361s] [NR-eGR] Layer2 has single uniform track structure
[09/12 13:45:24    361s] [NR-eGR] Layer3 has single uniform track structure
[09/12 13:45:24    361s] [NR-eGR] Layer4 has single uniform track structure
[09/12 13:45:24    361s] [NR-eGR] Layer5 has single uniform track structure
[09/12 13:45:24    361s] [NR-eGR] Layer6 has single uniform track structure
[09/12 13:45:24    361s] [NR-eGR] Layer7 has single uniform track structure
[09/12 13:45:24    361s] [NR-eGR] Layer8 has single uniform track structure
[09/12 13:45:24    361s] [NR-eGR] Layer9 has single uniform track structure
[09/12 13:45:24    361s] [NR-eGR] Layer10 has single uniform track structure
[09/12 13:45:24    361s] (I)       build grid graph end
[09/12 13:45:24    361s] (I)       numViaLayers=10
[09/12 13:45:24    361s] (I)       Reading via via1_8 for layer: 0 
[09/12 13:45:24    361s] (I)       Reading via via2_8 for layer: 1 
[09/12 13:45:24    361s] (I)       Reading via via3_2 for layer: 2 
[09/12 13:45:24    361s] (I)       Reading via via4_0 for layer: 3 
[09/12 13:45:24    361s] (I)       Reading via via5_0 for layer: 4 
[09/12 13:45:24    361s] (I)       Reading via via6_0 for layer: 5 
[09/12 13:45:24    361s] (I)       Reading via via7_0 for layer: 6 
[09/12 13:45:24    361s] (I)       Reading via via8_0 for layer: 7 
[09/12 13:45:24    361s] (I)       Reading via via9_0 for layer: 8 
[09/12 13:45:24    361s] (I)       end build via table
[09/12 13:45:24    361s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7202 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 13:45:24    361s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/12 13:45:24    361s] (I)       readDataFromPlaceDB
[09/12 13:45:24    361s] (I)       Read net information..
[09/12 13:45:24    361s] [NR-eGR] Read numTotalNets=36071  numIgnoredNets=0
[09/12 13:45:24    361s] (I)       Read testcase time = 0.020 seconds
[09/12 13:45:24    361s] 
[09/12 13:45:24    361s] (I)       read default dcut vias
[09/12 13:45:24    361s] (I)       Reading via via1_8 for layer: 0 
[09/12 13:45:24    361s] (I)       Reading via via2_8 for layer: 1 
[09/12 13:45:24    361s] (I)       Reading via via3_2 for layer: 2 
[09/12 13:45:24    361s] (I)       Reading via via4_0 for layer: 3 
[09/12 13:45:24    361s] (I)       Reading via via5_0 for layer: 4 
[09/12 13:45:24    361s] (I)       Reading via via6_0 for layer: 5 
[09/12 13:45:24    361s] (I)       Reading via via7_0 for layer: 6 
[09/12 13:45:24    361s] (I)       Reading via via8_0 for layer: 7 
[09/12 13:45:24    361s] (I)       Reading via via9_0 for layer: 8 
[09/12 13:45:24    361s] (I)       build grid graph start
[09/12 13:45:24    361s] (I)       build grid graph end
[09/12 13:45:24    361s] (I)       Model blockage into capacity
[09/12 13:45:24    361s] (I)       Read numBlocks=7202  numPreroutedWires=0  numCapScreens=0
[09/12 13:45:24    361s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 13:45:24    361s] (I)       blocked area on Layer2 : 1078056000  (0.30%)
[09/12 13:45:24    361s] (I)       blocked area on Layer3 : 1307577600  (0.36%)
[09/12 13:45:24    361s] (I)       blocked area on Layer4 : 1818288000  (0.50%)
[09/12 13:45:24    361s] (I)       blocked area on Layer5 : 2110406400  (0.58%)
[09/12 13:45:24    361s] (I)       blocked area on Layer6 : 2282961600  (0.63%)
[09/12 13:45:24    361s] (I)       blocked area on Layer7 : 8478720000  (2.35%)
[09/12 13:45:24    361s] (I)       blocked area on Layer8 : 9273600000  (2.57%)
[09/12 13:45:24    361s] (I)       blocked area on Layer9 : 42759168000  (11.83%)
[09/12 13:45:24    361s] (I)       blocked area on Layer10 : 135860224000  (37.60%)
[09/12 13:45:24    361s] (I)       Modeling time = 0.050 seconds
[09/12 13:45:24    361s] 
[09/12 13:45:24    361s] (I)       Number of ignored nets = 0
[09/12 13:45:24    361s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/12 13:45:24    361s] (I)       Number of clock nets = 2.  Ignored: No
[09/12 13:45:24    361s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 13:45:24    361s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 13:45:24    361s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 13:45:24    361s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 13:45:24    361s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 13:45:24    361s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 13:45:24    361s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 13:45:24    361s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[09/12 13:45:24    361s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1299.3 MB
[09/12 13:45:24    361s] (I)       Ndr track 0 does not exist
[09/12 13:45:24    361s] (I)       Layer1  viaCost=200.00
[09/12 13:45:24    361s] (I)       Layer2  viaCost=200.00
[09/12 13:45:24    361s] (I)       Layer3  viaCost=100.00
[09/12 13:45:24    361s] (I)       Layer4  viaCost=100.00
[09/12 13:45:24    361s] (I)       Layer5  viaCost=100.00
[09/12 13:45:24    361s] (I)       Layer6  viaCost=100.00
[09/12 13:45:24    361s] (I)       Layer7  viaCost=100.00
[09/12 13:45:24    361s] (I)       Layer8  viaCost=100.00
[09/12 13:45:24    361s] (I)       Layer9  viaCost=100.00
[09/12 13:45:24    361s] (I)       ---------------------Grid Graph Info--------------------
[09/12 13:45:24    361s] (I)       routing area        :  (0, 0) - (605340, 596960)
[09/12 13:45:24    361s] (I)       core area           :  (10260, 10080) - (595080, 586880)
[09/12 13:45:24    361s] (I)       Site Width          :   380  (dbu)
[09/12 13:45:24    361s] (I)       Row Height          :  2800  (dbu)
[09/12 13:45:24    361s] (I)       GCell Width         :  2800  (dbu)
[09/12 13:45:24    361s] (I)       GCell Height        :  2800  (dbu)
[09/12 13:45:24    361s] (I)       grid                :   216   213    10
[09/12 13:45:24    361s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[09/12 13:45:24    361s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[09/12 13:45:24    361s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[09/12 13:45:24    361s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[09/12 13:45:24    361s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[09/12 13:45:24    361s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[09/12 13:45:24    361s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[09/12 13:45:24    361s] (I)       Total num of tracks :     0  1593  2132  1081  1065  1081   355   359   186   179
[09/12 13:45:24    361s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[09/12 13:45:24    361s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[09/12 13:45:24    361s] (I)       --------------------------------------------------------
[09/12 13:45:24    361s] 
[09/12 13:45:24    361s] [NR-eGR] ============ Routing rule table ============
[09/12 13:45:24    361s] [NR-eGR] Rule id 0. Nets 36071 
[09/12 13:45:24    361s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 13:45:24    361s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[09/12 13:45:24    361s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[09/12 13:45:24    361s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[09/12 13:45:24    361s] [NR-eGR] ========================================
[09/12 13:45:24    361s] [NR-eGR] 
[09/12 13:45:24    361s] (I)       After initializing earlyGlobalRoute syMemory usage = 1299.3 MB
[09/12 13:45:24    361s] (I)       Loading and dumping file time : 0.37 seconds
[09/12 13:45:24    361s] (I)       ============= Initialization =============
[09/12 13:45:24    361s] (I)       totalPins=113872  totalGlobalPin=109557 (96.21%)
[09/12 13:45:24    361s] (I)       total 2D Cap : 1700108 = (801265 H, 898843 V)
[09/12 13:45:24    361s] [NR-eGR] Layer group 1: route 36071 net(s) in layer range [2, 10]
[09/12 13:45:24    361s] (I)       ============  Phase 1a Route ============
[09/12 13:45:24    361s] (I)       Phase 1a runs 0.11 seconds
[09/12 13:45:24    361s] (I)       Usage: 273552 = (126650 H, 146902 V) = (15.81% H, 16.34% V) = (1.773e+05um H, 2.057e+05um V)
[09/12 13:45:24    361s] (I)       
[09/12 13:45:24    361s] (I)       ============  Phase 1b Route ============
[09/12 13:45:24    361s] (I)       Usage: 273552 = (126650 H, 146902 V) = (15.81% H, 16.34% V) = (1.773e+05um H, 2.057e+05um V)
[09/12 13:45:24    361s] (I)       
[09/12 13:45:24    361s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.829728e+05um
[09/12 13:45:24    361s] (I)       ============  Phase 1c Route ============
[09/12 13:45:24    361s] (I)       Usage: 273552 = (126650 H, 146902 V) = (15.81% H, 16.34% V) = (1.773e+05um H, 2.057e+05um V)
[09/12 13:45:24    361s] (I)       
[09/12 13:45:24    361s] (I)       ============  Phase 1d Route ============
[09/12 13:45:24    361s] (I)       Usage: 273552 = (126650 H, 146902 V) = (15.81% H, 16.34% V) = (1.773e+05um H, 2.057e+05um V)
[09/12 13:45:24    361s] (I)       
[09/12 13:45:24    361s] (I)       ============  Phase 1e Route ============
[09/12 13:45:24    361s] (I)       Phase 1e runs 0.00 seconds
[09/12 13:45:24    361s] (I)       Usage: 273552 = (126650 H, 146902 V) = (15.81% H, 16.34% V) = (1.773e+05um H, 2.057e+05um V)
[09/12 13:45:24    361s] (I)       
[09/12 13:45:24    361s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.829728e+05um
[09/12 13:45:24    361s] [NR-eGR] 
[09/12 13:45:24    361s] (I)       ============  Phase 1l Route ============
[09/12 13:45:24    362s] (I)       Phase 1l runs 0.25 seconds
[09/12 13:45:24    362s] (I)       
[09/12 13:45:24    362s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/12 13:45:24    362s] [NR-eGR]                OverCon         OverCon            
[09/12 13:45:24    362s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[09/12 13:45:24    362s] [NR-eGR] Layer              (1)             (3)    OverCon 
[09/12 13:45:24    362s] [NR-eGR] ---------------------------------------------------
[09/12 13:45:24    362s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 13:45:24    362s] [NR-eGR] Layer2      31( 0.07%)       1( 0.00%)   ( 0.07%) 
[09/12 13:45:24    362s] [NR-eGR] Layer3       6( 0.01%)       0( 0.00%)   ( 0.01%) 
[09/12 13:45:24    362s] [NR-eGR] Layer4      22( 0.05%)       0( 0.00%)   ( 0.05%) 
[09/12 13:45:24    362s] [NR-eGR] Layer5       2( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 13:45:24    362s] [NR-eGR] Layer6       3( 0.01%)       0( 0.00%)   ( 0.01%) 
[09/12 13:45:24    362s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 13:45:24    362s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 13:45:24    362s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 13:45:24    362s] [NR-eGR] Layer10       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 13:45:24    362s] [NR-eGR] ---------------------------------------------------
[09/12 13:45:24    362s] [NR-eGR] Total       64( 0.02%)       1( 0.00%)   ( 0.02%) 
[09/12 13:45:24    362s] [NR-eGR] 
[09/12 13:45:24    362s] (I)       Total Global Routing Runtime: 0.54 seconds
[09/12 13:45:24    362s] (I)       total 2D Cap : 1701668 = (801937 H, 899731 V)
[09/12 13:45:24    362s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/12 13:45:24    362s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/12 13:45:24    362s] (I)       ============= track Assignment ============
[09/12 13:45:24    362s] (I)       extract Global 3D Wires
[09/12 13:45:24    362s] (I)       Extract Global WL : time=0.02
[09/12 13:45:24    362s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[09/12 13:45:24    362s] (I)       Initialization real time=0.00 seconds
[09/12 13:45:24    362s] (I)       Run Multi-thread track assignment
[09/12 13:45:25    362s] (I)       merging nets...
[09/12 13:45:25    362s] (I)       merging nets done
[09/12 13:45:25    362s] (I)       Kernel real time=0.61 seconds
[09/12 13:45:25    362s] (I)       End Greedy Track Assignment
[09/12 13:45:25    363s] [NR-eGR] --------------------------------------------------------------------------
[09/12 13:45:25    363s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 113872
[09/12 13:45:25    363s] [NR-eGR] Layer2(metal2)(V) length: 9.561096e+04um, number of vias: 139129
[09/12 13:45:25    363s] [NR-eGR] Layer3(metal3)(H) length: 1.511862e+05um, number of vias: 51678
[09/12 13:45:25    363s] [NR-eGR] Layer4(metal4)(V) length: 7.744883e+04um, number of vias: 5850
[09/12 13:45:25    363s] [NR-eGR] Layer5(metal5)(H) length: 2.932628e+04um, number of vias: 5074
[09/12 13:45:25    363s] [NR-eGR] Layer6(metal6)(V) length: 4.819740e+04um, number of vias: 301
[09/12 13:45:25    363s] [NR-eGR] Layer7(metal7)(H) length: 2.585034e+03um, number of vias: 162
[09/12 13:45:25    363s] [NR-eGR] Layer8(metal8)(V) length: 2.924284e+03um, number of vias: 2
[09/12 13:45:25    363s] [NR-eGR] Layer9(metal9)(H) length: 8.400000e-01um, number of vias: 0
[09/12 13:45:25    363s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[09/12 13:45:25    363s] [NR-eGR] Total length: 4.072799e+05um, number of vias: 316068
[09/12 13:45:25    363s] [NR-eGR] --------------------------------------------------------------------------
[09/12 13:45:25    363s] [NR-eGR] Total clock nets wire length: 1.322460e+04um 
[09/12 13:45:25    363s] [NR-eGR] --------------------------------------------------------------------------
[09/12 13:45:25    363s] [NR-eGR] End Peak syMemory usage = 1299.3 MB
[09/12 13:45:25    363s] [NR-eGR] Early Global Router Kernel+IO runtime : 2.16 seconds
[09/12 13:45:26    363s] ### Creating LA Mngr. totSessionCpu=0:06:04 mem=1293.5M
[09/12 13:45:26    363s] Updating RC grid for preRoute extraction ...
[09/12 13:45:26    363s] Initializing multi-corner capacitance tables ... 
[09/12 13:45:26    363s] Initializing multi-corner resistance tables ...
[09/12 13:45:26    364s] ### Creating LA Mngr, finished. totSessionCpu=0:06:04 mem=1293.5M
[09/12 13:45:26    364s] Extraction called for design 'DLX_Core' of instances=30250 and nets=42587 using extraction engine 'preRoute' .
[09/12 13:45:26    364s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/12 13:45:26    364s] Type 'man IMPEXT-3530' for more detail.
[09/12 13:45:26    364s] PreRoute RC Extraction called for design DLX_Core.
[09/12 13:45:26    364s] RC Extraction called in multi-corner(1) mode.
[09/12 13:45:26    364s] RCMode: PreRoute
[09/12 13:45:26    364s]       RC Corner Indexes            0   
[09/12 13:45:26    364s] Capacitance Scaling Factor   : 1.00000 
[09/12 13:45:26    364s] Resistance Scaling Factor    : 1.00000 
[09/12 13:45:26    364s] Clock Cap. Scaling Factor    : 1.00000 
[09/12 13:45:26    364s] Clock Res. Scaling Factor    : 1.00000 
[09/12 13:45:26    364s] Shrink Factor                : 1.00000
[09/12 13:45:26    364s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/12 13:45:26    364s] Using capacitance table file ...
[09/12 13:45:26    364s] Updating RC grid for preRoute extraction ...
[09/12 13:45:26    364s] Initializing multi-corner capacitance tables ... 
[09/12 13:45:26    364s] Initializing multi-corner resistance tables ...
[09/12 13:45:27    364s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1293.508M)
[09/12 13:45:27    364s] 
[09/12 13:45:27    364s] Footprint cell infomation for calculating maxBufDist
[09/12 13:45:27    364s] *info: There are 9 candidate Buffer cells
[09/12 13:45:27    364s] *info: There are 6 candidate Inverter cells
[09/12 13:45:27    364s] 
[09/12 13:45:31    369s] Compute RC Scale Done ...
[09/12 13:45:32    369s] #################################################################################
[09/12 13:45:32    369s] # Design Stage: PreRoute
[09/12 13:45:32    369s] # Design Name: DLX_Core
[09/12 13:45:32    369s] # Design Mode: 90nm
[09/12 13:45:32    369s] # Analysis Mode: MMMC Non-OCV 
[09/12 13:45:32    369s] # Parasitics Mode: No SPEF/RCDB
[09/12 13:45:32    369s] # Signoff Settings: SI Off 
[09/12 13:45:32    369s] #################################################################################
[09/12 13:45:32    370s] Calculate delays in Single mode...
[09/12 13:45:33    370s] Topological Sorting (REAL = 0:00:01.0, MEM = 1512.8M, InitMEM = 1512.8M)
[09/12 13:45:33    370s] Start delay calculation (fullDC) (1 T). (MEM=1512.8)
[09/12 13:45:33    371s] End AAE Lib Interpolated Model. (MEM=1529.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 13:45:54    392s] Total number of fetched objects 36249
[09/12 13:45:54    392s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[09/12 13:45:54    392s] End delay calculation. (MEM=1503.39 CPU=0:00:21.0 REAL=0:00:21.0)
[09/12 13:45:54    392s] End delay calculation (fullDC). (MEM=1503.39 CPU=0:00:21.6 REAL=0:00:21.0)
[09/12 13:45:54    392s] *** CDM Built up (cpu=0:00:22.6  real=0:00:22.0  mem= 1503.4M) ***
[09/12 13:45:56    394s] *** Done Building Timing Graph (cpu=0:00:24.6 real=0:00:24.0 totSessionCpu=0:06:34 mem=1503.4M)
[09/12 13:45:59    396s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -8.285  | -3.436  | -8.285  |
|           TNS (ns):|-13843.3 | -2071.1 |-13838.9 |
|    Violating Paths:|  4114   |  1317   |  4114   |
|          All Paths:|  8115   |  4466   |  7515   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    723 (723)     |   -2.665   |    724 (724)     |
|   max_tran     |   2059 (15388)   |   -4.826   |   2060 (16545)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.320%
------------------------------------------------------------
**optDesign ... cpu = 0:00:37, real = 0:00:37, mem = 1142.1M, totSessionCpu=0:06:37 **
[09/12 13:45:59    397s] ** INFO : this run is activating low effort ccoptDesign flow
[09/12 13:45:59    397s] PhyDesignGrid: maxLocalDensity 0.98
[09/12 13:45:59    397s] ### Creating PhyDesignMc. totSessionCpu=0:06:37 mem=1360.7M
[09/12 13:45:59    397s] #spOpts: mergeVia=F 
[09/12 13:45:59    397s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:37 mem=1360.7M
[09/12 13:46:01    399s] **INFO : Setting latch borrow mode to budget during optimization
[09/12 13:46:07    404s] *** Starting optimizing excluded clock nets MEM= 1361.7M) ***
[09/12 13:46:07    404s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1361.7M) ***
[09/12 13:46:07    404s] *** Starting optimizing excluded clock nets MEM= 1361.7M) ***
[09/12 13:46:07    404s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1361.7M) ***
[09/12 13:46:15    412s] Begin: GigaOpt DRV Optimization
[09/12 13:46:15    413s] Info: 2 clock nets excluded from IPO operation.
[09/12 13:46:15    413s] PhyDesignGrid: maxLocalDensity 0.98
[09/12 13:46:15    413s] ### Creating PhyDesignMc. totSessionCpu=0:06:53 mem=1386.7M
[09/12 13:46:15    413s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:53 mem=1386.7M
[09/12 13:46:16    413s] 
[09/12 13:46:16    413s] Creating Lib Analyzer ...
[09/12 13:46:16    413s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[09/12 13:46:16    413s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[09/12 13:46:16    413s] Total number of usable delay cells from Lib Analyzer: 0 ()
[09/12 13:46:16    413s] 
[09/12 13:46:16    414s] Creating Lib Analyzer, finished. 
[09/12 13:46:16    414s] 
[09/12 13:46:16    414s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {5, 0.379, 0.6885} {6, 0.130, 0.4315} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[09/12 13:46:16    414s] ### Creating LA Mngr. totSessionCpu=0:06:54 mem=1386.7M
[09/12 13:46:16    414s] ### Creating LA Mngr, finished. totSessionCpu=0:06:54 mem=1386.7M
[09/12 13:46:24    421s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 13:46:24    421s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/12 13:46:24    421s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 13:46:24    421s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/12 13:46:24    421s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 13:46:25    423s] Info: violation cost 80627.648438 (cap = 910.875732, tran = 79661.750000, len = 0.000000, fanout load = 0.000000, fanout count = 55.000000, glitch 0.000000)
[09/12 13:46:25    423s] |  3104| 26647|    -4.87|   734|   734|    -2.68|     0|     0|     0|     0|    -8.28|-13871.11|       0|       0|       0|  64.32|          |         |
[09/12 13:50:08    644s] Info: violation cost 1930.305664 (cap = 8.565137, tran = 1917.740479, len = 0.000000, fanout load = 0.000000, fanout count = 4.000000, glitch 0.000000)
[09/12 13:50:08    644s] |     3|   663|    -0.55|     4|     4|    -0.46|     0|     0|     0|     0|    -1.27|   -54.48|     552|      24|     471|  65.26|   0:03:43|  1822.6M|
[09/12 13:50:11    648s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/12 13:50:11    648s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.27|   -54.48|      35|       0|       2|  65.30| 0:00:03.0|  1822.6M|
[09/12 13:50:11    648s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/12 13:50:11    648s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.27|   -54.48|       0|       0|       0|  65.30| 0:00:00.0|  1822.6M|
[09/12 13:50:11    648s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 13:50:11    648s] **** Begin NDR-Layer Usage Statistics ****
[09/12 13:50:11    648s] Layer 4 has 48 constrained nets 
[09/12 13:50:11    648s] **** End NDR-Layer Usage Statistics ****
[09/12 13:50:11    648s] 
[09/12 13:50:11    648s] *** Finish DRV Fixing (cpu=0:03:47 real=0:03:48 mem=1822.6M) ***
[09/12 13:50:11    648s] 
[09/12 13:50:12    648s] *** Starting refinePlace (0:10:49 mem=1838.6M) ***
[09/12 13:50:12    648s] Total net bbox length = 3.097e+05 (1.446e+05 1.652e+05) (ext = 3.403e+04)
[09/12 13:50:12    648s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 13:50:12    648s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[09/12 13:50:12    648s] Type 'man IMPSP-5140' for more detail.
[09/12 13:50:12    648s] **WARN: (IMPSP-315):	Found 30861 instances insts with no PG Term connections.
[09/12 13:50:12    648s] Type 'man IMPSP-315' for more detail.
[09/12 13:50:12    648s] default core: bins with density >  0.75 = 12.7 % ( 56 / 441 )
[09/12 13:50:12    648s] Density distribution unevenness ratio = 5.843%
[09/12 13:50:12    648s] RPlace IncrNP Skipped
[09/12 13:50:12    648s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1838.6MB) @(0:10:49 - 0:10:49).
[09/12 13:50:12    649s] Starting refinePlace ...
[09/12 13:50:12    649s] default core: bins with density >  0.75 = 12.7 % ( 56 / 441 )
[09/12 13:50:12    649s] Density distribution unevenness ratio = 5.843%
[09/12 13:50:13    650s]   Spread Effort: high, pre-route mode, useDDP on.
[09/12 13:50:13    650s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=1838.6MB) @(0:10:49 - 0:10:50).
[09/12 13:50:13    650s] Move report: preRPlace moves 1592 insts, mean move: 0.37 um, max move: 2.16 um
[09/12 13:50:13    650s] 	Max move on inst (BTB_cache/FE_OFC497_s_computed_NPC_Fbmm_Tbtb_26): (116.09, 90.44) --> (116.85, 91.84)
[09/12 13:50:13    650s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
[09/12 13:50:13    650s] wireLenOptFixPriorityInst 0 inst fixed
[09/12 13:50:14    650s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 13:50:14    650s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=1838.6MB) @(0:10:50 - 0:10:51).
[09/12 13:50:14    650s] Move report: Detail placement moves 1592 insts, mean move: 0.37 um, max move: 2.16 um
[09/12 13:50:14    650s] 	Max move on inst (BTB_cache/FE_OFC497_s_computed_NPC_Fbmm_Tbtb_26): (116.09, 90.44) --> (116.85, 91.84)
[09/12 13:50:14    650s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1838.6MB
[09/12 13:50:14    650s] Statistics of distance of Instance movement in refine placement:
[09/12 13:50:14    650s]   maximum (X+Y) =         2.16 um
[09/12 13:50:14    650s]   inst (BTB_cache/FE_OFC497_s_computed_NPC_Fbmm_Tbtb_26) with max move: (116.09, 90.44) -> (116.85, 91.84)
[09/12 13:50:14    650s]   mean    (X+Y) =         0.37 um
[09/12 13:50:14    650s] Summary Report:
[09/12 13:50:14    650s] Instances move: 1592 (out of 30861 movable)
[09/12 13:50:14    650s] Instances flipped: 0
[09/12 13:50:14    650s] Mean displacement: 0.37 um
[09/12 13:50:14    650s] Max displacement: 2.16 um (Instance: BTB_cache/FE_OFC497_s_computed_NPC_Fbmm_Tbtb_26) (116.09, 90.44) -> (116.85, 91.84)
[09/12 13:50:14    650s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
[09/12 13:50:14    650s] Total instances moved : 1592
[09/12 13:50:14    650s] Total net bbox length = 3.100e+05 (1.448e+05 1.652e+05) (ext = 3.403e+04)
[09/12 13:50:14    650s] Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1838.6MB
[09/12 13:50:14    650s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=1838.6MB) @(0:10:49 - 0:10:51).
[09/12 13:50:14    650s] *** Finished refinePlace (0:10:51 mem=1838.6M) ***
[09/12 13:50:14    651s] *** maximum move = 2.16 um ***
[09/12 13:50:14    651s] *** Finished re-routing un-routed nets (1838.6M) ***
[09/12 13:50:14    651s] 
[09/12 13:50:14    651s] *** Finish Physical Update (cpu=0:00:03.1 real=0:00:03.0 mem=1838.6M) ***
[09/12 13:50:15    651s] End: GigaOpt DRV Optimization
[09/12 13:50:15    651s] GigaOpt DRV: restore maxLocalDensity to 0.98
[09/12 13:50:17    654s] 
------------------------------------------------------------
     Summary (cpu=3.98min real=4.00min mem=1473.2M)                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.272  |  0.078  | -1.272  |
|           TNS (ns):| -54.181 |  0.000  | -54.181 |
|    Violating Paths:|   106   |    0    |   106   |
|          All Paths:|  8115   |  4466   |  7515   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.302%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:54, real = 0:04:55, mem = 1187.0M, totSessionCpu=0:10:54 **
[09/12 13:50:18    654s] 
[09/12 13:50:18    654s] Active setup views:
[09/12 13:50:18    654s]  default
[09/12 13:50:18    654s]   Dominating endpoints: 0
[09/12 13:50:18    654s]   Dominating TNS: -0.000
[09/12 13:50:18    654s] 
[09/12 13:50:18    654s] *** Timing NOT met, worst failing slack is -1.272
[09/12 13:50:18    654s] *** Check timing (0:00:00.0)
[09/12 13:50:18    654s] Deleting Lib Analyzer.
[09/12 13:50:18    654s] Begin: GigaOpt Optimization in TNS mode
[09/12 13:50:18    654s] Info: 2 clock nets excluded from IPO operation.
[09/12 13:50:18    654s] PhyDesignGrid: maxLocalDensity 0.95
[09/12 13:50:18    654s] ### Creating PhyDesignMc. totSessionCpu=0:10:55 mem=1473.2M
[09/12 13:50:18    655s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:55 mem=1473.2M
[09/12 13:50:18    655s] 
[09/12 13:50:18    655s] Creating Lib Analyzer ...
[09/12 13:50:18    655s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[09/12 13:50:18    655s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[09/12 13:50:18    655s] Total number of usable delay cells from Lib Analyzer: 0 ()
[09/12 13:50:18    655s] 
[09/12 13:50:19    656s] Creating Lib Analyzer, finished. 
[09/12 13:50:19    656s] 
[09/12 13:50:19    656s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {5, 0.379, 0.8500} {6, 0.130, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[09/12 13:50:19    656s] ### Creating LA Mngr. totSessionCpu=0:10:56 mem=1473.2M
[09/12 13:50:19    656s] ### Creating LA Mngr, finished. totSessionCpu=0:10:56 mem=1473.2M
[09/12 13:50:23    660s] *info: 2 clock nets excluded
[09/12 13:50:23    660s] *info: 2 special nets excluded.
[09/12 13:50:24    660s] *info: 6406 no-driver nets excluded.
[09/12 13:50:25    662s] PathGroup :  reg2reg  TargetSlack : 0 
[09/12 13:50:26    662s] ** GigaOpt Optimizer WNS Slack -1.272 TNS Slack -54.479 Density 65.30
[09/12 13:50:26    662s] Optimizer TNS Opt
[09/12 13:50:26    662s] 
[09/12 13:50:26    662s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1606.8M) ***
[09/12 13:50:26    662s] **** Begin NDR-Layer Usage Statistics ****
[09/12 13:50:26    662s] Layer 4 has 48 constrained nets 
[09/12 13:50:26    662s] **** End NDR-Layer Usage Statistics ****
[09/12 13:50:26    662s] 
[09/12 13:50:26    662s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1606.8M) ***
[09/12 13:50:26    662s] 
[09/12 13:50:26    663s] End: GigaOpt Optimization in TNS mode
[09/12 13:50:26    663s] Deleting Lib Analyzer.
[09/12 13:50:26    663s] Begin: GigaOpt Optimization in WNS mode
[09/12 13:50:26    663s] Info: 2 clock nets excluded from IPO operation.
[09/12 13:50:26    663s] PhyDesignGrid: maxLocalDensity 1.00
[09/12 13:50:26    663s] ### Creating PhyDesignMc. totSessionCpu=0:11:03 mem=1471.2M
[09/12 13:50:27    663s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:04 mem=1471.2M
[09/12 13:50:27    663s] 
[09/12 13:50:27    663s] Creating Lib Analyzer ...
[09/12 13:50:27    663s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[09/12 13:50:27    663s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[09/12 13:50:27    663s] Total number of usable delay cells from Lib Analyzer: 0 ()
[09/12 13:50:27    663s] 
[09/12 13:50:27    664s] Creating Lib Analyzer, finished. 
[09/12 13:50:27    664s] 
[09/12 13:50:27    664s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {5, 0.379, 0.8500} {6, 0.130, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[09/12 13:50:27    664s] ### Creating LA Mngr. totSessionCpu=0:11:04 mem=1473.2M
[09/12 13:50:27    664s] ### Creating LA Mngr, finished. totSessionCpu=0:11:04 mem=1473.2M
[09/12 13:50:31    668s] *info: 2 clock nets excluded
[09/12 13:50:31    668s] *info: 2 special nets excluded.
[09/12 13:50:31    668s] *info: 6406 no-driver nets excluded.
[09/12 13:50:33    670s] PathGroup :  reg2reg  TargetSlack : 0.0101 
[09/12 13:50:34    670s] ** GigaOpt Optimizer WNS Slack -1.272 TNS Slack -54.479 Density 65.30
[09/12 13:50:34    670s] Optimizer WNS Pass 0
[09/12 13:50:34    670s] Active Path Group: default 
[09/12 13:50:34    670s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[09/12 13:50:34    670s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[09/12 13:50:34    670s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[09/12 13:50:34    670s] |  -1.272|   -1.272| -54.479|  -54.479|    65.30%|   0:00:00.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:50:38    674s] |  -1.147|   -1.147| -43.999|  -43.999|    65.30%|   0:00:04.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:50:39    676s] |  -1.075|   -1.075| -38.396|  -38.396|    65.30%|   0:00:01.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:50:40    677s] |  -1.025|   -1.025| -29.948|  -29.948|    65.30%|   0:00:01.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:50:42    678s] |  -0.976|   -0.976| -25.108|  -25.108|    65.30%|   0:00:02.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:50:43    679s] |  -0.925|   -0.925| -23.115|  -23.115|    65.30%|   0:00:01.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:50:44    680s] |  -0.867|   -0.867| -20.911|  -20.911|    65.30%|   0:00:01.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:50:45    681s] |  -0.812|   -0.812| -18.879|  -18.879|    65.31%|   0:00:01.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:50:46    683s] |  -0.757|   -0.757| -16.825|  -16.825|    65.31%|   0:00:01.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:50:47    684s] |  -0.710|   -0.710| -15.110|  -15.110|    65.31%|   0:00:01.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:50:48    685s] |  -0.667|   -0.667| -13.562|  -13.562|    65.31%|   0:00:01.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:50:49    686s] |  -0.625|   -0.625| -12.085|  -12.085|    65.31%|   0:00:01.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:50:51    687s] |  -0.582|   -0.582| -10.590|  -10.590|    65.31%|   0:00:02.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:50:52    688s] |  -0.540|   -0.540|  -9.123|   -9.123|    65.31%|   0:00:01.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:50:53    689s] |  -0.499|   -0.499|  -7.763|   -7.763|    65.32%|   0:00:01.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:50:54    690s] |  -0.457|   -0.457|  -6.488|   -6.488|    65.32%|   0:00:01.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:50:55    691s] |  -0.423|   -0.423|  -5.487|   -5.487|    65.32%|   0:00:01.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:50:56    692s] |  -0.387|   -0.387|  -4.532|   -4.532|    65.32%|   0:00:01.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:50:57    693s] |  -0.365|   -0.365|  -4.015|   -4.015|    65.32%|   0:00:01.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:50:58    695s] |  -0.332|   -0.332|  -3.295|   -3.295|    65.33%|   0:00:01.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:50:59    696s] |  -0.313|   -0.313|  -2.942|   -2.942|    65.33%|   0:00:01.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:51:01    697s] |  -0.293|   -0.293|  -2.582|   -2.582|    65.33%|   0:00:02.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:51:01    698s] |  -0.273|   -0.273|  -2.257|   -2.257|    65.34%|   0:00:00.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:51:03    699s] |  -0.252|   -0.252|  -1.951|   -1.951|    65.34%|   0:00:02.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:51:03    700s] |  -0.231|   -0.231|  -1.705|   -1.705|    65.35%|   0:00:00.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:51:04    701s] |  -0.210|   -0.210|  -1.473|   -1.473|    65.35%|   0:00:01.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:51:05    702s] |  -0.193|   -0.193|  -1.291|   -1.291|    65.35%|   0:00:01.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:51:06    703s] |  -0.175|   -0.175|  -1.115|   -1.115|    65.36%|   0:00:01.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:51:08    704s] |  -0.165|   -0.165|  -1.019|   -1.019|    65.37%|   0:00:02.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:51:09    705s] |  -0.162|   -0.162|  -0.994|   -0.994|    65.37%|   0:00:01.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:51:10    706s] |  -0.155|   -0.155|  -0.935|   -0.935|    65.37%|   0:00:01.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:51:11    708s] |  -0.141|   -0.141|  -0.804|   -0.804|    65.39%|   0:00:01.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:51:12    709s] |  -0.133|   -0.133|  -0.735|   -0.735|    65.40%|   0:00:01.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:51:13    710s] |  -0.126|   -0.126|  -0.679|   -0.679|    65.40%|   0:00:01.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:51:15    711s] |  -0.112|   -0.112|  -0.565|   -0.565|    65.42%|   0:00:02.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:51:16    712s] |  -0.081|   -0.081|  -0.380|   -0.380|    65.43%|   0:00:01.0| 1606.8M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:51:17    713s] |  -0.069|   -0.069|  -0.280|   -0.280|    65.43%|   0:00:01.0| 1625.9M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:51:18    714s] |  -0.053|   -0.053|  -0.197|   -0.197|    65.43%|   0:00:01.0| 1625.9M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:51:18    714s] |  -0.049|   -0.049|  -0.186|   -0.186|    65.43%|   0:00:00.0| 1625.9M|   default|  default| DP/EX_Stage/HI/data_out_reg[30]/D                  |
[09/12 13:51:18    715s] |  -0.042|   -0.042|  -0.155|   -0.155|    65.43%|   0:00:00.0| 1625.9M|   default|  default| DP/EX_Stage/HI/data_out_reg[31]/D                  |
[09/12 13:51:20    717s] |  -0.031|   -0.031|  -0.083|   -0.083|    65.43%|   0:00:02.0| 1625.9M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:51:21    717s] |  -0.012|   -0.012|  -0.016|   -0.016|    65.44%|   0:00:01.0| 1625.9M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:51:22    718s] |  -0.004|   -0.004|  -0.004|   -0.004|    65.44%|   0:00:01.0| 1625.9M|   default|  default| DP/EX_Stage/HI/data_out_reg[28]/D                  |
[09/12 13:51:23    719s] |   0.001|    0.001|   0.000|    0.000|    65.44%|   0:00:01.0| 1625.9M|   default|  default| DP/EX_Stage/HI/data_out_reg[30]/D                  |
[09/12 13:51:24    721s] |   0.006|    0.006|   0.000|    0.000|    65.44%|   0:00:01.0| 1625.9M|   default|  default| DP/EX_Stage/HI/data_out_reg[30]/D                  |
[09/12 13:51:25    721s] |   0.009|    0.009|   0.000|    0.000|    65.44%|   0:00:01.0| 1625.9M|   default|  default| DP/EX_Stage/HI/data_out_reg[30]/D                  |
[09/12 13:51:26    722s] |   0.015|    0.019|   0.000|    0.000|    65.44%|   0:00:01.0| 1625.9M|        NA|       NA| NA                                                 |
[09/12 13:51:26    722s] |   0.015|    0.019|   0.000|    0.000|    65.44%|   0:00:00.0| 1625.9M|   default|       NA| NA                                                 |
[09/12 13:51:26    722s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[09/12 13:51:26    722s] 
[09/12 13:51:26    722s] *** Finish Core Optimize Step (cpu=0:00:52.2 real=0:00:52.0 mem=1625.9M) ***
[09/12 13:51:26    723s] 
[09/12 13:51:26    723s] *** Finished Optimize Step Cumulative (cpu=0:00:52.2 real=0:00:52.0 mem=1625.9M) ***
[09/12 13:51:26    723s] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 65.44
[09/12 13:51:27    723s] *** Starting refinePlace (0:12:04 mem=1625.9M) ***
[09/12 13:51:27    723s] Total net bbox length = 3.100e+05 (1.448e+05 1.652e+05) (ext = 3.403e+04)
[09/12 13:51:27    723s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 13:51:27    723s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[09/12 13:51:27    723s] Type 'man IMPSP-5140' for more detail.
[09/12 13:51:27    723s] **WARN: (IMPSP-315):	Found 30858 instances insts with no PG Term connections.
[09/12 13:51:27    723s] Type 'man IMPSP-315' for more detail.
[09/12 13:51:27    723s] default core: bins with density >  0.75 = 12.9 % ( 57 / 441 )
[09/12 13:51:27    723s] Density distribution unevenness ratio = 5.820%
[09/12 13:51:27    723s] RPlace IncrNP Skipped
[09/12 13:51:27    723s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1625.9MB) @(0:12:04 - 0:12:04).
[09/12 13:51:27    723s] Starting refinePlace ...
[09/12 13:51:27    723s] default core: bins with density >  0.75 = 12.9 % ( 57 / 441 )
[09/12 13:51:27    723s] Density distribution unevenness ratio = 5.820%
[09/12 13:51:28    724s]   Spread Effort: high, pre-route mode, useDDP on.
[09/12 13:51:28    724s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=1625.9MB) @(0:12:04 - 0:12:05).
[09/12 13:51:28    724s] Move report: preRPlace moves 134 insts, mean move: 0.71 um, max move: 3.30 um
[09/12 13:51:28    724s] 	Max move on inst (DP/DE_Stage/RF/Ri_19/data_out_reg[18]): (157.70, 262.64) --> (155.80, 261.24)
[09/12 13:51:28    724s] 	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
[09/12 13:51:28    724s] wireLenOptFixPriorityInst 0 inst fixed
[09/12 13:51:29    725s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 13:51:29    725s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=1625.9MB) @(0:12:05 - 0:12:06).
[09/12 13:51:29    725s] Move report: Detail placement moves 134 insts, mean move: 0.71 um, max move: 3.30 um
[09/12 13:51:29    725s] 	Max move on inst (DP/DE_Stage/RF/Ri_19/data_out_reg[18]): (157.70, 262.64) --> (155.80, 261.24)
[09/12 13:51:29    725s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1625.9MB
[09/12 13:51:29    725s] Statistics of distance of Instance movement in refine placement:
[09/12 13:51:29    725s]   maximum (X+Y) =         3.30 um
[09/12 13:51:29    725s]   inst (DP/DE_Stage/RF/Ri_19/data_out_reg[18]) with max move: (157.7, 262.64) -> (155.8, 261.24)
[09/12 13:51:29    725s]   mean    (X+Y) =         0.71 um
[09/12 13:51:29    725s] Summary Report:
[09/12 13:51:29    725s] Instances move: 134 (out of 30858 movable)
[09/12 13:51:29    725s] Instances flipped: 0
[09/12 13:51:29    725s] Mean displacement: 0.71 um
[09/12 13:51:29    725s] Max displacement: 3.30 um (Instance: DP/DE_Stage/RF/Ri_19/data_out_reg[18]) (157.7, 262.64) -> (155.8, 261.24)
[09/12 13:51:29    725s] 	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
[09/12 13:51:29    725s] Total instances moved : 134
[09/12 13:51:29    725s] Total net bbox length = 3.101e+05 (1.448e+05 1.652e+05) (ext = 3.403e+04)
[09/12 13:51:29    725s] Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1625.9MB
[09/12 13:51:29    725s] [CPU] RefinePlace/total (cpu=0:00:01.9, real=0:00:02.0, mem=1625.9MB) @(0:12:04 - 0:12:06).
[09/12 13:51:29    725s] *** Finished refinePlace (0:12:06 mem=1625.9M) ***
[09/12 13:51:29    725s] *** maximum move = 3.30 um ***
[09/12 13:51:29    725s] *** Finished re-routing un-routed nets (1625.9M) ***
[09/12 13:51:30    726s] 
[09/12 13:51:30    726s] *** Finish Physical Update (cpu=0:00:03.3 real=0:00:04.0 mem=1625.9M) ***
[09/12 13:51:30    726s] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 65.44
[09/12 13:51:30    726s] **** Begin NDR-Layer Usage Statistics ****
[09/12 13:51:30    726s] Layer 4 has 62 constrained nets 
[09/12 13:51:30    726s] **** End NDR-Layer Usage Statistics ****
[09/12 13:51:30    726s] 
[09/12 13:51:30    726s] *** Finish post-CTS Setup Fixing (cpu=0:00:56.7 real=0:00:57.0 mem=1625.9M) ***
[09/12 13:51:30    726s] 
[09/12 13:51:30    727s] End: GigaOpt Optimization in WNS mode
[09/12 13:51:30    727s] Deleting Lib Analyzer.
[09/12 13:51:30    727s] **INFO: Flow update: Design timing is met.
[09/12 13:51:31    727s] Info: 2 clock nets excluded from IPO operation.
[09/12 13:51:31    727s] ### Creating LA Mngr. totSessionCpu=0:12:07 mem=1468.3M
[09/12 13:51:31    727s] ### Creating LA Mngr, finished. totSessionCpu=0:12:07 mem=1468.3M
[09/12 13:51:31    727s] Begin: Area Reclaim Optimization
[09/12 13:51:31    727s] 
[09/12 13:51:31    727s] Creating Lib Analyzer ...
[09/12 13:51:31    727s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[09/12 13:51:31    727s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[09/12 13:51:31    727s] Total number of usable delay cells from Lib Analyzer: 0 ()
[09/12 13:51:31    727s] 
[09/12 13:51:31    728s] Creating Lib Analyzer, finished. 
[09/12 13:51:31    728s] PhyDesignGrid: maxLocalDensity 0.98
[09/12 13:51:31    728s] ### Creating PhyDesignMc. totSessionCpu=0:12:08 mem=1605.8M
[09/12 13:51:32    728s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:08 mem=1605.8M
[09/12 13:51:32    728s] 
[09/12 13:51:32    728s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {5, 0.379, 0.8500} {6, 0.130, 0.5393} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[09/12 13:51:32    728s] ### Creating LA Mngr. totSessionCpu=0:12:09 mem=1605.8M
[09/12 13:51:32    728s] ### Creating LA Mngr, finished. totSessionCpu=0:12:09 mem=1605.8M
[09/12 13:51:32    728s] Usable buffer cells for single buffer setup transform:
[09/12 13:51:32    728s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[09/12 13:51:32    728s] Number of usable buffer cells above: 9
[09/12 13:51:33    729s] Reclaim Optimization WNS Slack 0.019  TNS Slack 0.000 Density 65.44
[09/12 13:51:33    729s] +----------+---------+--------+--------+------------+--------+
[09/12 13:51:33    729s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/12 13:51:33    729s] +----------+---------+--------+--------+------------+--------+
[09/12 13:51:33    729s] |    65.44%|        -|   0.019|   0.000|   0:00:00.0| 1605.8M|
[09/12 13:51:46    742s] |    65.43%|        4|   0.019|   0.000|   0:00:13.0| 1605.8M|
[09/12 13:51:47    743s] |    65.43%|        3|   0.019|   0.000|   0:00:01.0| 1605.8M|
[09/12 13:51:47    743s] |    65.43%|        2|   0.019|   0.000|   0:00:00.0| 1605.8M|
[09/12 13:51:48    744s] |    65.43%|        2|   0.019|   0.000|   0:00:01.0| 1605.8M|
[09/12 13:51:49    745s] |    65.43%|        1|   0.019|   0.000|   0:00:01.0| 1605.8M|
[09/12 13:51:49    745s] #optDebug: <stH: 1.4000 MiSeL: 21.9310>
[09/12 13:51:53    749s] |    65.43%|       47|   0.019|   0.000|   0:00:04.0| 1605.8M|
[09/12 13:52:01    757s] |    65.29%|       72|   0.019|   0.000|   0:00:08.0| 1605.8M|
[09/12 13:52:01    757s] |    65.29%|        0|   0.019|   0.000|   0:00:00.0| 1605.8M|
[09/12 13:52:15    771s] |    65.17%|      126|   0.019|   0.000|   0:00:14.0| 1605.8M|
[09/12 13:52:16    772s] |    65.17%|        4|   0.019|   0.000|   0:00:01.0| 1605.8M|
[09/12 13:52:16    772s] |    65.17%|        0|   0.019|   0.000|   0:00:00.0| 1605.8M|
[09/12 13:52:16    772s] #optDebug: <stH: 1.4000 MiSeL: 21.9310>
[09/12 13:52:17    773s] |    65.17%|        0|   0.019|   0.000|   0:00:01.0| 1605.8M|
[09/12 13:52:17    773s] +----------+---------+--------+--------+------------+--------+
[09/12 13:52:17    773s] Reclaim Optimization End WNS Slack 0.019  TNS Slack 0.000 Density 65.17
[09/12 13:52:17    773s] 
[09/12 13:52:17    773s] ** Summary: Restruct = 12 Buffer Deletion = 59 Declone = 76 Resize = 130 **
[09/12 13:52:17    773s] --------------------------------------------------------------
[09/12 13:52:17    773s] |                                   | Total     | Sequential |
[09/12 13:52:17    773s] --------------------------------------------------------------
[09/12 13:52:17    773s] | Num insts resized                 |     127  |       0    |
[09/12 13:52:17    773s] | Num insts undone                  |       0  |       0    |
[09/12 13:52:17    773s] | Num insts Downsized               |     127  |       0    |
[09/12 13:52:17    773s] | Num insts Samesized               |       0  |       0    |
[09/12 13:52:17    773s] | Num insts Upsized                 |       0  |       0    |
[09/12 13:52:17    773s] | Num multiple commits+uncommits    |       3  |       -    |
[09/12 13:52:17    773s] --------------------------------------------------------------
[09/12 13:52:17    773s] **** Begin NDR-Layer Usage Statistics ****
[09/12 13:52:17    773s] Layer 4 has 15 constrained nets 
[09/12 13:52:17    773s] **** End NDR-Layer Usage Statistics ****
[09/12 13:52:17    773s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:46.2) (real = 0:00:46.0) **
[09/12 13:52:18    774s] *** Starting refinePlace (0:12:54 mem=1605.8M) ***
[09/12 13:52:18    774s] Total net bbox length = 3.099e+05 (1.447e+05 1.652e+05) (ext = 3.403e+04)
[09/12 13:52:18    774s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 13:52:18    774s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[09/12 13:52:18    774s] Type 'man IMPSP-5140' for more detail.
[09/12 13:52:18    774s] **WARN: (IMPSP-315):	Found 30727 instances insts with no PG Term connections.
[09/12 13:52:18    774s] Type 'man IMPSP-315' for more detail.
[09/12 13:52:18    774s] Starting refinePlace ...
[09/12 13:52:18    774s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 13:52:18    774s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=1605.8MB) @(0:12:54 - 0:12:55).
[09/12 13:52:18    774s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 13:52:18    774s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1605.8MB
[09/12 13:52:18    774s] Statistics of distance of Instance movement in refine placement:
[09/12 13:52:18    774s]   maximum (X+Y) =         0.00 um
[09/12 13:52:18    774s]   mean    (X+Y) =         0.00 um
[09/12 13:52:18    774s] Total instances flipped for legalization: 7
[09/12 13:52:18    774s] Summary Report:
[09/12 13:52:18    774s] Instances move: 0 (out of 30727 movable)
[09/12 13:52:18    774s] Instances flipped: 7
[09/12 13:52:18    774s] Mean displacement: 0.00 um
[09/12 13:52:18    774s] Max displacement: 0.00 um 
[09/12 13:52:18    774s] Total instances moved : 0
[09/12 13:52:19    775s] Total net bbox length = 3.099e+05 (1.447e+05 1.652e+05) (ext = 3.403e+04)
[09/12 13:52:19    775s] Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1605.8MB
[09/12 13:52:19    775s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:00.0, mem=1605.8MB) @(0:12:54 - 0:12:55).
[09/12 13:52:19    775s] *** Finished refinePlace (0:12:55 mem=1605.8M) ***
[09/12 13:52:19    775s] *** maximum move = 0.00 um ***
[09/12 13:52:19    775s] *** Finished re-routing un-routed nets (1605.8M) ***
[09/12 13:52:19    775s] 
[09/12 13:52:19    775s] *** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=1605.8M) ***
[09/12 13:52:19    775s] *** Finished Area Reclaim Optimization (cpu=0:00:48, real=0:00:48, mem=1472.30M, totSessionCpu=0:12:56).
[09/12 13:52:20    776s] ### Creating LA Mngr. totSessionCpu=0:12:56 mem=1472.3M
[09/12 13:52:20    776s] ### Creating LA Mngr, finished. totSessionCpu=0:12:56 mem=1472.3M
[09/12 13:52:20    776s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 13:52:20    776s] [PSP]     Started earlyGlobalRoute kernel
[09/12 13:52:20    776s] [PSP]     Initial Peak syMemory usage = 1472.3 MB
[09/12 13:52:20    776s] (I)       Reading DB...
[09/12 13:52:20    776s] (I)       before initializing RouteDB syMemory usage = 1498.6 MB
[09/12 13:52:20    776s] (I)       congestionReportName   : 
[09/12 13:52:20    776s] (I)       layerRangeFor2DCongestion : 
[09/12 13:52:20    776s] (I)       buildTerm2TermWires    : 1
[09/12 13:52:20    776s] (I)       doTrackAssignment      : 1
[09/12 13:52:20    776s] (I)       dumpBookshelfFiles     : 0
[09/12 13:52:20    776s] (I)       numThreads             : 1
[09/12 13:52:20    776s] (I)       bufferingAwareRouting  : false
[09/12 13:52:20    776s] [NR-eGR] honorMsvRouteConstraint: false
[09/12 13:52:20    776s] (I)       honorPin               : false
[09/12 13:52:20    776s] (I)       honorPinGuide          : true
[09/12 13:52:20    776s] (I)       honorPartition         : false
[09/12 13:52:20    776s] (I)       allowPartitionCrossover: false
[09/12 13:52:20    776s] (I)       honorSingleEntry       : true
[09/12 13:52:20    776s] (I)       honorSingleEntryStrong : true
[09/12 13:52:20    776s] (I)       handleViaSpacingRule   : false
[09/12 13:52:20    776s] (I)       handleEolSpacingRule   : false
[09/12 13:52:20    776s] (I)       PDConstraint           : none
[09/12 13:52:20    776s] (I)       expBetterNDRHandling   : false
[09/12 13:52:20    776s] [NR-eGR] honorClockSpecNDR      : 0
[09/12 13:52:20    776s] (I)       routingEffortLevel     : 3
[09/12 13:52:20    776s] (I)       effortLevel            : standard
[09/12 13:52:20    776s] [NR-eGR] minRouteLayer          : 2
[09/12 13:52:20    776s] [NR-eGR] maxRouteLayer          : 127
[09/12 13:52:20    776s] (I)       relaxedTopLayerCeiling : 127
[09/12 13:52:20    776s] (I)       relaxedBottomLayerFloor: 2
[09/12 13:52:20    776s] (I)       numRowsPerGCell        : 1
[09/12 13:52:20    776s] (I)       speedUpLargeDesign     : 0
[09/12 13:52:20    776s] (I)       multiThreadingTA       : 1
[09/12 13:52:20    776s] (I)       blkAwareLayerSwitching : 1
[09/12 13:52:20    776s] (I)       optimizationMode       : false
[09/12 13:52:20    776s] (I)       routeSecondPG          : false
[09/12 13:52:20    776s] (I)       scenicRatioForLayerRelax: 0.00
[09/12 13:52:20    776s] (I)       detourLimitForLayerRelax: 0.00
[09/12 13:52:20    776s] (I)       punchThroughDistance   : 500.00
[09/12 13:52:20    776s] (I)       scenicBound            : 1.15
[09/12 13:52:20    776s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 13:52:20    776s] (I)       source-to-sink ratio   : 0.00
[09/12 13:52:20    776s] (I)       targetCongestionRatioH : 1.00
[09/12 13:52:20    776s] (I)       targetCongestionRatioV : 1.00
[09/12 13:52:20    776s] (I)       layerCongestionRatio   : 0.70
[09/12 13:52:20    776s] (I)       m1CongestionRatio      : 0.10
[09/12 13:52:20    776s] (I)       m2m3CongestionRatio    : 0.70
[09/12 13:52:20    776s] (I)       localRouteEffort       : 1.00
[09/12 13:52:20    776s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 13:52:20    776s] (I)       supplyScaleFactorH     : 1.00
[09/12 13:52:20    776s] (I)       supplyScaleFactorV     : 1.00
[09/12 13:52:20    776s] (I)       highlight3DOverflowFactor: 0.00
[09/12 13:52:20    776s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 13:52:20    776s] (I)       routeVias              : 
[09/12 13:52:20    776s] (I)       readTROption           : true
[09/12 13:52:20    776s] (I)       extraSpacingFactor     : 1.00
[09/12 13:52:20    776s] [NR-eGR] numTracksPerClockWire  : 0
[09/12 13:52:20    776s] (I)       routeSelectedNetsOnly  : false
[09/12 13:52:20    776s] (I)       clkNetUseMaxDemand     : false
[09/12 13:52:20    776s] (I)       extraDemandForClocks   : 0
[09/12 13:52:20    776s] (I)       steinerRemoveLayers    : false
[09/12 13:52:20    776s] (I)       demoteLayerScenicScale : 1.00
[09/12 13:52:20    776s] (I)       nonpreferLayerCostScale : 100.00
[09/12 13:52:20    776s] (I)       similarTopologyRoutingFast : false
[09/12 13:52:20    776s] (I)       spanningTreeRefinement : false
[09/12 13:52:20    776s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 13:52:20    776s] (I)       starting read tracks
[09/12 13:52:20    776s] (I)       build grid graph
[09/12 13:52:20    776s] (I)       build grid graph start
[09/12 13:52:20    776s] [NR-eGR] Layer1 has no routable track
[09/12 13:52:20    776s] [NR-eGR] Layer2 has single uniform track structure
[09/12 13:52:20    776s] [NR-eGR] Layer3 has single uniform track structure
[09/12 13:52:20    776s] [NR-eGR] Layer4 has single uniform track structure
[09/12 13:52:20    776s] [NR-eGR] Layer5 has single uniform track structure
[09/12 13:52:20    776s] [NR-eGR] Layer6 has single uniform track structure
[09/12 13:52:20    776s] [NR-eGR] Layer7 has single uniform track structure
[09/12 13:52:20    776s] [NR-eGR] Layer8 has single uniform track structure
[09/12 13:52:20    776s] [NR-eGR] Layer9 has single uniform track structure
[09/12 13:52:20    776s] [NR-eGR] Layer10 has single uniform track structure
[09/12 13:52:20    776s] (I)       build grid graph end
[09/12 13:52:20    776s] (I)       numViaLayers=10
[09/12 13:52:20    776s] (I)       Reading via via1_8 for layer: 0 
[09/12 13:52:20    776s] (I)       Reading via via2_8 for layer: 1 
[09/12 13:52:20    776s] (I)       Reading via via3_2 for layer: 2 
[09/12 13:52:20    776s] (I)       Reading via via4_0 for layer: 3 
[09/12 13:52:20    776s] (I)       Reading via via5_0 for layer: 4 
[09/12 13:52:20    776s] (I)       Reading via via6_0 for layer: 5 
[09/12 13:52:20    776s] (I)       Reading via via7_0 for layer: 6 
[09/12 13:52:20    776s] (I)       Reading via via8_0 for layer: 7 
[09/12 13:52:20    776s] (I)       Reading via via9_0 for layer: 8 
[09/12 13:52:20    776s] (I)       end build via table
[09/12 13:52:20    776s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7202 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 13:52:20    776s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/12 13:52:20    776s] (I)       readDataFromPlaceDB
[09/12 13:52:20    776s] (I)       Read net information..
[09/12 13:52:20    776s] [NR-eGR] Read numTotalNets=36548  numIgnoredNets=0
[09/12 13:52:20    776s] (I)       Read testcase time = 0.010 seconds
[09/12 13:52:20    776s] 
[09/12 13:52:20    776s] (I)       read default dcut vias
[09/12 13:52:20    776s] (I)       Reading via via1_8 for layer: 0 
[09/12 13:52:20    776s] (I)       Reading via via2_8 for layer: 1 
[09/12 13:52:20    776s] (I)       Reading via via3_2 for layer: 2 
[09/12 13:52:20    776s] (I)       Reading via via4_0 for layer: 3 
[09/12 13:52:20    776s] (I)       Reading via via5_0 for layer: 4 
[09/12 13:52:20    776s] (I)       Reading via via6_0 for layer: 5 
[09/12 13:52:20    776s] (I)       Reading via via7_0 for layer: 6 
[09/12 13:52:20    776s] (I)       Reading via via8_0 for layer: 7 
[09/12 13:52:20    776s] (I)       Reading via via9_0 for layer: 8 
[09/12 13:52:20    776s] (I)       build grid graph start
[09/12 13:52:20    776s] (I)       build grid graph end
[09/12 13:52:20    776s] (I)       Model blockage into capacity
[09/12 13:52:20    776s] (I)       Read numBlocks=7202  numPreroutedWires=0  numCapScreens=0
[09/12 13:52:21    777s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 13:52:21    777s] (I)       blocked area on Layer2 : 1078056000  (0.30%)
[09/12 13:52:21    777s] (I)       blocked area on Layer3 : 1307577600  (0.36%)
[09/12 13:52:21    777s] (I)       blocked area on Layer4 : 1818288000  (0.50%)
[09/12 13:52:21    777s] (I)       blocked area on Layer5 : 2110406400  (0.58%)
[09/12 13:52:21    777s] (I)       blocked area on Layer6 : 2282961600  (0.63%)
[09/12 13:52:21    777s] (I)       blocked area on Layer7 : 8478720000  (2.35%)
[09/12 13:52:21    777s] (I)       blocked area on Layer8 : 9273600000  (2.57%)
[09/12 13:52:21    777s] (I)       blocked area on Layer9 : 42759168000  (11.83%)
[09/12 13:52:21    777s] (I)       blocked area on Layer10 : 135860224000  (37.60%)
[09/12 13:52:21    777s] (I)       Modeling time = 0.030 seconds
[09/12 13:52:21    777s] 
[09/12 13:52:21    777s] (I)       Number of ignored nets = 0
[09/12 13:52:21    777s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/12 13:52:21    777s] (I)       Number of clock nets = 2.  Ignored: No
[09/12 13:52:21    777s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 13:52:21    777s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 13:52:21    777s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 13:52:21    777s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 13:52:21    777s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 13:52:21    777s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 13:52:21    777s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 13:52:21    777s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[09/12 13:52:21    777s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1504.4 MB
[09/12 13:52:21    777s] (I)       Ndr track 0 does not exist
[09/12 13:52:21    777s] (I)       Layer1  viaCost=200.00
[09/12 13:52:21    777s] (I)       Layer2  viaCost=200.00
[09/12 13:52:21    777s] (I)       Layer3  viaCost=100.00
[09/12 13:52:21    777s] (I)       Layer4  viaCost=100.00
[09/12 13:52:21    777s] (I)       Layer5  viaCost=100.00
[09/12 13:52:21    777s] (I)       Layer6  viaCost=100.00
[09/12 13:52:21    777s] (I)       Layer7  viaCost=100.00
[09/12 13:52:21    777s] (I)       Layer8  viaCost=100.00
[09/12 13:52:21    777s] (I)       Layer9  viaCost=100.00
[09/12 13:52:21    777s] (I)       ---------------------Grid Graph Info--------------------
[09/12 13:52:21    777s] (I)       routing area        :  (0, 0) - (605340, 596960)
[09/12 13:52:21    777s] (I)       core area           :  (10260, 10080) - (595080, 586880)
[09/12 13:52:21    777s] (I)       Site Width          :   380  (dbu)
[09/12 13:52:21    777s] (I)       Row Height          :  2800  (dbu)
[09/12 13:52:21    777s] (I)       GCell Width         :  2800  (dbu)
[09/12 13:52:21    777s] (I)       GCell Height        :  2800  (dbu)
[09/12 13:52:21    777s] (I)       grid                :   216   213    10
[09/12 13:52:21    777s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[09/12 13:52:21    777s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[09/12 13:52:21    777s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[09/12 13:52:21    777s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[09/12 13:52:21    777s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[09/12 13:52:21    777s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[09/12 13:52:21    777s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[09/12 13:52:21    777s] (I)       Total num of tracks :     0  1593  2132  1081  1065  1081   355   359   186   179
[09/12 13:52:21    777s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[09/12 13:52:21    777s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[09/12 13:52:21    777s] (I)       --------------------------------------------------------
[09/12 13:52:21    777s] 
[09/12 13:52:21    777s] [NR-eGR] ============ Routing rule table ============
[09/12 13:52:21    777s] [NR-eGR] Rule id 0. Nets 36548 
[09/12 13:52:21    777s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 13:52:21    777s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[09/12 13:52:21    777s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[09/12 13:52:21    777s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[09/12 13:52:21    777s] [NR-eGR] ========================================
[09/12 13:52:21    777s] [NR-eGR] 
[09/12 13:52:21    777s] (I)       After initializing earlyGlobalRoute syMemory usage = 1504.4 MB
[09/12 13:52:21    777s] (I)       Loading and dumping file time : 0.43 seconds
[09/12 13:52:21    777s] (I)       ============= Initialization =============
[09/12 13:52:21    777s] (I)       totalPins=114758  totalGlobalPin=110163 (96.00%)
[09/12 13:52:21    777s] (I)       total 2D Cap : 1700108 = (801265 H, 898843 V)
[09/12 13:52:21    777s] [NR-eGR] Layer group 1: route 36548 net(s) in layer range [2, 10]
[09/12 13:52:21    777s] (I)       ============  Phase 1a Route ============
[09/12 13:52:21    777s] (I)       Phase 1a runs 0.13 seconds
[09/12 13:52:21    777s] (I)       Usage: 274437 = (127169 H, 147268 V) = (15.87% H, 16.38% V) = (1.780e+05um H, 2.062e+05um V)
[09/12 13:52:21    777s] (I)       
[09/12 13:52:21    777s] (I)       ============  Phase 1b Route ============
[09/12 13:52:21    777s] (I)       Usage: 274437 = (127169 H, 147268 V) = (15.87% H, 16.38% V) = (1.780e+05um H, 2.062e+05um V)
[09/12 13:52:21    777s] (I)       
[09/12 13:52:21    777s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.842118e+05um
[09/12 13:52:21    777s] (I)       ============  Phase 1c Route ============
[09/12 13:52:21    777s] (I)       Usage: 274437 = (127169 H, 147268 V) = (15.87% H, 16.38% V) = (1.780e+05um H, 2.062e+05um V)
[09/12 13:52:21    777s] (I)       
[09/12 13:52:21    777s] (I)       ============  Phase 1d Route ============
[09/12 13:52:21    777s] (I)       Usage: 274437 = (127169 H, 147268 V) = (15.87% H, 16.38% V) = (1.780e+05um H, 2.062e+05um V)
[09/12 13:52:21    777s] (I)       
[09/12 13:52:21    777s] (I)       ============  Phase 1e Route ============
[09/12 13:52:21    777s] (I)       Phase 1e runs 0.00 seconds
[09/12 13:52:21    777s] (I)       Usage: 274437 = (127169 H, 147268 V) = (15.87% H, 16.38% V) = (1.780e+05um H, 2.062e+05um V)
[09/12 13:52:21    777s] (I)       
[09/12 13:52:21    777s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.842118e+05um
[09/12 13:52:21    777s] [NR-eGR] 
[09/12 13:52:21    777s] (I)       ============  Phase 1l Route ============
[09/12 13:52:21    777s] (I)       Phase 1l runs 0.26 seconds
[09/12 13:52:21    777s] (I)       
[09/12 13:52:21    777s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/12 13:52:21    777s] [NR-eGR]                OverCon         OverCon            
[09/12 13:52:21    777s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[09/12 13:52:21    777s] [NR-eGR] Layer              (1)             (3)    OverCon 
[09/12 13:52:21    777s] [NR-eGR] ---------------------------------------------------
[09/12 13:52:21    777s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 13:52:21    777s] [NR-eGR] Layer2      37( 0.08%)       0( 0.00%)   ( 0.08%) 
[09/12 13:52:21    777s] [NR-eGR] Layer3       5( 0.01%)       0( 0.00%)   ( 0.01%) 
[09/12 13:52:21    777s] [NR-eGR] Layer4      36( 0.08%)       1( 0.00%)   ( 0.08%) 
[09/12 13:52:21    777s] [NR-eGR] Layer5       2( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 13:52:21    777s] [NR-eGR] Layer6       2( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 13:52:21    777s] [NR-eGR] Layer7       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 13:52:21    777s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 13:52:21    777s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 13:52:21    777s] [NR-eGR] Layer10       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 13:52:21    777s] [NR-eGR] ---------------------------------------------------
[09/12 13:52:21    777s] [NR-eGR] Total       83( 0.02%)       1( 0.00%)   ( 0.02%) 
[09/12 13:52:21    777s] [NR-eGR] 
[09/12 13:52:21    777s] (I)       Total Global Routing Runtime: 0.58 seconds
[09/12 13:52:21    777s] (I)       total 2D Cap : 1701668 = (801937 H, 899731 V)
[09/12 13:52:21    777s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/12 13:52:21    777s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/12 13:52:21    777s] (I)       ============= track Assignment ============
[09/12 13:52:21    777s] (I)       extract Global 3D Wires
[09/12 13:52:21    777s] (I)       Extract Global WL : time=0.02
[09/12 13:52:21    777s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[09/12 13:52:21    777s] (I)       Initialization real time=0.00 seconds
[09/12 13:52:21    777s] (I)       Run Multi-thread track assignment
[09/12 13:52:22    778s] (I)       merging nets...
[09/12 13:52:22    778s] (I)       merging nets done
[09/12 13:52:22    778s] (I)       Kernel real time=0.65 seconds
[09/12 13:52:22    778s] (I)       End Greedy Track Assignment
[09/12 13:52:22    778s] [NR-eGR] --------------------------------------------------------------------------
[09/12 13:52:22    778s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 114758
[09/12 13:52:22    778s] [NR-eGR] Layer2(metal2)(V) length: 9.431428e+04um, number of vias: 140010
[09/12 13:52:22    778s] [NR-eGR] Layer3(metal3)(H) length: 1.506623e+05um, number of vias: 51999
[09/12 13:52:22    778s] [NR-eGR] Layer4(metal4)(V) length: 7.858575e+04um, number of vias: 6728
[09/12 13:52:22    778s] [NR-eGR] Layer5(metal5)(H) length: 3.057639e+04um, number of vias: 5218
[09/12 13:52:22    778s] [NR-eGR] Layer6(metal6)(V) length: 4.827645e+04um, number of vias: 333
[09/12 13:52:22    778s] [NR-eGR] Layer7(metal7)(H) length: 2.813107e+03um, number of vias: 188
[09/12 13:52:22    778s] [NR-eGR] Layer8(metal8)(V) length: 3.762639e+03um, number of vias: 0
[09/12 13:52:22    778s] [NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[09/12 13:52:22    778s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[09/12 13:52:22    778s] [NR-eGR] Total length: 4.089909e+05um, number of vias: 319234
[09/12 13:52:22    778s] [NR-eGR] --------------------------------------------------------------------------
[09/12 13:52:22    778s] [NR-eGR] Total clock nets wire length: 1.326020e+04um 
[09/12 13:52:22    778s] [NR-eGR] --------------------------------------------------------------------------
[09/12 13:52:23    779s] [NR-eGR] End Peak syMemory usage = 1455.0 MB
[09/12 13:52:23    779s] [NR-eGR] Early Global Router Kernel+IO runtime : 2.83 seconds
[09/12 13:52:23    779s] Extraction called for design 'DLX_Core' of instances=30727 and nets=43064 using extraction engine 'preRoute' .
[09/12 13:52:23    779s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/12 13:52:23    779s] Type 'man IMPEXT-3530' for more detail.
[09/12 13:52:23    779s] PreRoute RC Extraction called for design DLX_Core.
[09/12 13:52:23    779s] RC Extraction called in multi-corner(1) mode.
[09/12 13:52:23    779s] RCMode: PreRoute
[09/12 13:52:23    779s]       RC Corner Indexes            0   
[09/12 13:52:23    779s] Capacitance Scaling Factor   : 1.00000 
[09/12 13:52:23    779s] Resistance Scaling Factor    : 1.00000 
[09/12 13:52:23    779s] Clock Cap. Scaling Factor    : 1.00000 
[09/12 13:52:23    779s] Clock Res. Scaling Factor    : 1.00000 
[09/12 13:52:23    779s] Shrink Factor                : 1.00000
[09/12 13:52:23    779s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/12 13:52:23    779s] Using capacitance table file ...
[09/12 13:52:23    779s] Updating RC grid for preRoute extraction ...
[09/12 13:52:23    779s] Initializing multi-corner capacitance tables ... 
[09/12 13:52:23    779s] Initializing multi-corner resistance tables ...
[09/12 13:52:23    779s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1449.164M)
[09/12 13:52:26    782s] Compute RC Scale Done ...
[09/12 13:52:26    782s] [hotspot] +------------+---------------+---------------+
[09/12 13:52:26    782s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 13:52:26    782s] [hotspot] +------------+---------------+---------------+
[09/12 13:52:26    782s] [hotspot] | normalized |          0.00 |          0.00 |
[09/12 13:52:26    782s] [hotspot] +------------+---------------+---------------+
[09/12 13:52:26    782s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/12 13:52:26    782s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/12 13:52:26    782s] #################################################################################
[09/12 13:52:26    782s] # Design Stage: PreRoute
[09/12 13:52:26    782s] # Design Name: DLX_Core
[09/12 13:52:26    782s] # Design Mode: 90nm
[09/12 13:52:26    782s] # Analysis Mode: MMMC Non-OCV 
[09/12 13:52:26    782s] # Parasitics Mode: No SPEF/RCDB
[09/12 13:52:26    782s] # Signoff Settings: SI Off 
[09/12 13:52:26    782s] #################################################################################
[09/12 13:52:29    785s] AAE_INFO: 1 threads acquired from CTE.
[09/12 13:52:29    785s] Calculate delays in Single mode...
[09/12 13:52:29    785s] Topological Sorting (REAL = 0:00:00.0, MEM = 1502.4M, InitMEM = 1502.4M)
[09/12 13:52:29    785s] Start delay calculation (fullDC) (1 T). (MEM=1502.4)
[09/12 13:52:29    785s] End AAE Lib Interpolated Model. (MEM=1519 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 13:52:49    805s] Total number of fetched objects 36726
[09/12 13:52:50    806s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[09/12 13:52:50    806s] End delay calculation. (MEM=1506.07 CPU=0:00:20.3 REAL=0:00:21.0)
[09/12 13:52:50    806s] End delay calculation (fullDC). (MEM=1506.07 CPU=0:00:21.0 REAL=0:00:21.0)
[09/12 13:52:50    806s] *** CDM Built up (cpu=0:00:24.1  real=0:00:24.0  mem= 1506.1M) ***
[09/12 13:52:54    811s] Begin: GigaOpt postEco DRV Optimization
[09/12 13:52:55    811s] Info: 2 clock nets excluded from IPO operation.
[09/12 13:52:55    811s] PhyDesignGrid: maxLocalDensity 0.98
[09/12 13:52:55    811s] ### Creating PhyDesignMc. totSessionCpu=0:13:31 mem=1506.1M
[09/12 13:52:55    811s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[09/12 13:52:55    811s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 13:52:55    811s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:31 mem=1506.1M
[09/12 13:52:55    811s] 
[09/12 13:52:55    811s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {5, 0.379, 0.6885} {6, 0.130, 0.4315} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[09/12 13:52:55    811s] ### Creating LA Mngr. totSessionCpu=0:13:32 mem=1506.1M
[09/12 13:52:55    811s] ### Creating LA Mngr, finished. totSessionCpu=0:13:32 mem=1506.1M
[09/12 13:52:59    815s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 13:52:59    815s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/12 13:52:59    815s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 13:52:59    815s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/12 13:52:59    815s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 13:53:01    817s] Info: violation cost 0.017200 (cap = 0.017200, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/12 13:53:01    817s] |     0|     0|     0.00|     4|     4|    -0.00|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|  65.17|          |         |
[09/12 13:53:01    817s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/12 13:53:01    817s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       4|  65.17| 0:00:00.0|  1597.6M|
[09/12 13:53:01    817s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/12 13:53:02    818s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|  65.17| 0:00:00.0|  1597.6M|
[09/12 13:53:02    818s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 13:53:02    818s] **** Begin NDR-Layer Usage Statistics ****
[09/12 13:53:02    818s] Layer 4 has 14 constrained nets 
[09/12 13:53:02    818s] **** End NDR-Layer Usage Statistics ****
[09/12 13:53:02    818s] 
[09/12 13:53:02    818s] *** Finish DRV Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=1597.6M) ***
[09/12 13:53:02    818s] 
[09/12 13:53:02    818s] *** Starting refinePlace (0:13:39 mem=1613.6M) ***
[09/12 13:53:02    818s] Total net bbox length = 3.099e+05 (1.447e+05 1.652e+05) (ext = 3.403e+04)
[09/12 13:53:02    818s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 13:53:02    818s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[09/12 13:53:02    818s] Type 'man IMPSP-5140' for more detail.
[09/12 13:53:02    818s] **WARN: (IMPSP-315):	Found 30727 instances insts with no PG Term connections.
[09/12 13:53:02    818s] Type 'man IMPSP-315' for more detail.
[09/12 13:53:02    818s] Starting refinePlace ...
[09/12 13:53:03    819s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 13:53:03    819s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=1613.6MB) @(0:13:39 - 0:13:39).
[09/12 13:53:03    819s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 13:53:03    819s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1613.6MB
[09/12 13:53:03    819s] Statistics of distance of Instance movement in refine placement:
[09/12 13:53:03    819s]   maximum (X+Y) =         0.00 um
[09/12 13:53:03    819s]   mean    (X+Y) =         0.00 um
[09/12 13:53:03    819s] Summary Report:
[09/12 13:53:03    819s] Instances move: 0 (out of 30727 movable)
[09/12 13:53:03    819s] Instances flipped: 0
[09/12 13:53:03    819s] Mean displacement: 0.00 um
[09/12 13:53:03    819s] Max displacement: 0.00 um 
[09/12 13:53:03    819s] Total instances moved : 0
[09/12 13:53:03    819s] Total net bbox length = 3.099e+05 (1.447e+05 1.652e+05) (ext = 3.403e+04)
[09/12 13:53:03    819s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1613.6MB
[09/12 13:53:03    819s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1613.6MB) @(0:13:39 - 0:13:39).
[09/12 13:53:03    819s] *** Finished refinePlace (0:13:39 mem=1613.6M) ***
[09/12 13:53:03    819s] *** maximum move = 0.00 um ***
[09/12 13:53:03    819s] *** Finished re-routing un-routed nets (1613.6M) ***
[09/12 13:53:04    820s] 
[09/12 13:53:04    820s] *** Finish Physical Update (cpu=0:00:02.2 real=0:00:02.0 mem=1613.6M) ***
[09/12 13:53:04    820s] End: GigaOpt postEco DRV Optimization
[09/12 13:53:04    820s] **INFO: Flow update: Design timing is met.
[09/12 13:53:04    820s] **INFO: Flow update: Design timing is met.
[09/12 13:53:04    820s] **INFO: Flow update: Design timing is met.
[09/12 13:53:04    820s] *** Steiner Routed Nets: 0.011%; Threshold: 100; Threshold for Hold: 100
[09/12 13:53:04    820s] ### Creating LA Mngr. totSessionCpu=0:13:41 mem=1594.6M
[09/12 13:53:04    820s] ### Creating LA Mngr, finished. totSessionCpu=0:13:41 mem=1594.6M
[09/12 13:53:04    820s] Re-routed 0 nets
[09/12 13:53:04    820s] **INFO : Latch borrow mode reset to max_borrow
[09/12 13:53:08    824s] 
[09/12 13:53:08    824s] Active setup views:
[09/12 13:53:08    824s]  default
[09/12 13:53:08    824s]   Dominating endpoints: 0
[09/12 13:53:08    824s]   Dominating TNS: -0.000
[09/12 13:53:08    824s] 
[09/12 13:53:08    824s] Extraction called for design 'DLX_Core' of instances=30727 and nets=43064 using extraction engine 'preRoute' .
[09/12 13:53:08    824s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/12 13:53:08    824s] Type 'man IMPEXT-3530' for more detail.
[09/12 13:53:08    824s] PreRoute RC Extraction called for design DLX_Core.
[09/12 13:53:08    824s] RC Extraction called in multi-corner(1) mode.
[09/12 13:53:08    824s] RCMode: PreRoute
[09/12 13:53:08    824s]       RC Corner Indexes            0   
[09/12 13:53:08    824s] Capacitance Scaling Factor   : 1.00000 
[09/12 13:53:08    824s] Resistance Scaling Factor    : 1.00000 
[09/12 13:53:08    824s] Clock Cap. Scaling Factor    : 1.00000 
[09/12 13:53:08    824s] Clock Res. Scaling Factor    : 1.00000 
[09/12 13:53:08    824s] Shrink Factor                : 1.00000
[09/12 13:53:08    824s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/12 13:53:08    824s] Using capacitance table file ...
[09/12 13:53:08    824s] Initializing multi-corner capacitance tables ... 
[09/12 13:53:08    824s] Initializing multi-corner resistance tables ...
[09/12 13:53:09    825s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1446.422M)
[09/12 13:53:09    825s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 13:53:09    825s] [PSP]     Started earlyGlobalRoute kernel
[09/12 13:53:09    825s] [PSP]     Initial Peak syMemory usage = 1446.4 MB
[09/12 13:53:09    825s] (I)       Reading DB...
[09/12 13:53:09    825s] (I)       before initializing RouteDB syMemory usage = 1472.7 MB
[09/12 13:53:09    825s] (I)       congestionReportName   : 
[09/12 13:53:09    825s] (I)       layerRangeFor2DCongestion : 
[09/12 13:53:09    825s] (I)       buildTerm2TermWires    : 0
[09/12 13:53:09    825s] (I)       doTrackAssignment      : 1
[09/12 13:53:09    825s] (I)       dumpBookshelfFiles     : 0
[09/12 13:53:09    825s] (I)       numThreads             : 1
[09/12 13:53:09    825s] (I)       bufferingAwareRouting  : false
[09/12 13:53:09    825s] [NR-eGR] honorMsvRouteConstraint: false
[09/12 13:53:09    825s] (I)       honorPin               : false
[09/12 13:53:09    825s] (I)       honorPinGuide          : true
[09/12 13:53:09    825s] (I)       honorPartition         : false
[09/12 13:53:09    825s] (I)       allowPartitionCrossover: false
[09/12 13:53:09    825s] (I)       honorSingleEntry       : true
[09/12 13:53:09    825s] (I)       honorSingleEntryStrong : true
[09/12 13:53:09    825s] (I)       handleViaSpacingRule   : false
[09/12 13:53:09    825s] (I)       handleEolSpacingRule   : false
[09/12 13:53:09    825s] (I)       PDConstraint           : none
[09/12 13:53:09    825s] (I)       expBetterNDRHandling   : false
[09/12 13:53:09    825s] [NR-eGR] honorClockSpecNDR      : 0
[09/12 13:53:09    825s] (I)       routingEffortLevel     : 3
[09/12 13:53:09    825s] (I)       effortLevel            : standard
[09/12 13:53:09    825s] [NR-eGR] minRouteLayer          : 2
[09/12 13:53:09    825s] [NR-eGR] maxRouteLayer          : 127
[09/12 13:53:09    825s] (I)       relaxedTopLayerCeiling : 127
[09/12 13:53:09    825s] (I)       relaxedBottomLayerFloor: 2
[09/12 13:53:09    825s] (I)       numRowsPerGCell        : 1
[09/12 13:53:09    825s] (I)       speedUpLargeDesign     : 0
[09/12 13:53:09    825s] (I)       multiThreadingTA       : 1
[09/12 13:53:09    825s] (I)       blkAwareLayerSwitching : 1
[09/12 13:53:09    825s] (I)       optimizationMode       : false
[09/12 13:53:09    825s] (I)       routeSecondPG          : false
[09/12 13:53:09    825s] (I)       scenicRatioForLayerRelax: 0.00
[09/12 13:53:09    825s] (I)       detourLimitForLayerRelax: 0.00
[09/12 13:53:09    825s] (I)       punchThroughDistance   : 500.00
[09/12 13:53:09    825s] (I)       scenicBound            : 1.15
[09/12 13:53:09    825s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 13:53:09    825s] (I)       source-to-sink ratio   : 0.00
[09/12 13:53:09    825s] (I)       targetCongestionRatioH : 1.00
[09/12 13:53:09    825s] (I)       targetCongestionRatioV : 1.00
[09/12 13:53:09    825s] (I)       layerCongestionRatio   : 0.70
[09/12 13:53:09    825s] (I)       m1CongestionRatio      : 0.10
[09/12 13:53:09    825s] (I)       m2m3CongestionRatio    : 0.70
[09/12 13:53:09    825s] (I)       localRouteEffort       : 1.00
[09/12 13:53:09    825s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 13:53:09    825s] (I)       supplyScaleFactorH     : 1.00
[09/12 13:53:09    825s] (I)       supplyScaleFactorV     : 1.00
[09/12 13:53:09    825s] (I)       highlight3DOverflowFactor: 0.00
[09/12 13:53:09    825s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 13:53:09    825s] (I)       routeVias              : 
[09/12 13:53:09    825s] (I)       readTROption           : true
[09/12 13:53:09    825s] (I)       extraSpacingFactor     : 1.00
[09/12 13:53:09    825s] [NR-eGR] numTracksPerClockWire  : 0
[09/12 13:53:09    825s] (I)       routeSelectedNetsOnly  : false
[09/12 13:53:09    825s] (I)       clkNetUseMaxDemand     : false
[09/12 13:53:09    825s] (I)       extraDemandForClocks   : 0
[09/12 13:53:09    825s] (I)       steinerRemoveLayers    : false
[09/12 13:53:09    825s] (I)       demoteLayerScenicScale : 1.00
[09/12 13:53:09    825s] (I)       nonpreferLayerCostScale : 100.00
[09/12 13:53:09    825s] (I)       similarTopologyRoutingFast : false
[09/12 13:53:09    825s] (I)       spanningTreeRefinement : false
[09/12 13:53:09    825s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 13:53:09    825s] (I)       starting read tracks
[09/12 13:53:09    825s] (I)       build grid graph
[09/12 13:53:09    825s] (I)       build grid graph start
[09/12 13:53:09    825s] [NR-eGR] Layer1 has no routable track
[09/12 13:53:09    825s] [NR-eGR] Layer2 has single uniform track structure
[09/12 13:53:09    825s] [NR-eGR] Layer3 has single uniform track structure
[09/12 13:53:09    825s] [NR-eGR] Layer4 has single uniform track structure
[09/12 13:53:09    825s] [NR-eGR] Layer5 has single uniform track structure
[09/12 13:53:09    825s] [NR-eGR] Layer6 has single uniform track structure
[09/12 13:53:09    825s] [NR-eGR] Layer7 has single uniform track structure
[09/12 13:53:09    825s] [NR-eGR] Layer8 has single uniform track structure
[09/12 13:53:09    825s] [NR-eGR] Layer9 has single uniform track structure
[09/12 13:53:09    825s] [NR-eGR] Layer10 has single uniform track structure
[09/12 13:53:09    825s] (I)       build grid graph end
[09/12 13:53:09    825s] (I)       numViaLayers=10
[09/12 13:53:09    825s] (I)       Reading via via1_8 for layer: 0 
[09/12 13:53:09    825s] (I)       Reading via via2_8 for layer: 1 
[09/12 13:53:09    825s] (I)       Reading via via3_2 for layer: 2 
[09/12 13:53:09    825s] (I)       Reading via via4_0 for layer: 3 
[09/12 13:53:09    825s] (I)       Reading via via5_0 for layer: 4 
[09/12 13:53:09    825s] (I)       Reading via via6_0 for layer: 5 
[09/12 13:53:09    825s] (I)       Reading via via7_0 for layer: 6 
[09/12 13:53:09    825s] (I)       Reading via via8_0 for layer: 7 
[09/12 13:53:09    825s] (I)       Reading via via9_0 for layer: 8 
[09/12 13:53:09    825s] (I)       end build via table
[09/12 13:53:09    825s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7202 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 13:53:09    825s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/12 13:53:09    825s] (I)       readDataFromPlaceDB
[09/12 13:53:09    825s] (I)       Read net information..
[09/12 13:53:09    825s] [NR-eGR] Read numTotalNets=36548  numIgnoredNets=0
[09/12 13:53:09    825s] (I)       Read testcase time = 0.030 seconds
[09/12 13:53:09    825s] 
[09/12 13:53:09    825s] (I)       read default dcut vias
[09/12 13:53:09    825s] (I)       Reading via via1_8 for layer: 0 
[09/12 13:53:09    825s] (I)       Reading via via2_8 for layer: 1 
[09/12 13:53:09    825s] (I)       Reading via via3_2 for layer: 2 
[09/12 13:53:09    825s] (I)       Reading via via4_0 for layer: 3 
[09/12 13:53:09    825s] (I)       Reading via via5_0 for layer: 4 
[09/12 13:53:09    825s] (I)       Reading via via6_0 for layer: 5 
[09/12 13:53:09    825s] (I)       Reading via via7_0 for layer: 6 
[09/12 13:53:09    825s] (I)       Reading via via8_0 for layer: 7 
[09/12 13:53:09    825s] (I)       Reading via via9_0 for layer: 8 
[09/12 13:53:09    825s] (I)       build grid graph start
[09/12 13:53:09    825s] (I)       build grid graph end
[09/12 13:53:09    825s] (I)       Model blockage into capacity
[09/12 13:53:09    825s] (I)       Read numBlocks=7202  numPreroutedWires=0  numCapScreens=0
[09/12 13:53:09    825s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 13:53:09    825s] (I)       blocked area on Layer2 : 1078056000  (0.30%)
[09/12 13:53:09    825s] (I)       blocked area on Layer3 : 1307577600  (0.36%)
[09/12 13:53:09    825s] (I)       blocked area on Layer4 : 1818288000  (0.50%)
[09/12 13:53:09    825s] (I)       blocked area on Layer5 : 2110406400  (0.58%)
[09/12 13:53:09    825s] (I)       blocked area on Layer6 : 2282961600  (0.63%)
[09/12 13:53:09    825s] (I)       blocked area on Layer7 : 8478720000  (2.35%)
[09/12 13:53:09    825s] (I)       blocked area on Layer8 : 9273600000  (2.57%)
[09/12 13:53:09    825s] (I)       blocked area on Layer9 : 42759168000  (11.83%)
[09/12 13:53:09    825s] (I)       blocked area on Layer10 : 135860224000  (37.60%)
[09/12 13:53:09    825s] (I)       Modeling time = 0.040 seconds
[09/12 13:53:09    825s] 
[09/12 13:53:09    825s] (I)       Number of ignored nets = 0
[09/12 13:53:09    825s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/12 13:53:09    825s] (I)       Number of clock nets = 2.  Ignored: No
[09/12 13:53:09    825s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 13:53:09    825s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 13:53:09    825s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 13:53:09    825s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 13:53:09    825s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 13:53:09    825s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 13:53:09    825s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 13:53:09    825s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[09/12 13:53:09    825s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1478.5 MB
[09/12 13:53:09    825s] (I)       Ndr track 0 does not exist
[09/12 13:53:09    825s] (I)       Layer1  viaCost=200.00
[09/12 13:53:09    825s] (I)       Layer2  viaCost=200.00
[09/12 13:53:09    825s] (I)       Layer3  viaCost=100.00
[09/12 13:53:09    825s] (I)       Layer4  viaCost=100.00
[09/12 13:53:09    825s] (I)       Layer5  viaCost=100.00
[09/12 13:53:09    825s] (I)       Layer6  viaCost=100.00
[09/12 13:53:09    825s] (I)       Layer7  viaCost=100.00
[09/12 13:53:09    825s] (I)       Layer8  viaCost=100.00
[09/12 13:53:09    825s] (I)       Layer9  viaCost=100.00
[09/12 13:53:09    825s] (I)       ---------------------Grid Graph Info--------------------
[09/12 13:53:09    825s] (I)       routing area        :  (0, 0) - (605340, 596960)
[09/12 13:53:09    825s] (I)       core area           :  (10260, 10080) - (595080, 586880)
[09/12 13:53:09    825s] (I)       Site Width          :   380  (dbu)
[09/12 13:53:09    825s] (I)       Row Height          :  2800  (dbu)
[09/12 13:53:09    825s] (I)       GCell Width         :  2800  (dbu)
[09/12 13:53:09    825s] (I)       GCell Height        :  2800  (dbu)
[09/12 13:53:09    825s] (I)       grid                :   216   213    10
[09/12 13:53:09    825s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[09/12 13:53:09    825s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[09/12 13:53:09    825s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[09/12 13:53:09    825s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[09/12 13:53:09    825s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[09/12 13:53:09    825s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[09/12 13:53:09    825s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[09/12 13:53:09    825s] (I)       Total num of tracks :     0  1593  2132  1081  1065  1081   355   359   186   179
[09/12 13:53:09    825s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[09/12 13:53:09    825s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[09/12 13:53:09    825s] (I)       --------------------------------------------------------
[09/12 13:53:09    825s] 
[09/12 13:53:09    825s] [NR-eGR] ============ Routing rule table ============
[09/12 13:53:09    825s] [NR-eGR] Rule id 0. Nets 36548 
[09/12 13:53:09    825s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 13:53:09    825s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[09/12 13:53:09    825s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[09/12 13:53:09    825s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[09/12 13:53:09    825s] [NR-eGR] ========================================
[09/12 13:53:09    825s] [NR-eGR] 
[09/12 13:53:09    825s] (I)       After initializing earlyGlobalRoute syMemory usage = 1478.5 MB
[09/12 13:53:09    825s] (I)       Loading and dumping file time : 0.50 seconds
[09/12 13:53:09    825s] (I)       ============= Initialization =============
[09/12 13:53:09    825s] (I)       totalPins=114758  totalGlobalPin=110163 (96.00%)
[09/12 13:53:10    825s] (I)       total 2D Cap : 1700108 = (801265 H, 898843 V)
[09/12 13:53:10    825s] [NR-eGR] Layer group 1: route 36548 net(s) in layer range [2, 10]
[09/12 13:53:10    825s] (I)       ============  Phase 1a Route ============
[09/12 13:53:10    826s] (I)       Phase 1a runs 0.15 seconds
[09/12 13:53:10    826s] (I)       Usage: 274437 = (127168 H, 147269 V) = (15.87% H, 16.38% V) = (1.780e+05um H, 2.062e+05um V)
[09/12 13:53:10    826s] (I)       
[09/12 13:53:10    826s] (I)       ============  Phase 1b Route ============
[09/12 13:53:10    826s] (I)       Usage: 274437 = (127168 H, 147269 V) = (15.87% H, 16.38% V) = (1.780e+05um H, 2.062e+05um V)
[09/12 13:53:10    826s] (I)       
[09/12 13:53:10    826s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.842118e+05um
[09/12 13:53:10    826s] (I)       ============  Phase 1c Route ============
[09/12 13:53:10    826s] (I)       Usage: 274437 = (127168 H, 147269 V) = (15.87% H, 16.38% V) = (1.780e+05um H, 2.062e+05um V)
[09/12 13:53:10    826s] (I)       
[09/12 13:53:10    826s] (I)       ============  Phase 1d Route ============
[09/12 13:53:10    826s] (I)       Usage: 274437 = (127168 H, 147269 V) = (15.87% H, 16.38% V) = (1.780e+05um H, 2.062e+05um V)
[09/12 13:53:10    826s] (I)       
[09/12 13:53:10    826s] (I)       ============  Phase 1e Route ============
[09/12 13:53:10    826s] (I)       Phase 1e runs 0.00 seconds
[09/12 13:53:10    826s] (I)       Usage: 274437 = (127168 H, 147269 V) = (15.87% H, 16.38% V) = (1.780e+05um H, 2.062e+05um V)
[09/12 13:53:10    826s] (I)       
[09/12 13:53:10    826s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.842118e+05um
[09/12 13:53:10    826s] [NR-eGR] 
[09/12 13:53:10    826s] (I)       ============  Phase 1l Route ============
[09/12 13:53:10    826s] (I)       Phase 1l runs 0.30 seconds
[09/12 13:53:10    826s] (I)       
[09/12 13:53:10    826s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/12 13:53:10    826s] [NR-eGR]                OverCon         OverCon            
[09/12 13:53:10    826s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[09/12 13:53:10    826s] [NR-eGR] Layer              (1)             (3)    OverCon 
[09/12 13:53:10    826s] [NR-eGR] ---------------------------------------------------
[09/12 13:53:10    826s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 13:53:10    826s] [NR-eGR] Layer2      37( 0.08%)       0( 0.00%)   ( 0.08%) 
[09/12 13:53:10    826s] [NR-eGR] Layer3       6( 0.01%)       0( 0.00%)   ( 0.01%) 
[09/12 13:53:10    826s] [NR-eGR] Layer4      28( 0.06%)       1( 0.00%)   ( 0.06%) 
[09/12 13:53:10    826s] [NR-eGR] Layer5       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 13:53:10    826s] [NR-eGR] Layer6       3( 0.01%)       0( 0.00%)   ( 0.01%) 
[09/12 13:53:10    826s] [NR-eGR] Layer7       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 13:53:10    826s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 13:53:10    826s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 13:53:10    826s] [NR-eGR] Layer10       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 13:53:10    826s] [NR-eGR] ---------------------------------------------------
[09/12 13:53:10    826s] [NR-eGR] Total       76( 0.02%)       1( 0.00%)   ( 0.02%) 
[09/12 13:53:10    826s] [NR-eGR] 
[09/12 13:53:10    826s] (I)       Total Global Routing Runtime: 0.68 seconds
[09/12 13:53:10    826s] (I)       total 2D Cap : 1701668 = (801937 H, 899731 V)
[09/12 13:53:10    826s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/12 13:53:10    826s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/12 13:53:10    826s] [NR-eGR] End Peak syMemory usage = 1478.5 MB
[09/12 13:53:10    826s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.22 seconds
[09/12 13:53:10    826s] [hotspot] +------------+---------------+---------------+
[09/12 13:53:10    826s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 13:53:10    826s] [hotspot] +------------+---------------+---------------+
[09/12 13:53:10    826s] [hotspot] | normalized |          0.00 |          0.00 |
[09/12 13:53:10    826s] [hotspot] +------------+---------------+---------------+
[09/12 13:53:10    826s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/12 13:53:10    826s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/12 13:53:10    826s] #################################################################################
[09/12 13:53:10    826s] # Design Stage: PreRoute
[09/12 13:53:10    826s] # Design Name: DLX_Core
[09/12 13:53:10    826s] # Design Mode: 90nm
[09/12 13:53:10    826s] # Analysis Mode: MMMC Non-OCV 
[09/12 13:53:10    826s] # Parasitics Mode: No SPEF/RCDB
[09/12 13:53:10    826s] # Signoff Settings: SI Off 
[09/12 13:53:10    826s] #################################################################################
[09/12 13:53:13    829s] AAE_INFO: 1 threads acquired from CTE.
[09/12 13:53:13    829s] Calculate delays in Single mode...
[09/12 13:53:13    829s] Topological Sorting (REAL = 0:00:00.0, MEM = 1476.5M, InitMEM = 1476.5M)
[09/12 13:53:13    829s] Start delay calculation (fullDC) (1 T). (MEM=1476.53)
[09/12 13:53:13    829s] End AAE Lib Interpolated Model. (MEM=1493.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 13:53:34    850s] Total number of fetched objects 36726
[09/12 13:53:34    850s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/12 13:53:34    850s] End delay calculation. (MEM=1500.02 CPU=0:00:20.7 REAL=0:00:20.0)
[09/12 13:53:34    850s] End delay calculation (fullDC). (MEM=1500.02 CPU=0:00:21.2 REAL=0:00:21.0)
[09/12 13:53:34    850s] *** CDM Built up (cpu=0:00:24.0  real=0:00:24.0  mem= 1500.0M) ***
[09/12 13:53:37    852s] *** Done Building Timing Graph (cpu=0:00:26.3 real=0:00:27.0 totSessionCpu=0:14:13 mem=1500.0M)
[09/12 13:53:38    854s] Reported timing to dir ./timingReports
[09/12 13:53:38    854s] **optDesign ... cpu = 0:08:14, real = 0:08:16, mem = 1186.7M, totSessionCpu=0:14:14 **
[09/12 13:53:44    860s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.033  |  0.040  |  0.033  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8115   |  4466   |  7515   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.172%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:08:20, real = 0:08:22, mem = 1186.8M, totSessionCpu=0:14:20 **
[09/12 13:53:44    860s] *** Finished optDesign ***
[09/12 13:53:44    860s] 
[09/12 13:53:44    860s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:13:20 real=  0:13:23)
[09/12 13:53:44    860s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:08.4 real=0:00:08.4)
[09/12 13:53:44    860s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:01:04 real=  0:01:04)
[09/12 13:53:44    860s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:48.7 real=0:00:49.1)
[09/12 13:53:44    860s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:38.4 real=0:00:38.4)
[09/12 13:53:44    860s] Info: pop threads available for lower-level modules during optimization.
[09/12 13:53:44    860s] Deleting Lib Analyzer.
[09/12 13:53:44    860s] Info: Destroy the CCOpt slew target map.
[09/12 13:53:44    860s] <CMD> optDesign -postCTS -hold
[09/12 13:53:44    860s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/12 13:53:44    860s] GigaOpt running with 1 threads.
[09/12 13:53:44    860s] Info: 1 threads available for lower-level modules during optimization.
[09/12 13:53:44    860s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[09/12 13:53:44    860s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 13:53:45    860s] #spOpts: mergeVia=F 
[09/12 13:53:45    861s] #spOpts: mergeVia=F 
[09/12 13:53:45    861s] 
[09/12 13:53:45    861s] Creating Lib Analyzer ...
[09/12 13:53:45    861s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[09/12 13:53:45    861s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[09/12 13:53:45    861s] Total number of usable delay cells from Lib Analyzer: 0 ()
[09/12 13:53:45    861s] 
[09/12 13:53:46    861s] Creating Lib Analyzer, finished. 
[09/12 13:53:46    862s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1100.1M, totSessionCpu=0:14:22 **
[09/12 13:53:46    862s] *** optDesign -postCTS ***
[09/12 13:53:46    862s] DRC Margin: user margin 0.0
[09/12 13:53:46    862s] Hold Target Slack: user slack 0
[09/12 13:53:46    862s] Setup Target Slack: user slack 0;
[09/12 13:53:46    862s] setUsefulSkewMode -ecoRoute false
[09/12 13:53:46    862s] Deleting Cell Server ...
[09/12 13:53:46    862s] Deleting Lib Analyzer.
[09/12 13:53:46    862s] Creating Cell Server ...(0, 0, 0, 0)
[09/12 13:53:46    862s] Summary for sequential cells identification: 
[09/12 13:53:46    862s]   Identified SBFF number: 16
[09/12 13:53:46    862s]   Identified MBFF number: 0
[09/12 13:53:46    862s]   Identified SB Latch number: 0
[09/12 13:53:46    862s]   Identified MB Latch number: 0
[09/12 13:53:46    862s]   Not identified SBFF number: 0
[09/12 13:53:46    862s]   Not identified MBFF number: 0
[09/12 13:53:46    862s]   Not identified SB Latch number: 0
[09/12 13:53:46    862s]   Not identified MB Latch number: 0
[09/12 13:53:46    862s]   Number of sequential cells which are not FFs: 13
[09/12 13:53:46    862s] Creating Cell Server, finished. 
[09/12 13:53:46    862s] 
[09/12 13:53:46    862s] Deleting Cell Server ...
[09/12 13:53:46    862s] Start to check current routing status for nets...
[09/12 13:53:46    862s] All nets are already routed correctly.
[09/12 13:53:46    862s] End to check current routing status for nets (mem=1367.6M)
[09/12 13:53:46    862s] *info: All cells identified as Buffer and Delay cells:
[09/12 13:53:46    862s] *info:   with footprint "BUF_X1" or "BUF_X1": 
[09/12 13:53:46    862s] *info: ------------------------------------------------------------------
[09/12 13:53:46    862s] *info: (dly) CLKBUF_X1           -  NangateOpenCellLibrary
[09/12 13:53:46    862s] *info: (dly) BUF_X1              -  NangateOpenCellLibrary
[09/12 13:53:46    862s] *info: (dly) CLKBUF_X2           -  NangateOpenCellLibrary
[09/12 13:53:46    862s] *info: (dly) BUF_X2              -  NangateOpenCellLibrary
[09/12 13:53:46    862s] *info: (dly) CLKBUF_X3           -  NangateOpenCellLibrary
[09/12 13:53:46    862s] *info: (dly) BUF_X4              -  NangateOpenCellLibrary
[09/12 13:53:46    862s] *info: (dly) BUF_X8              -  NangateOpenCellLibrary
[09/12 13:53:46    862s] *info: (dly) BUF_X16             -  NangateOpenCellLibrary
[09/12 13:53:46    862s] *info: (dly) BUF_X32             -  NangateOpenCellLibrary
[09/12 13:53:46    862s] PhyDesignGrid: maxLocalDensity 0.98
[09/12 13:53:46    862s] ### Creating PhyDesignMc. totSessionCpu=0:14:23 mem=1367.6M
[09/12 13:53:46    862s] #spOpts: mergeVia=F 
[09/12 13:53:46    862s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[09/12 13:53:46    862s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 13:53:47    862s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:23 mem=1367.6M
[09/12 13:53:47    862s] GigaOpt Hold Optimizer is used
[09/12 13:53:47    863s] End AAE Lib Interpolated Model. (MEM=1367.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 13:53:47    863s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:14:23 mem=1367.6M ***
[09/12 13:53:49    864s] ### Creating LA Mngr. totSessionCpu=0:14:25 mem=1367.6M
[09/12 13:53:49    865s] ### Creating LA Mngr, finished. totSessionCpu=0:14:25 mem=1367.6M
[09/12 13:53:50    865s] ### Creating LA Mngr. totSessionCpu=0:14:26 mem=1525.4M
[09/12 13:53:50    865s] ### Creating LA Mngr, finished. totSessionCpu=0:14:26 mem=1525.4M
[09/12 13:53:50    865s] 
[09/12 13:53:50    865s] Creating Lib Analyzer ...
[09/12 13:53:50    865s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[09/12 13:53:50    865s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[09/12 13:53:50    865s] Total number of usable delay cells from Lib Analyzer: 0 ()
[09/12 13:53:50    865s] 
[09/12 13:53:50    866s] Creating Lib Analyzer, finished. 
[09/12 13:53:50    866s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[09/12 13:53:50    866s] *info: Run optDesign holdfix with 1 thread.
[09/12 13:53:50    866s] Effort level <high> specified for reg2reg path_group
[09/12 13:53:53    869s] End AAE Lib Interpolated Model. (MEM=1582.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 13:53:53    869s] **INFO: Starting Blocking QThread with 1 CPU
[09/12 13:53:53    869s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[09/12 13:53:53    869s] #################################################################################
[09/12 13:53:53    869s] # Design Stage: PreRoute
[09/12 13:53:53    869s] # Design Name: DLX_Core
[09/12 13:53:53    869s] # Design Mode: 90nm
[09/12 13:53:53    869s] # Analysis Mode: MMMC Non-OCV 
[09/12 13:53:53    869s] # Parasitics Mode: No SPEF/RCDB
[09/12 13:53:53    869s] # Signoff Settings: SI Off 
[09/12 13:53:53    869s] #################################################################################
[09/12 13:53:53    869s] AAE_INFO: 1 threads acquired from CTE.
[09/12 13:53:53    869s] Calculate delays in Single mode...
[09/12 13:53:53    869s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[09/12 13:53:53    869s] Start delay calculation (fullDC) (1 T). (MEM=0)
[09/12 13:53:53    869s] End AAE Lib Interpolated Model. (MEM=0.683594 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 13:53:53    869s] Total number of fetched objects 36726
[09/12 13:53:53    869s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[09/12 13:53:53    869s] End delay calculation. (MEM=0 CPU=0:00:19.3 REAL=0:00:19.0)
[09/12 13:53:53    869s] End delay calculation (fullDC). (MEM=0 CPU=0:00:19.6 REAL=0:00:19.0)
[09/12 13:53:53    869s] *** CDM Built up (cpu=0:00:20.0  real=0:00:20.0  mem= 0.0M) ***
[09/12 13:53:53    869s] *** Done Building Timing Graph (cpu=0:00:22.0 real=0:00:22.0 totSessionCpu=0:00:24.9 mem=0.0M)
[09/12 13:53:53    869s] 
[09/12 13:53:53    869s] Active hold views:
[09/12 13:53:53    869s]  default
[09/12 13:53:53    869s]   Dominating endpoints: 0
[09/12 13:53:53    869s]   Dominating TNS: -0.000
[09/12 13:53:53    869s] 
[09/12 13:53:53    869s] Done building cte hold timing graph (fixHold) cpu=0:00:26.1 real=0:00:27.0 totSessionCpu=0:00:26.1 mem=0.0M ***
[09/12 13:53:53    869s] Done building hold timer [21199 node(s), 44974 edge(s), 1 view(s)] (fixHold) cpu=0:00:30.2 real=0:00:31.0 totSessionCpu=0:00:30.2 mem=0.0M ***
[09/12 13:54:24    899s]  
_______________________________________________________________________
[09/12 13:54:28    903s] Done building cte setup timing graph (fixHold) cpu=0:00:40.5 real=0:00:41.0 totSessionCpu=0:15:04 mem=1582.7M ***
[09/12 13:54:31    906s] *info: category slack lower bound [L 0.0] default
[09/12 13:54:31    906s] *info: category slack lower bound [H 0.0] reg2reg 
[09/12 13:54:31    906s] --------------------------------------------------- 
[09/12 13:54:31    906s]    Setup Violation Summary with Target Slack (0.000 ns)
[09/12 13:54:31    906s] --------------------------------------------------- 
[09/12 13:54:31    906s]          WNS    reg2regWNS
[09/12 13:54:31    906s]     0.034 ns      0.040 ns
[09/12 13:54:31    906s] --------------------------------------------------- 
[09/12 13:54:31    907s] Restoring autoHoldViews:  default
[09/12 13:54:33    908s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.033  |  0.040  |  0.033  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8115   |  4466   |  7515   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.165  | -0.090  | -0.165  |
|           TNS (ns):| -85.465 | -14.334 | -71.633 |
|    Violating Paths:|  1053   |   356   |   714   |
|          All Paths:|  8082   |  4466   |  7482   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.172%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Deleting Cell Server ...
[09/12 13:54:33    908s] Deleting Lib Analyzer.
[09/12 13:54:33    908s] Creating Cell Server ...(0, 0, 0, 0)
[09/12 13:54:33    908s] Summary for sequential cells identification: 
[09/12 13:54:33    908s]   Identified SBFF number: 16
[09/12 13:54:33    908s]   Identified MBFF number: 0
[09/12 13:54:33    908s]   Identified SB Latch number: 0
[09/12 13:54:33    908s]   Identified MB Latch number: 0
[09/12 13:54:33    908s]   Not identified SBFF number: 0
[09/12 13:54:33    908s]   Not identified MBFF number: 0
[09/12 13:54:33    908s]   Not identified SB Latch number: 0
[09/12 13:54:33    908s]   Not identified MB Latch number: 0
[09/12 13:54:33    908s]   Number of sequential cells which are not FFs: 13
[09/12 13:54:33    908s] Creating Cell Server, finished. 
[09/12 13:54:33    908s] 
[09/12 13:54:33    908s] Deleting Cell Server ...
[09/12 13:54:33    908s] 
[09/12 13:54:33    908s] Creating Lib Analyzer ...
[09/12 13:54:33    908s] Creating Cell Server ...(0, 0, 0, 0)
[09/12 13:54:33    908s] Summary for sequential cells identification: 
[09/12 13:54:33    908s]   Identified SBFF number: 16
[09/12 13:54:33    908s]   Identified MBFF number: 0
[09/12 13:54:33    908s]   Identified SB Latch number: 0
[09/12 13:54:33    908s]   Identified MB Latch number: 0
[09/12 13:54:33    908s]   Not identified SBFF number: 0
[09/12 13:54:33    908s]   Not identified MBFF number: 0
[09/12 13:54:33    908s]   Not identified SB Latch number: 0
[09/12 13:54:33    908s]   Not identified MB Latch number: 0
[09/12 13:54:33    908s]   Number of sequential cells which are not FFs: 13
[09/12 13:54:33    908s] Creating Cell Server, finished. 
[09/12 13:54:33    908s] 
[09/12 13:54:33    908s] 
[09/12 13:54:33    908s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[09/12 13:54:33    908s]   
[09/12 13:54:33    908s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[09/12 13:54:33    908s]   Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[09/12 13:54:33    908s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[09/12 13:54:33    908s] Total number of usable delay cells from Lib Analyzer: 0 ()
[09/12 13:54:33    908s] 
[09/12 13:54:33    909s] Creating Lib Analyzer, finished. 
[09/12 13:54:33    909s] 
[09/12 13:54:33    909s] *Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
[09/12 13:54:33    909s] *Info: worst delay setup view: default
[09/12 13:54:33    909s] Footprint list for hold buffering (delay unit: ps)
[09/12 13:54:33    909s] =================================================================
[09/12 13:54:33    909s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[09/12 13:54:33    909s] ------------------------------------------------------------------
[09/12 13:54:33    909s] *Info:       22.1       1.00    3.0  18.56 BUF_X1 (A,Z)
[09/12 13:54:33    909s] *Info:       29.7       1.00    3.0  25.53 CLKBUF_X1 (A,Z)
[09/12 13:54:33    909s] *Info:       23.3       1.00    4.0   9.27 BUF_X2 (A,Z)
[09/12 13:54:33    909s] *Info:       25.5       1.00    4.0  12.75 CLKBUF_X2 (A,Z)
[09/12 13:54:33    909s] *Info:       28.7       1.00    5.0   8.58 CLKBUF_X3 (A,Z)
[09/12 13:54:33    909s] *Info:       21.9       1.00    7.0   4.64 BUF_X4 (A,Z)
[09/12 13:54:33    909s] *Info:       22.6       1.00   13.0   2.33 BUF_X8 (A,Z)
[09/12 13:54:33    909s] *Info:       22.8       1.00   25.0   1.17 BUF_X16 (A,Z)
[09/12 13:54:33    909s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[09/12 13:54:33    909s] =================================================================
[09/12 13:54:37    912s] **optDesign ... cpu = 0:00:50, real = 0:00:51, mem = 1189.1M, totSessionCpu=0:15:12 **
[09/12 13:54:37    912s] Info: 2 clock nets excluded from IPO operation.
[09/12 13:54:37    912s] --------------------------------------------------- 
[09/12 13:54:37    912s]    Hold Timing Summary  - Initial 
[09/12 13:54:37    912s] --------------------------------------------------- 
[09/12 13:54:37    912s]  Target slack: 0.000 ns
[09/12 13:54:37    912s] View: default 
[09/12 13:54:37    912s] 	WNS: -0.165 
[09/12 13:54:37    912s] 	TNS: -85.458 
[09/12 13:54:37    912s] 	VP: 1053 
[09/12 13:54:37    912s] 	Worst hold path end point: BTB_cache/EntrReg_i_7/data_out_reg[21]/RN 
[09/12 13:54:37    912s] --------------------------------------------------- 
[09/12 13:54:37    912s]    Setup Timing Summary  - Initial 
[09/12 13:54:37    912s] --------------------------------------------------- 
[09/12 13:54:37    912s]  Target slack: 0.000 ns
[09/12 13:54:37    912s] View: default 
[09/12 13:54:37    912s] 	WNS: 0.034 
[09/12 13:54:37    912s] 	TNS: 0.000 
[09/12 13:54:37    912s] 	VP: 0 
[09/12 13:54:37    912s] 	Worst setup path end point:DP/EX_Stage/HI/data_out_reg[31]/D 
[09/12 13:54:37    912s] --------------------------------------------------- 
[09/12 13:54:37    912s] PhyDesignGrid: maxLocalDensity 0.98
[09/12 13:54:37    912s] ### Creating PhyDesignMc. totSessionCpu=0:15:13 mem=1593.1M
[09/12 13:54:37    912s] #spOpts: mergeVia=F 
[09/12 13:54:37    913s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:13 mem=1593.1M
[09/12 13:54:38    913s] 
[09/12 13:54:38    913s] *** Starting Core Fixing (fixHold) cpu=0:00:50.2 real=0:00:51.0 totSessionCpu=0:15:13 mem=1593.1M density=65.172% ***
[09/12 13:54:38    913s] Optimizer Target Slack 0.000 StdDelay is 0.010  
[09/12 13:54:38    914s] 
[09/12 13:54:38    914s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {5, 0.379, 0.8500} {6, 0.130, 0.5393} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[09/12 13:54:38    914s] 
[09/12 13:54:38    914s] Phase I ......
[09/12 13:54:38    914s] *info: Multithread Hold Batch Commit is enabled
[09/12 13:54:38    914s] *info: Levelized Batch Commit is enabled
[09/12 13:54:38    914s] Executing transform: ECO Safe Resize
[09/12 13:54:38    914s] +-----------------------------------------------------------------------------------------------+
[09/12 13:54:38    914s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[09/12 13:54:38    914s] +-----------------------------------------------------------------------------------------------+
[09/12 13:54:38    914s] Worst hold path end point:
[09/12 13:54:38    914s]   BTB_cache/EntrReg_i_7/data_out_reg[21]/RN
[09/12 13:54:38    914s]     net: BTB_cache/EntrReg_i_7/n80 (nrTerm=33)
[09/12 13:54:38    914s] |   0|  -0.165|   -85.46|    1053|          0|       0(     0)|    65.17%|   0:00:51.0|  1593.1M|
[09/12 13:54:39    914s] Worst hold path end point:
[09/12 13:54:39    914s]   BTB_cache/EntrReg_i_7/data_out_reg[21]/RN
[09/12 13:54:39    914s]     net: BTB_cache/EntrReg_i_7/n80 (nrTerm=33)
[09/12 13:54:39    914s] |   1|  -0.165|   -85.46|    1053|          0|       0(     0)|    65.17%|   0:00:52.0|  1593.1M|
[09/12 13:54:39    914s] +-----------------------------------------------------------------------------------------------+
[09/12 13:54:39    914s] Executing transform: AddBuffer + LegalResize
[09/12 13:54:39    914s] +-----------------------------------------------------------------------------------------------+
[09/12 13:54:39    914s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[09/12 13:54:39    914s] +-----------------------------------------------------------------------------------------------+
[09/12 13:54:39    914s] Worst hold path end point:
[09/12 13:54:39    914s]   BTB_cache/EntrReg_i_7/data_out_reg[21]/RN
[09/12 13:54:39    914s]     net: BTB_cache/EntrReg_i_7/n80 (nrTerm=33)
[09/12 13:54:39    914s] |   0|  -0.165|   -85.46|    1053|          0|       0(     0)|    65.17%|   0:00:52.0|  1593.1M|
[09/12 13:54:42    917s] Worst hold path end point:
[09/12 13:54:42    917s]   BTB_cache/EntrReg_i_5/data_out_reg[8]/RN
[09/12 13:54:42    917s]     net: BTB_cache/EntrReg_i_5/n80 (nrTerm=33)
[09/12 13:54:42    917s] |   1|  -0.160|   -76.68|     868|         37|       0(     0)|    65.21%|   0:00:55.0|  1602.9M|
[09/12 13:54:43    918s] Worst hold path end point:
[09/12 13:54:43    918s]   BTB_cache/EntrReg_i_5/data_out_reg[8]/RN
[09/12 13:54:43    918s]     net: BTB_cache/EntrReg_i_5/n80 (nrTerm=33)
[09/12 13:54:43    918s] |   2|  -0.160|   -72.08|     826|         24|       0(     0)|    65.24%|   0:00:56.0|  1602.9M|
[09/12 13:54:44    919s] Worst hold path end point:
[09/12 13:54:44    919s]   BTB_cache/EntrReg_i_5/data_out_reg[8]/RN
[09/12 13:54:44    919s]     net: BTB_cache/EntrReg_i_5/n80 (nrTerm=33)
[09/12 13:54:44    919s] |   3|  -0.160|   -66.52|     730|          3|       0(     0)|    65.24%|   0:00:57.0|  1602.9M|
[09/12 13:54:45    921s] Worst hold path end point:
[09/12 13:54:45    921s]   BTB_cache/EntrReg_i_5/data_out_reg[8]/RN
[09/12 13:54:45    921s]     net: BTB_cache/EntrReg_i_5/n80 (nrTerm=33)
[09/12 13:54:45    921s] |   4|  -0.160|   -57.67|     697|          3|       0(     0)|    65.25%|   0:00:58.0|  1602.9M|
[09/12 13:54:46    921s] Worst hold path end point:
[09/12 13:54:46    921s]   BTB_cache/EntrReg_i_5/data_out_reg[8]/RN
[09/12 13:54:46    921s]     net: BTB_cache/EntrReg_i_5/n80 (nrTerm=33)
[09/12 13:54:46    921s] |   5|  -0.160|   -52.92|     697|          1|       0(     0)|    65.25%|   0:00:59.0|  1602.9M|
[09/12 13:54:47    922s] Worst hold path end point:
[09/12 13:54:47    922s]   BTB_cache/EntrReg_i_5/data_out_reg[8]/RN
[09/12 13:54:47    922s]     net: BTB_cache/EntrReg_i_5/n80 (nrTerm=33)
[09/12 13:54:47    922s] |   6|  -0.063|   -11.32|     405|          2|       0(     0)|    65.25%|   0:01:00.0|  1602.9M|
[09/12 13:54:47    923s] Worst hold path end point:
[09/12 13:54:47    923s]   BTB_cache/EntrReg_i_5/data_out_reg[8]/RN
[09/12 13:54:47    923s]     net: BTB_cache/EntrReg_i_5/n80 (nrTerm=33)
[09/12 13:54:47    923s] |   7|  -0.063|    -9.61|     271|          1|       0(     0)|    65.25%|   0:01:00.0|  1602.9M|
[09/12 13:54:48    923s] Worst hold path end point:
[09/12 13:54:48    923s]   BTB_cache/EntrReg_i_5/data_out_reg[8]/RN
[09/12 13:54:48    923s]     net: BTB_cache/EntrReg_i_5/n80 (nrTerm=33)
[09/12 13:54:48    923s] |   8|  -0.039|    -4.15|     138|          2|       0(     0)|    65.25%|     0:01:01|  1602.9M|
[09/12 13:54:48    924s] Worst hold path end point:
[09/12 13:54:48    924s]   BTB_cache/EntrReg_i_5/data_out_reg[8]/RN
[09/12 13:54:48    924s]     net: BTB_cache/EntrReg_i_5/n80 (nrTerm=33)
[09/12 13:54:48    924s] |   9|  -0.015|    -0.99|     128|          1|       0(     0)|    65.25%|     0:01:01|  1602.9M|
[09/12 13:54:49    924s] Worst hold path end point:
[09/12 13:54:49    924s]   BTB_cache/SAT_Cnt_i_25/CNT/FF_i_1/data_reg/RN
[09/12 13:54:49    924s]     net: BTB_cache/SAT_Cnt_i_25/s_reset (nrTerm=4)
[09/12 13:54:49    924s] |  10|   0.000|     0.00|       0|          1|       0(     0)|    65.25%|     0:01:02|  1602.9M|
[09/12 13:54:49    924s] +-----------------------------------------------------------------------------------------------+
[09/12 13:54:49    924s] 
[09/12 13:54:49    924s] *info:    Total 75 cells added for Phase I
[09/12 13:54:49    924s] --------------------------------------------------- 
[09/12 13:54:49    924s]    Hold Timing Summary  - Phase I 
[09/12 13:54:49    924s] --------------------------------------------------- 
[09/12 13:54:49    924s]  Target slack: 0.000 ns
[09/12 13:54:49    924s] View: default 
[09/12 13:54:49    924s] 	WNS: 0.000 
[09/12 13:54:49    924s] 	TNS: 0.000 
[09/12 13:54:49    924s] 	VP: 0 
[09/12 13:54:49    924s] 	Worst hold path end point: BTB_cache/SAT_Cnt_i_25/CNT/FF_i_1/data_reg/RN 
[09/12 13:54:49    924s] --------------------------------------------------- 
[09/12 13:54:49    924s]    Setup Timing Summary  - Phase I 
[09/12 13:54:49    924s] --------------------------------------------------- 
[09/12 13:54:49    924s]  Target slack: 0.000 ns
[09/12 13:54:49    924s] View: default 
[09/12 13:54:49    924s] 	WNS: 0.037 
[09/12 13:54:49    924s] 	TNS: 0.000 
[09/12 13:54:49    924s] 	VP: 0 
[09/12 13:54:49    924s] 	Worst setup path end point:DP/EX_Stage/HI/data_out_reg[31]/D 
[09/12 13:54:49    924s] --------------------------------------------------- 
[09/12 13:54:49    925s] 
[09/12 13:54:49    925s] *** Finished Core Fixing (fixHold) cpu=0:01:02 real=0:01:02 totSessionCpu=0:15:25 mem=1602.9M density=65.253% ***
[09/12 13:54:49    925s] 
[09/12 13:54:49    925s] *info:
[09/12 13:54:49    925s] *info: Added a total of 75 cells to fix/reduce hold violation
[09/12 13:54:49    925s] *info:          in which 40 termBuffering
[09/12 13:54:49    925s] *info:
[09/12 13:54:49    925s] *info: Summary: 
[09/12 13:54:49    925s] *info:           21 cells of type 'BUF_X1' (3.0, 	18.560) used
[09/12 13:54:49    925s] *info:           50 cells of type 'CLKBUF_X1' (3.0, 	25.535) used
[09/12 13:54:49    925s] *info:            1 cell  of type 'BUF_X4' (7.0, 	4.637) used
[09/12 13:54:49    925s] *info:            3 cells of type 'BUF_X8' (13.0, 	2.330) used
[09/12 13:54:49    925s] 
[09/12 13:54:50    925s] *** Starting refinePlace (0:15:26 mem=1602.9M) ***
[09/12 13:54:50    925s] Total net bbox length = 3.105e+05 (1.450e+05 1.655e+05) (ext = 3.398e+04)
[09/12 13:54:50    925s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 13:54:50    925s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[09/12 13:54:50    925s] Type 'man IMPSP-5140' for more detail.
[09/12 13:54:50    925s] **WARN: (IMPSP-315):	Found 30802 instances insts with no PG Term connections.
[09/12 13:54:50    925s] Type 'man IMPSP-315' for more detail.
[09/12 13:54:50    925s] Starting refinePlace ...
[09/12 13:54:50    925s] default core: bins with density >  0.75 = 12.7 % ( 56 / 441 )
[09/12 13:54:50    925s] Density distribution unevenness ratio = 5.901%
[09/12 13:54:50    926s]   Spread Effort: high, pre-route mode, useDDP on.
[09/12 13:54:50    926s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1602.9MB) @(0:15:26 - 0:15:26).
[09/12 13:54:50    926s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 13:54:50    926s] wireLenOptFixPriorityInst 0 inst fixed
[09/12 13:54:51    926s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 13:54:51    926s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=1602.9MB) @(0:15:26 - 0:15:27).
[09/12 13:54:51    926s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 13:54:51    926s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1602.9MB
[09/12 13:54:51    926s] Statistics of distance of Instance movement in refine placement:
[09/12 13:54:51    926s]   maximum (X+Y) =         0.00 um
[09/12 13:54:51    926s]   mean    (X+Y) =         0.00 um
[09/12 13:54:51    926s] Summary Report:
[09/12 13:54:51    926s] Instances move: 0 (out of 30802 movable)
[09/12 13:54:51    926s] Instances flipped: 0
[09/12 13:54:51    926s] Mean displacement: 0.00 um
[09/12 13:54:51    926s] Max displacement: 0.00 um 
[09/12 13:54:51    926s] Total instances moved : 0
[09/12 13:54:51    926s] Total net bbox length = 3.105e+05 (1.450e+05 1.655e+05) (ext = 3.398e+04)
[09/12 13:54:51    926s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1602.9MB
[09/12 13:54:51    926s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=1602.9MB) @(0:15:26 - 0:15:27).
[09/12 13:54:51    926s] *** Finished refinePlace (0:15:27 mem=1602.9M) ***
[09/12 13:54:51    927s] *** maximum move = 0.00 um ***
[09/12 13:54:51    927s] *** Finished re-routing un-routed nets (1602.9M) ***
[09/12 13:54:52    927s] 
[09/12 13:54:52    927s] *** Finish Physical Update (cpu=0:00:02.5 real=0:00:03.0 mem=1602.9M) ***
[09/12 13:54:52    927s] *** Finish Post CTS Hold Fixing (cpu=0:01:04 real=0:01:05 totSessionCpu=0:15:28 mem=1602.9M density=65.253%) ***
[09/12 13:54:52    927s] *** Steiner Routed Nets: 0.322%; Threshold: 100; Threshold for Hold: 100
[09/12 13:54:52    927s] ### Creating LA Mngr. totSessionCpu=0:15:28 mem=1461.5M
[09/12 13:54:52    927s] ### Creating LA Mngr, finished. totSessionCpu=0:15:28 mem=1461.5M
[09/12 13:54:52    927s] Re-routed 0 nets
[09/12 13:54:52    927s] GigaOpt_HOLD: Recover setup timing after hold fixing
[09/12 13:54:52    927s] Deleting Cell Server ...
[09/12 13:54:52    927s] Deleting Lib Analyzer.
[09/12 13:54:52    927s] Creating Cell Server ...(0, 0, 0, 0)
[09/12 13:54:52    927s] Summary for sequential cells identification: 
[09/12 13:54:52    927s]   Identified SBFF number: 16
[09/12 13:54:52    927s]   Identified MBFF number: 0
[09/12 13:54:52    927s]   Identified SB Latch number: 0
[09/12 13:54:52    927s]   Identified MB Latch number: 0
[09/12 13:54:52    927s]   Not identified SBFF number: 0
[09/12 13:54:52    927s]   Not identified MBFF number: 0
[09/12 13:54:52    927s]   Not identified SB Latch number: 0
[09/12 13:54:52    927s]   Not identified MB Latch number: 0
[09/12 13:54:52    927s]   Number of sequential cells which are not FFs: 13
[09/12 13:54:52    927s] Creating Cell Server, finished. 
[09/12 13:54:52    927s] 
[09/12 13:54:52    927s] 
[09/12 13:54:52    927s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[09/12 13:54:52    927s]   
[09/12 13:54:52    927s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[09/12 13:54:52    927s]   Deleting Cell Server ...
[09/12 13:54:53    928s] Creating Cell Server ...(0, 0, 0, 0)
[09/12 13:54:53    928s] Summary for sequential cells identification: 
[09/12 13:54:53    928s]   Identified SBFF number: 16
[09/12 13:54:53    928s]   Identified MBFF number: 0
[09/12 13:54:53    928s]   Identified SB Latch number: 0
[09/12 13:54:53    928s]   Identified MB Latch number: 0
[09/12 13:54:53    928s]   Not identified SBFF number: 0
[09/12 13:54:53    928s]   Not identified MBFF number: 0
[09/12 13:54:53    928s]   Not identified SB Latch number: 0
[09/12 13:54:53    928s]   Not identified MB Latch number: 0
[09/12 13:54:53    928s]   Number of sequential cells which are not FFs: 13
[09/12 13:54:53    928s] Creating Cell Server, finished. 
[09/12 13:54:53    928s] 
[09/12 13:54:53    928s] 
[09/12 13:54:53    928s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[09/12 13:54:53    928s]   
[09/12 13:54:53    928s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[09/12 13:54:53    928s]   GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[09/12 13:54:53    928s] GigaOpt: Skipping postEco optimization
[09/12 13:54:53    928s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[09/12 13:54:53    928s] GigaOpt: Skipping nonLegal postEco optimization
[09/12 13:54:53    928s] *** Steiner Routed Nets: 0.322%; Threshold: 100; Threshold for Hold: 100
[09/12 13:54:53    928s] ### Creating LA Mngr. totSessionCpu=0:15:29 mem=1461.5M
[09/12 13:54:53    928s] ### Creating LA Mngr, finished. totSessionCpu=0:15:29 mem=1461.5M
[09/12 13:54:53    928s] Re-routed 0 nets
[09/12 13:54:54    929s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.00505)
[09/12 13:54:54    929s] GigaOpt: Skipping post-eco TNS optimization
[09/12 13:54:54    929s] 
[09/12 13:54:54    929s] Active setup views:
[09/12 13:54:54    929s]  default
[09/12 13:54:54    929s]   Dominating endpoints: 0
[09/12 13:54:54    929s]   Dominating TNS: -0.000
[09/12 13:54:54    929s] 
[09/12 13:54:54    929s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 13:54:54    929s] [PSP]     Started earlyGlobalRoute kernel
[09/12 13:54:54    929s] [PSP]     Initial Peak syMemory usage = 1461.5 MB
[09/12 13:54:54    929s] (I)       Reading DB...
[09/12 13:54:54    929s] (I)       before initializing RouteDB syMemory usage = 1479.0 MB
[09/12 13:54:54    929s] (I)       congestionReportName   : 
[09/12 13:54:54    929s] (I)       layerRangeFor2DCongestion : 
[09/12 13:54:54    929s] (I)       buildTerm2TermWires    : 0
[09/12 13:54:54    929s] (I)       doTrackAssignment      : 1
[09/12 13:54:54    929s] (I)       dumpBookshelfFiles     : 0
[09/12 13:54:54    929s] (I)       numThreads             : 1
[09/12 13:54:54    929s] (I)       bufferingAwareRouting  : false
[09/12 13:54:54    929s] [NR-eGR] honorMsvRouteConstraint: false
[09/12 13:54:54    929s] (I)       honorPin               : false
[09/12 13:54:54    929s] (I)       honorPinGuide          : true
[09/12 13:54:54    929s] (I)       honorPartition         : false
[09/12 13:54:54    929s] (I)       allowPartitionCrossover: false
[09/12 13:54:54    929s] (I)       honorSingleEntry       : true
[09/12 13:54:54    929s] (I)       honorSingleEntryStrong : true
[09/12 13:54:54    929s] (I)       handleViaSpacingRule   : false
[09/12 13:54:54    929s] (I)       handleEolSpacingRule   : false
[09/12 13:54:54    929s] (I)       PDConstraint           : none
[09/12 13:54:54    929s] (I)       expBetterNDRHandling   : false
[09/12 13:54:54    929s] [NR-eGR] honorClockSpecNDR      : 0
[09/12 13:54:54    929s] (I)       routingEffortLevel     : 3
[09/12 13:54:54    929s] (I)       effortLevel            : standard
[09/12 13:54:54    929s] [NR-eGR] minRouteLayer          : 2
[09/12 13:54:54    929s] [NR-eGR] maxRouteLayer          : 127
[09/12 13:54:54    929s] (I)       relaxedTopLayerCeiling : 127
[09/12 13:54:54    929s] (I)       relaxedBottomLayerFloor: 2
[09/12 13:54:54    929s] (I)       numRowsPerGCell        : 1
[09/12 13:54:54    929s] (I)       speedUpLargeDesign     : 0
[09/12 13:54:54    929s] (I)       multiThreadingTA       : 1
[09/12 13:54:54    929s] (I)       blkAwareLayerSwitching : 1
[09/12 13:54:54    929s] (I)       optimizationMode       : false
[09/12 13:54:54    929s] (I)       routeSecondPG          : false
[09/12 13:54:54    929s] (I)       scenicRatioForLayerRelax: 0.00
[09/12 13:54:54    929s] (I)       detourLimitForLayerRelax: 0.00
[09/12 13:54:54    929s] (I)       punchThroughDistance   : 500.00
[09/12 13:54:54    929s] (I)       scenicBound            : 1.15
[09/12 13:54:54    929s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 13:54:54    929s] (I)       source-to-sink ratio   : 0.00
[09/12 13:54:54    929s] (I)       targetCongestionRatioH : 1.00
[09/12 13:54:54    929s] (I)       targetCongestionRatioV : 1.00
[09/12 13:54:54    929s] (I)       layerCongestionRatio   : 0.70
[09/12 13:54:54    929s] (I)       m1CongestionRatio      : 0.10
[09/12 13:54:54    929s] (I)       m2m3CongestionRatio    : 0.70
[09/12 13:54:54    929s] (I)       localRouteEffort       : 1.00
[09/12 13:54:54    929s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 13:54:54    929s] (I)       supplyScaleFactorH     : 1.00
[09/12 13:54:54    929s] (I)       supplyScaleFactorV     : 1.00
[09/12 13:54:54    929s] (I)       highlight3DOverflowFactor: 0.00
[09/12 13:54:54    929s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 13:54:54    929s] (I)       routeVias              : 
[09/12 13:54:54    929s] (I)       readTROption           : true
[09/12 13:54:54    929s] (I)       extraSpacingFactor     : 1.00
[09/12 13:54:54    929s] [NR-eGR] numTracksPerClockWire  : 0
[09/12 13:54:54    929s] (I)       routeSelectedNetsOnly  : false
[09/12 13:54:54    929s] (I)       clkNetUseMaxDemand     : false
[09/12 13:54:54    929s] (I)       extraDemandForClocks   : 0
[09/12 13:54:54    929s] (I)       steinerRemoveLayers    : false
[09/12 13:54:54    929s] (I)       demoteLayerScenicScale : 1.00
[09/12 13:54:54    929s] (I)       nonpreferLayerCostScale : 100.00
[09/12 13:54:54    929s] (I)       similarTopologyRoutingFast : false
[09/12 13:54:54    929s] (I)       spanningTreeRefinement : false
[09/12 13:54:54    929s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 13:54:54    929s] (I)       starting read tracks
[09/12 13:54:54    929s] (I)       build grid graph
[09/12 13:54:54    929s] (I)       build grid graph start
[09/12 13:54:54    929s] [NR-eGR] Layer1 has no routable track
[09/12 13:54:54    929s] [NR-eGR] Layer2 has single uniform track structure
[09/12 13:54:54    929s] [NR-eGR] Layer3 has single uniform track structure
[09/12 13:54:54    929s] [NR-eGR] Layer4 has single uniform track structure
[09/12 13:54:54    929s] [NR-eGR] Layer5 has single uniform track structure
[09/12 13:54:54    929s] [NR-eGR] Layer6 has single uniform track structure
[09/12 13:54:54    929s] [NR-eGR] Layer7 has single uniform track structure
[09/12 13:54:54    929s] [NR-eGR] Layer8 has single uniform track structure
[09/12 13:54:54    929s] [NR-eGR] Layer9 has single uniform track structure
[09/12 13:54:54    929s] [NR-eGR] Layer10 has single uniform track structure
[09/12 13:54:54    929s] (I)       build grid graph end
[09/12 13:54:54    929s] (I)       numViaLayers=10
[09/12 13:54:54    929s] (I)       Reading via via1_8 for layer: 0 
[09/12 13:54:54    929s] (I)       Reading via via2_8 for layer: 1 
[09/12 13:54:54    929s] (I)       Reading via via3_2 for layer: 2 
[09/12 13:54:54    929s] (I)       Reading via via4_0 for layer: 3 
[09/12 13:54:54    929s] (I)       Reading via via5_0 for layer: 4 
[09/12 13:54:54    929s] (I)       Reading via via6_0 for layer: 5 
[09/12 13:54:54    929s] (I)       Reading via via7_0 for layer: 6 
[09/12 13:54:54    929s] (I)       Reading via via8_0 for layer: 7 
[09/12 13:54:54    929s] (I)       Reading via via9_0 for layer: 8 
[09/12 13:54:54    929s] (I)       end build via table
[09/12 13:54:54    929s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7202 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 13:54:54    930s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/12 13:54:54    930s] (I)       readDataFromPlaceDB
[09/12 13:54:54    930s] (I)       Read net information..
[09/12 13:54:54    930s] [NR-eGR] Read numTotalNets=36623  numIgnoredNets=0
[09/12 13:54:54    930s] (I)       Read testcase time = 0.030 seconds
[09/12 13:54:54    930s] 
[09/12 13:54:54    930s] (I)       read default dcut vias
[09/12 13:54:54    930s] (I)       Reading via via1_8 for layer: 0 
[09/12 13:54:54    930s] (I)       Reading via via2_8 for layer: 1 
[09/12 13:54:54    930s] (I)       Reading via via3_2 for layer: 2 
[09/12 13:54:54    930s] (I)       Reading via via4_0 for layer: 3 
[09/12 13:54:54    930s] (I)       Reading via via5_0 for layer: 4 
[09/12 13:54:54    930s] (I)       Reading via via6_0 for layer: 5 
[09/12 13:54:54    930s] (I)       Reading via via7_0 for layer: 6 
[09/12 13:54:54    930s] (I)       Reading via via8_0 for layer: 7 
[09/12 13:54:54    930s] (I)       Reading via via9_0 for layer: 8 
[09/12 13:54:54    930s] (I)       build grid graph start
[09/12 13:54:54    930s] (I)       build grid graph end
[09/12 13:54:54    930s] (I)       Model blockage into capacity
[09/12 13:54:54    930s] (I)       Read numBlocks=7202  numPreroutedWires=0  numCapScreens=0
[09/12 13:54:54    930s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 13:54:54    930s] (I)       blocked area on Layer2 : 1078056000  (0.30%)
[09/12 13:54:54    930s] (I)       blocked area on Layer3 : 1307577600  (0.36%)
[09/12 13:54:54    930s] (I)       blocked area on Layer4 : 1818288000  (0.50%)
[09/12 13:54:54    930s] (I)       blocked area on Layer5 : 2110406400  (0.58%)
[09/12 13:54:54    930s] (I)       blocked area on Layer6 : 2282961600  (0.63%)
[09/12 13:54:54    930s] (I)       blocked area on Layer7 : 8478720000  (2.35%)
[09/12 13:54:54    930s] (I)       blocked area on Layer8 : 9273600000  (2.57%)
[09/12 13:54:54    930s] (I)       blocked area on Layer9 : 42759168000  (11.83%)
[09/12 13:54:54    930s] (I)       blocked area on Layer10 : 135860224000  (37.60%)
[09/12 13:54:54    930s] (I)       Modeling time = 0.030 seconds
[09/12 13:54:54    930s] 
[09/12 13:54:54    930s] (I)       Number of ignored nets = 0
[09/12 13:54:54    930s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/12 13:54:54    930s] (I)       Number of clock nets = 2.  Ignored: No
[09/12 13:54:54    930s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 13:54:54    930s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 13:54:54    930s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 13:54:54    930s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 13:54:54    930s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 13:54:54    930s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 13:54:54    930s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 13:54:54    930s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[09/12 13:54:54    930s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1484.9 MB
[09/12 13:54:54    930s] (I)       Ndr track 0 does not exist
[09/12 13:54:54    930s] (I)       Layer1  viaCost=200.00
[09/12 13:54:54    930s] (I)       Layer2  viaCost=200.00
[09/12 13:54:54    930s] (I)       Layer3  viaCost=100.00
[09/12 13:54:54    930s] (I)       Layer4  viaCost=100.00
[09/12 13:54:54    930s] (I)       Layer5  viaCost=100.00
[09/12 13:54:54    930s] (I)       Layer6  viaCost=100.00
[09/12 13:54:54    930s] (I)       Layer7  viaCost=100.00
[09/12 13:54:54    930s] (I)       Layer8  viaCost=100.00
[09/12 13:54:54    930s] (I)       Layer9  viaCost=100.00
[09/12 13:54:54    930s] (I)       ---------------------Grid Graph Info--------------------
[09/12 13:54:54    930s] (I)       routing area        :  (0, 0) - (605340, 596960)
[09/12 13:54:54    930s] (I)       core area           :  (10260, 10080) - (595080, 586880)
[09/12 13:54:54    930s] (I)       Site Width          :   380  (dbu)
[09/12 13:54:54    930s] (I)       Row Height          :  2800  (dbu)
[09/12 13:54:54    930s] (I)       GCell Width         :  2800  (dbu)
[09/12 13:54:54    930s] (I)       GCell Height        :  2800  (dbu)
[09/12 13:54:54    930s] (I)       grid                :   216   213    10
[09/12 13:54:54    930s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[09/12 13:54:54    930s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[09/12 13:54:54    930s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[09/12 13:54:54    930s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[09/12 13:54:54    930s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[09/12 13:54:54    930s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[09/12 13:54:54    930s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[09/12 13:54:54    930s] (I)       Total num of tracks :     0  1593  2132  1081  1065  1081   355   359   186   179
[09/12 13:54:54    930s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[09/12 13:54:54    930s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[09/12 13:54:54    930s] (I)       --------------------------------------------------------
[09/12 13:54:54    930s] 
[09/12 13:54:54    930s] [NR-eGR] ============ Routing rule table ============
[09/12 13:54:54    930s] [NR-eGR] Rule id 0. Nets 36623 
[09/12 13:54:54    930s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 13:54:54    930s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[09/12 13:54:54    930s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[09/12 13:54:54    930s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[09/12 13:54:54    930s] [NR-eGR] ========================================
[09/12 13:54:54    930s] [NR-eGR] 
[09/12 13:54:54    930s] (I)       After initializing earlyGlobalRoute syMemory usage = 1484.9 MB
[09/12 13:54:54    930s] (I)       Loading and dumping file time : 0.44 seconds
[09/12 13:54:54    930s] (I)       ============= Initialization =============
[09/12 13:54:54    930s] (I)       totalPins=114908  totalGlobalPin=110297 (95.99%)
[09/12 13:54:54    930s] (I)       total 2D Cap : 903119 = (341927 H, 561192 V)
[09/12 13:54:54    930s] [NR-eGR] Layer group 1: route 26 net(s) in layer range [4, 10]
[09/12 13:54:54    930s] (I)       ============  Phase 1a Route ============
[09/12 13:54:54    930s] (I)       Phase 1a runs 0.00 seconds
[09/12 13:54:54    930s] (I)       Usage: 1661 = (849 H, 812 V) = (0.25% H, 0.14% V) = (1.189e+03um H, 1.137e+03um V)
[09/12 13:54:54    930s] (I)       
[09/12 13:54:54    930s] (I)       ============  Phase 1b Route ============
[09/12 13:54:54    930s] (I)       Usage: 1661 = (849 H, 812 V) = (0.25% H, 0.14% V) = (1.189e+03um H, 1.137e+03um V)
[09/12 13:54:54    930s] (I)       
[09/12 13:54:54    930s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.325400e+03um
[09/12 13:54:54    930s] (I)       ============  Phase 1c Route ============
[09/12 13:54:54    930s] (I)       Usage: 1661 = (849 H, 812 V) = (0.25% H, 0.14% V) = (1.189e+03um H, 1.137e+03um V)
[09/12 13:54:54    930s] (I)       
[09/12 13:54:54    930s] (I)       ============  Phase 1d Route ============
[09/12 13:54:54    930s] (I)       Usage: 1661 = (849 H, 812 V) = (0.25% H, 0.14% V) = (1.189e+03um H, 1.137e+03um V)
[09/12 13:54:54    930s] (I)       
[09/12 13:54:54    930s] (I)       ============  Phase 1e Route ============
[09/12 13:54:54    930s] (I)       Phase 1e runs 0.00 seconds
[09/12 13:54:54    930s] (I)       Usage: 1661 = (849 H, 812 V) = (0.25% H, 0.14% V) = (1.189e+03um H, 1.137e+03um V)
[09/12 13:54:54    930s] (I)       
[09/12 13:54:54    930s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.325400e+03um
[09/12 13:54:54    930s] [NR-eGR] 
[09/12 13:54:54    930s] (I)       Phase 1l runs 0.00 seconds
[09/12 13:54:54    930s] (I)       total 2D Cap : 1700108 = (801265 H, 898843 V)
[09/12 13:54:54    930s] [NR-eGR] Layer group 2: route 36597 net(s) in layer range [2, 10]
[09/12 13:54:54    930s] (I)       ============  Phase 1a Route ============
[09/12 13:54:55    930s] (I)       Phase 1a runs 0.11 seconds
[09/12 13:54:55    930s] (I)       Usage: 274863 = (127363 H, 147500 V) = (15.90% H, 16.41% V) = (1.783e+05um H, 2.065e+05um V)
[09/12 13:54:55    930s] (I)       
[09/12 13:54:55    930s] (I)       ============  Phase 1b Route ============
[09/12 13:54:55    930s] (I)       Usage: 274863 = (127363 H, 147500 V) = (15.90% H, 16.41% V) = (1.783e+05um H, 2.065e+05um V)
[09/12 13:54:55    930s] (I)       
[09/12 13:54:55    930s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.824828e+05um
[09/12 13:54:55    930s] (I)       ============  Phase 1c Route ============
[09/12 13:54:55    930s] (I)       Usage: 274863 = (127363 H, 147500 V) = (15.90% H, 16.41% V) = (1.783e+05um H, 2.065e+05um V)
[09/12 13:54:55    930s] (I)       
[09/12 13:54:55    930s] (I)       ============  Phase 1d Route ============
[09/12 13:54:55    930s] (I)       Usage: 274863 = (127363 H, 147500 V) = (15.90% H, 16.41% V) = (1.783e+05um H, 2.065e+05um V)
[09/12 13:54:55    930s] (I)       
[09/12 13:54:55    930s] (I)       ============  Phase 1e Route ============
[09/12 13:54:55    930s] (I)       Phase 1e runs 0.00 seconds
[09/12 13:54:55    930s] (I)       Usage: 274863 = (127363 H, 147500 V) = (15.90% H, 16.41% V) = (1.783e+05um H, 2.065e+05um V)
[09/12 13:54:55    930s] (I)       
[09/12 13:54:55    930s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.824828e+05um
[09/12 13:54:55    930s] [NR-eGR] 
[09/12 13:54:55    930s] (I)       Phase 1l runs 0.25 seconds
[09/12 13:54:55    930s] (I)       ============  Phase 1l Route ============
[09/12 13:54:55    930s] (I)       
[09/12 13:54:55    930s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/12 13:54:55    930s] [NR-eGR]                OverCon            
[09/12 13:54:55    930s] [NR-eGR]                 #Gcell     %Gcell
[09/12 13:54:55    930s] [NR-eGR] Layer              (2)    OverCon 
[09/12 13:54:55    930s] [NR-eGR] ------------------------------------
[09/12 13:54:55    930s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[09/12 13:54:55    930s] [NR-eGR] Layer2      34( 0.07%)   ( 0.07%) 
[09/12 13:54:55    930s] [NR-eGR] Layer3       7( 0.02%)   ( 0.02%) 
[09/12 13:54:55    930s] [NR-eGR] Layer4      33( 0.07%)   ( 0.07%) 
[09/12 13:54:55    930s] [NR-eGR] Layer5       2( 0.00%)   ( 0.00%) 
[09/12 13:54:55    930s] [NR-eGR] Layer6       3( 0.01%)   ( 0.01%) 
[09/12 13:54:55    930s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[09/12 13:54:55    930s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[09/12 13:54:55    930s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[09/12 13:54:55    930s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[09/12 13:54:55    930s] [NR-eGR] ------------------------------------
[09/12 13:54:55    930s] [NR-eGR] Total       79( 0.02%)   ( 0.02%) 
[09/12 13:54:55    930s] [NR-eGR] 
[09/12 13:54:55    930s] (I)       Total Global Routing Runtime: 0.64 seconds
[09/12 13:54:55    930s] (I)       total 2D Cap : 1701668 = (801937 H, 899731 V)
[09/12 13:54:55    930s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/12 13:54:55    930s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/12 13:54:55    930s] [NR-eGR] End Peak syMemory usage = 1484.9 MB
[09/12 13:54:55    930s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.13 seconds
[09/12 13:54:55    930s] [hotspot] +------------+---------------+---------------+
[09/12 13:54:55    930s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 13:54:55    930s] [hotspot] +------------+---------------+---------------+
[09/12 13:54:55    930s] [hotspot] | normalized |          0.00 |          0.00 |
[09/12 13:54:55    930s] [hotspot] +------------+---------------+---------------+
[09/12 13:54:55    930s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/12 13:54:55    930s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/12 13:54:55    931s] Reported timing to dir ./timingReports
[09/12 13:54:55    931s] **optDesign ... cpu = 0:01:09, real = 0:01:09, mem = 1145.0M, totSessionCpu=0:15:31 **
[09/12 13:54:56    931s] End AAE Lib Interpolated Model. (MEM=1435.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 13:54:56    931s] **INFO: Starting Blocking QThread with 1 CPU
[09/12 13:54:56    931s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[09/12 13:54:56    931s] #################################################################################
[09/12 13:54:56    931s] # Design Stage: PreRoute
[09/12 13:54:56    931s] # Design Name: DLX_Core
[09/12 13:54:56    931s] # Design Mode: 90nm
[09/12 13:54:56    931s] # Analysis Mode: MMMC Non-OCV 
[09/12 13:54:56    931s] # Parasitics Mode: No SPEF/RCDB
[09/12 13:54:56    931s] # Signoff Settings: SI Off 
[09/12 13:54:56    931s] #################################################################################
[09/12 13:54:56    931s] AAE_INFO: 1 threads acquired from CTE.
[09/12 13:54:56    931s] Calculate delays in Single mode...
[09/12 13:54:56    931s] Topological Sorting (REAL = 0:00:01.0, MEM = 5.4M, InitMEM = 0.7M)
[09/12 13:54:56    931s] Start delay calculation (fullDC) (1 T). (MEM=5.37109)
[09/12 13:54:56    931s] End AAE Lib Interpolated Model. (MEM=21.9688 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 13:54:56    931s] Total number of fetched objects 36801
[09/12 13:54:56    931s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[09/12 13:54:56    931s] End delay calculation. (MEM=0 CPU=0:00:20.4 REAL=0:00:20.0)
[09/12 13:54:56    931s] End delay calculation (fullDC). (MEM=0 CPU=0:00:20.7 REAL=0:00:20.0)
[09/12 13:54:56    931s] *** CDM Built up (cpu=0:00:21.0  real=0:00:21.0  mem= 0.0M) ***
[09/12 13:54:56    931s] *** Done Building Timing Graph (cpu=0:00:23.0 real=0:00:23.0 totSessionCpu=0:00:55.6 mem=0.0M)
[09/12 13:55:23    957s]  
_______________________________________________________________________
[09/12 13:55:23    957s] #################################################################################
[09/12 13:55:23    957s] # Design Stage: PreRoute
[09/12 13:55:23    957s] # Design Name: DLX_Core
[09/12 13:55:23    957s] # Design Mode: 90nm
[09/12 13:55:23    957s] # Analysis Mode: MMMC Non-OCV 
[09/12 13:55:23    957s] # Parasitics Mode: No SPEF/RCDB
[09/12 13:55:23    957s] # Signoff Settings: SI Off 
[09/12 13:55:23    957s] #################################################################################
[09/12 13:55:26    960s] AAE_INFO: 1 threads acquired from CTE.
[09/12 13:55:26    960s] Calculate delays in Single mode...
[09/12 13:55:26    960s] Topological Sorting (REAL = 0:00:00.0, MEM = 1440.4M, InitMEM = 1435.7M)
[09/12 13:55:26    960s] Start delay calculation (fullDC) (1 T). (MEM=1440.37)
[09/12 13:55:26    960s] End AAE Lib Interpolated Model. (MEM=1456.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 13:55:46    981s] Total number of fetched objects 36801
[09/12 13:55:47    981s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[09/12 13:55:47    981s] End delay calculation. (MEM=1482.19 CPU=0:00:20.4 REAL=0:00:21.0)
[09/12 13:55:47    981s] End delay calculation (fullDC). (MEM=1482.19 CPU=0:00:20.8 REAL=0:00:21.0)
[09/12 13:55:47    981s] *** CDM Built up (cpu=0:00:23.9  real=0:00:24.0  mem= 1482.2M) ***
[09/12 13:55:49    983s] *** Done Building Timing Graph (cpu=0:00:25.9 real=0:00:26.0 totSessionCpu=0:16:23 mem=1482.2M)
[09/12 13:55:54    988s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.037  |  0.040  |  0.037  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8115   |  4466   |  7515   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.009  |  0.003  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8082   |  4466   |  7482   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.253%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:57.4, REAL=0:00:59.0, MEM=1422.2M
[09/12 13:55:54    988s] **optDesign ... cpu = 0:02:07, real = 0:02:08, mem = 1179.4M, totSessionCpu=0:16:29 **
[09/12 13:55:54    988s] *** Finished optDesign ***
[09/12 13:55:54    988s] 
[09/12 13:55:54    988s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=  0:02:07 real=  0:02:09)
[09/12 13:55:54    988s] Info: pop threads available for lower-level modules during optimization.
[09/12 13:55:54    988s] Info: Destroy the CCOpt slew target map.
[09/12 13:57:55    989s] <CMD> getFillerMode -quiet
[09/12 13:58:37    990s] <CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
[09/12 13:58:37    990s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[09/12 13:58:37    990s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 13:58:38    991s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[09/12 13:58:41    994s] *INFO: Adding fillers to top-module.
[09/12 13:58:41    994s] *INFO:   Added 243 filler insts (cell FILLCELL_X32 / prefix FILLER).
[09/12 13:58:41    994s] *INFO:   Added 319 filler insts (cell FILLCELL_X16 / prefix FILLER).
[09/12 13:58:41    994s] *INFO:   Added 2609 filler insts (cell FILLCELL_X8 / prefix FILLER).
[09/12 13:58:41    994s] *INFO:   Added 9895 filler insts (cell FILLCELL_X4 / prefix FILLER).
[09/12 13:58:41    994s] *INFO:   Added 36827 filler insts (cell FILLCELL_X1 / prefix FILLER).
[09/12 13:58:41    994s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
[09/12 13:58:41    994s] *INFO: Total 49893 filler insts added - prefix FILLER (CPU: 0:00:03.6).
[09/12 13:58:41    994s] For 49893 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[09/12 13:59:29    995s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/12 13:59:45    995s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[09/12 13:59:45    995s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[09/12 13:59:45    995s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/12 13:59:45    995s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[09/12 13:59:45    995s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/12 13:59:45    995s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[09/12 13:59:45    995s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[09/12 13:59:45    995s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[09/12 13:59:45    995s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/12 13:59:45    995s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[09/12 13:59:45    995s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[09/12 13:59:45    995s] Running Native NanoRoute ...
[09/12 13:59:45    995s] <CMD> routeDesign -globalDetail
[09/12 13:59:45    995s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1231.55 (MB), peak = 1499.19 (MB)
[09/12 13:59:45    995s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/12 13:59:45    995s] #**INFO: setDesignMode -flowEffort standard
[09/12 13:59:45    995s] #**INFO: mulit-cut via swapping is disabled by user.
[09/12 13:59:45    995s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/12 13:59:45    995s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[09/12 13:59:45    995s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[09/12 13:59:45    995s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[09/12 13:59:45    995s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 13:59:45    995s] Begin checking placement ... (start mem=1420.2M, init mem=1420.2M)
[09/12 13:59:46    996s] *info: Placed = 80695         
[09/12 13:59:46    996s] *info: Unplaced = 0           
[09/12 13:59:46    996s] Placement Density:100.00%(84331/84331)
[09/12 13:59:46    996s] Placement Density (including fixed std cells):100.00%(84331/84331)
[09/12 13:59:46    996s] Finished checkPlace (cpu: total=0:00:00.8, vio checks=0:00:00.6; mem=1420.2M)
[09/12 13:59:46    996s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[09/12 13:59:46    996s] #**INFO: honoring user setting for routeWithSiDriven set to false
[09/12 13:59:46    996s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/12 13:59:46    996s] 
[09/12 13:59:46    996s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/12 13:59:46    996s] *** Changed status on (0) nets in Clock.
[09/12 13:59:46    996s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1420.2M) ***
[09/12 13:59:46    996s] 
[09/12 13:59:46    996s] globalDetailRoute
[09/12 13:59:46    996s] 
[09/12 13:59:46    996s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[09/12 13:59:46    996s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[09/12 13:59:46    996s] #setNanoRouteMode -routeWithSiDriven false
[09/12 13:59:46    996s] #setNanoRouteMode -routeWithTimingDriven false
[09/12 13:59:46    996s] #Start globalDetailRoute on Wed Sep 12 13:59:46 2018
[09/12 13:59:46    996s] #
[09/12 13:59:47    996s] ### Net info: total nets: 43139
[09/12 13:59:47    996s] ### Net info: dirty nets: 119
[09/12 13:59:47    996s] ### Net info: marked as disconnected nets: 0
[09/12 13:59:47    997s] ### Net info: fully routed nets: 0
[09/12 13:59:47    997s] ### Net info: trivial (single pin) nets: 0
[09/12 13:59:47    997s] ### Net info: unrouted nets: 43139
[09/12 13:59:47    997s] ### Net info: re-extraction nets: 0
[09/12 13:59:47    997s] ### Net info: ignored nets: 0
[09/12 13:59:47    997s] ### Net info: skip routing nets: 0
[09/12 13:59:47    997s] ### import route signature (0) = 1426632015
[09/12 13:59:47    997s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[09/12 13:59:47    997s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[09/12 13:59:47    997s] #WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
[09/12 13:59:47    997s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[09/12 13:59:47    997s] #RTESIG:78da8dcecd0e8230100460cf3ec5a670a889e02eb4945e4dbcaa31ea9560527e1202495b
[09/12 13:59:47    997s] #       de5f8c5714f63a5f6627089fa71b30523151e430c782e07c23852aa12821290fa48a297a
[09/12 13:59:47    997s] #       1cd936082fd77b4a0808bcedbda98dddc3e88c0567bc6ffb7af7255996425576ce007f0d
[09/12 13:59:47    997s] #       43376bb4144018137e0e78d50da59f8584942cb611a102d6b475c3803b6fa764dea55a80
[09/12 13:59:47    997s] #       b7e3df2e91ebe58742d31ab462ba4c24b09fb3376fe95c7b05
[09/12 13:59:47    997s] #
[09/12 13:59:47    997s] #RTESIG:78da8dcecd0e8230100460cf3ec5a670a889e02eb4945e4dbcaa31ea9560527e1202495b
[09/12 13:59:47    997s] #       de5f8c5714f63a5f6627089fa71b30523151e430c782e07c23852aa12821290fa48a297a
[09/12 13:59:47    997s] #       1cd936082fd77b4a0808bcedbda98dddc3e88c0567bc6ffb7af7255996425576ce007f0d
[09/12 13:59:47    997s] #       43376bb4144018137e0e78d50da59f8584942cb611a102d6b475c3803b6fa764dea55a80
[09/12 13:59:47    997s] #       b7e3df2e91ebe58742d31ab462ba4c24b09fb3376fe95c7b05
[09/12 13:59:47    997s] #
[09/12 13:59:47    997s] #Start routing data preparation on Wed Sep 12 13:59:47 2018
[09/12 13:59:47    997s] #
[09/12 13:59:47    997s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
[09/12 13:59:47    997s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[09/12 13:59:47    997s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
[09/12 13:59:47    997s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[09/12 13:59:47    997s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[09/12 13:59:47    997s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[09/12 13:59:47    997s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[09/12 13:59:47    997s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[09/12 13:59:47    997s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[09/12 13:59:47    997s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[09/12 13:59:47    997s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[09/12 13:59:47    997s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[09/12 13:59:47    997s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[09/12 13:59:47    997s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[09/12 13:59:47    997s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[09/12 13:59:47    997s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[09/12 13:59:47    997s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[09/12 13:59:47    997s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[09/12 13:59:47    997s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[09/12 13:59:47    997s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[09/12 13:59:47    997s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[09/12 13:59:47    997s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[09/12 13:59:47    997s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[09/12 13:59:47    997s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[09/12 13:59:47    997s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[09/12 13:59:47    997s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[09/12 13:59:47    997s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[09/12 13:59:47    997s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[09/12 13:59:47    997s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[09/12 13:59:47    997s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[09/12 13:59:47    997s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[09/12 13:59:47    997s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[09/12 13:59:47    997s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[09/12 13:59:47    997s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[09/12 13:59:47    997s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[09/12 13:59:47    997s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[09/12 13:59:47    997s] #Minimum voltage of a net in the design = 0.000.
[09/12 13:59:47    997s] #Maximum voltage of a net in the design = 1.100.
[09/12 13:59:47    997s] #Voltage range [0.000 - 0.000] has 1009 nets.
[09/12 13:59:47    997s] #Voltage range [1.100 - 1.100] has 93 nets.
[09/12 13:59:47    997s] #Voltage range [0.000 - 1.100] has 42037 nets.
[09/12 13:59:49    998s] # metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
[09/12 13:59:49    998s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[09/12 13:59:49    998s] # metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[09/12 13:59:49    998s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[09/12 13:59:49    998s] # metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[09/12 13:59:49    998s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[09/12 13:59:49    998s] # metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[09/12 13:59:49    998s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[09/12 13:59:49    998s] # metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[09/12 13:59:49    998s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[09/12 13:59:50    999s] #Regenerating Ggrids automatically.
[09/12 13:59:50    999s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
[09/12 13:59:50    999s] #Using automatically generated G-grids.
[09/12 13:59:50    999s] #Done routing data preparation.
[09/12 13:59:50    999s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1219.47 (MB), peak = 1499.19 (MB)
[09/12 13:59:50    999s] #Merging special wires...
[09/12 13:59:50   1000s] #
[09/12 13:59:50   1000s] #Finished routing data preparation on Wed Sep 12 13:59:50 2018
[09/12 13:59:50   1000s] #
[09/12 13:59:50   1000s] #Cpu time = 00:00:03
[09/12 13:59:50   1000s] #Elapsed time = 00:00:03
[09/12 13:59:50   1000s] #Increased memory = 12.08 (MB)
[09/12 13:59:50   1000s] #Total memory = 1219.84 (MB)
[09/12 13:59:50   1000s] #Peak memory = 1499.19 (MB)
[09/12 13:59:50   1000s] #
[09/12 13:59:50   1000s] #
[09/12 13:59:50   1000s] #Start global routing on Wed Sep 12 13:59:50 2018
[09/12 13:59:50   1000s] #
[09/12 13:59:50   1000s] #Number of eco nets is 0
[09/12 13:59:50   1000s] #
[09/12 13:59:50   1000s] #Start global routing data preparation on Wed Sep 12 13:59:50 2018
[09/12 13:59:50   1000s] #
[09/12 13:59:50   1000s] #Start routing resource analysis on Wed Sep 12 13:59:50 2018
[09/12 13:59:50   1000s] #
[09/12 13:59:51   1000s] #Routing resource analysis is done on Wed Sep 12 13:59:51 2018
[09/12 13:59:51   1000s] #
[09/12 13:59:51   1000s] #  Resource Analysis:
[09/12 13:59:51   1000s] #
[09/12 13:59:51   1000s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/12 13:59:51   1000s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/12 13:59:51   1000s] #  --------------------------------------------------------------
[09/12 13:59:51   1000s] #  metal1         H        2132           0       20448    82.08%
[09/12 13:59:51   1000s] #  metal2         V        1593           0       20448     0.00%
[09/12 13:59:51   1000s] #  metal3         H        2132           0       20448     0.00%
[09/12 13:59:51   1000s] #  metal4         V        1080           0       20448     0.00%
[09/12 13:59:51   1000s] #  metal5         H        1065           0       20448     0.00%
[09/12 13:59:51   1000s] #  metal6         V        1080           0       20448     0.00%
[09/12 13:59:51   1000s] #  metal7         H         355           0       20448     0.00%
[09/12 13:59:51   1000s] #  metal8         V         360           0       20448     2.02%
[09/12 13:59:51   1000s] #  metal9         H         138           4       20448     5.52%
[09/12 13:59:51   1000s] #  metal10        V         114          30       20448    22.10%
[09/12 13:59:51   1000s] #  --------------------------------------------------------------
[09/12 13:59:51   1000s] #  Total                  10049       2.37%      204480    11.17%
[09/12 13:59:51   1000s] #
[09/12 13:59:51   1000s] #
[09/12 13:59:51   1000s] #
[09/12 13:59:51   1000s] #
[09/12 13:59:51   1000s] #Global routing data preparation is done on Wed Sep 12 13:59:51 2018
[09/12 13:59:51   1000s] #
[09/12 13:59:51   1000s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1222.94 (MB), peak = 1499.19 (MB)
[09/12 13:59:51   1000s] #
[09/12 13:59:51   1001s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1223.86 (MB), peak = 1499.19 (MB)
[09/12 13:59:51   1001s] #
[09/12 13:59:51   1001s] #start global routing iteration 1...
[09/12 13:59:52   1002s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1236.24 (MB), peak = 1499.19 (MB)
[09/12 13:59:52   1002s] #
[09/12 13:59:52   1002s] #start global routing iteration 2...
[09/12 14:00:22   1032s] #cpu time = 00:00:30, elapsed time = 00:00:30, memory = 1349.24 (MB), peak = 1499.19 (MB)
[09/12 14:00:22   1032s] #
[09/12 14:00:22   1032s] #start global routing iteration 3...
[09/12 14:00:39   1049s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1366.46 (MB), peak = 1499.19 (MB)
[09/12 14:00:39   1049s] #
[09/12 14:00:39   1049s] #
[09/12 14:00:39   1049s] #Total number of trivial nets (e.g. < 2 pins) = 6494 (skipped).
[09/12 14:00:39   1049s] #Total number of routable nets = 36645.
[09/12 14:00:39   1049s] #Total number of nets in the design = 43139.
[09/12 14:00:39   1049s] #
[09/12 14:00:39   1049s] #36645 routable nets have only global wires.
[09/12 14:00:39   1049s] #
[09/12 14:00:39   1049s] #Routed nets constraints summary:
[09/12 14:00:39   1049s] #-----------------------------
[09/12 14:00:39   1049s] #        Rules   Unconstrained  
[09/12 14:00:39   1049s] #-----------------------------
[09/12 14:00:39   1049s] #      Default           36645  
[09/12 14:00:39   1049s] #-----------------------------
[09/12 14:00:39   1049s] #        Total           36645  
[09/12 14:00:39   1049s] #-----------------------------
[09/12 14:00:39   1049s] #
[09/12 14:00:39   1049s] #Routing constraints summary of the whole design:
[09/12 14:00:39   1049s] #-----------------------------
[09/12 14:00:39   1049s] #        Rules   Unconstrained  
[09/12 14:00:39   1049s] #-----------------------------
[09/12 14:00:39   1049s] #      Default           36645  
[09/12 14:00:39   1049s] #-----------------------------
[09/12 14:00:39   1049s] #        Total           36645  
[09/12 14:00:39   1049s] #-----------------------------
[09/12 14:00:39   1049s] #
[09/12 14:00:39   1049s] #
[09/12 14:00:39   1049s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/12 14:00:39   1049s] #
[09/12 14:00:39   1049s] #                 OverCon       OverCon       OverCon       OverCon          
[09/12 14:00:39   1049s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[09/12 14:00:39   1049s] #     Layer           (1)           (2)           (3)           (4)   OverCon
[09/12 14:00:39   1049s] #  --------------------------------------------------------------------------
[09/12 14:00:39   1049s] #  metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[09/12 14:00:39   1049s] #  metal2       77(0.38%)     27(0.13%)     11(0.05%)      1(0.00%)   (0.57%)
[09/12 14:00:39   1049s] #  metal3        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[09/12 14:00:39   1049s] #  metal4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[09/12 14:00:39   1049s] #  metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[09/12 14:00:39   1049s] #  metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[09/12 14:00:39   1049s] #  metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[09/12 14:00:39   1049s] #  metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[09/12 14:00:39   1049s] #  metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[09/12 14:00:39   1049s] #  metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[09/12 14:00:39   1049s] #  --------------------------------------------------------------------------
[09/12 14:00:39   1049s] #     Total     77(0.04%)     27(0.01%)     11(0.01%)      1(0.00%)   (0.06%)
[09/12 14:00:39   1049s] #
[09/12 14:00:39   1049s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
[09/12 14:00:39   1049s] #  Overflow after GR: 0.00% H + 0.12% V
[09/12 14:00:39   1049s] #
[09/12 14:00:39   1049s] [hotspot] +------------+---------------+---------------+
[09/12 14:00:39   1049s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 14:00:39   1049s] [hotspot] +------------+---------------+---------------+
[09/12 14:00:39   1049s] [hotspot] | normalized |          0.00 |          0.00 |
[09/12 14:00:39   1049s] [hotspot] +------------+---------------+---------------+
[09/12 14:00:39   1049s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/12 14:00:39   1049s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/12 14:00:40   1049s] #Complete Global Routing.
[09/12 14:00:40   1049s] #Total wire length = 377834 um.
[09/12 14:00:40   1049s] #Total half perimeter of net bounding box = 344577 um.
[09/12 14:00:40   1049s] #Total wire length on LAYER metal1 = 36 um.
[09/12 14:00:40   1049s] #Total wire length on LAYER metal2 = 104839 um.
[09/12 14:00:40   1049s] #Total wire length on LAYER metal3 = 153502 um.
[09/12 14:00:40   1049s] #Total wire length on LAYER metal4 = 82465 um.
[09/12 14:00:40   1049s] #Total wire length on LAYER metal5 = 23942 um.
[09/12 14:00:40   1049s] #Total wire length on LAYER metal6 = 12686 um.
[09/12 14:00:40   1049s] #Total wire length on LAYER metal7 = 208 um.
[09/12 14:00:40   1049s] #Total wire length on LAYER metal8 = 155 um.
[09/12 14:00:40   1049s] #Total wire length on LAYER metal9 = 0 um.
[09/12 14:00:40   1049s] #Total wire length on LAYER metal10 = 0 um.
[09/12 14:00:40   1049s] #Total number of vias = 189214
[09/12 14:00:40   1049s] #Up-Via Summary (total 189214):
[09/12 14:00:40   1049s] #           
[09/12 14:00:40   1049s] #-----------------------
[09/12 14:00:40   1049s] # metal1         107158
[09/12 14:00:40   1049s] # metal2          67561
[09/12 14:00:40   1049s] # metal3          11790
[09/12 14:00:40   1049s] # metal4           1919
[09/12 14:00:40   1049s] # metal5            756
[09/12 14:00:40   1049s] # metal6             22
[09/12 14:00:40   1049s] # metal7              8
[09/12 14:00:40   1049s] #-----------------------
[09/12 14:00:40   1049s] #                189214 
[09/12 14:00:40   1049s] #
[09/12 14:00:40   1049s] #Max overcon = 4 tracks.
[09/12 14:00:40   1049s] #Total overcon = 0.06%.
[09/12 14:00:40   1049s] #Worst layer Gcell overcon rate = 0.00%.
[09/12 14:00:40   1049s] #
[09/12 14:00:40   1049s] #Global routing statistics:
[09/12 14:00:40   1049s] #Cpu time = 00:00:50
[09/12 14:00:40   1049s] #Elapsed time = 00:00:50
[09/12 14:00:40   1049s] #Increased memory = 147.16 (MB)
[09/12 14:00:40   1049s] #Total memory = 1367.00 (MB)
[09/12 14:00:40   1049s] #Peak memory = 1499.19 (MB)
[09/12 14:00:40   1049s] #
[09/12 14:00:40   1049s] #Finished global routing on Wed Sep 12 14:00:40 2018
[09/12 14:00:40   1049s] #
[09/12 14:00:40   1049s] #
[09/12 14:00:40   1049s] ### route signature (4) =  613505462
[09/12 14:00:40   1049s] ### violation signature (2) = 1905142130
[09/12 14:00:40   1050s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1266.23 (MB), peak = 1499.19 (MB)
[09/12 14:00:40   1050s] #Start Track Assignment.
[09/12 14:00:47   1057s] #Done with 47564 horizontal wires in 2 hboxes and 49999 vertical wires in 2 hboxes.
[09/12 14:00:54   1063s] #Done with 10376 horizontal wires in 2 hboxes and 12166 vertical wires in 2 hboxes.
[09/12 14:00:55   1065s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[09/12 14:00:55   1065s] #
[09/12 14:00:55   1065s] #Track assignment summary:
[09/12 14:00:55   1065s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[09/12 14:00:55   1065s] #------------------------------------------------------------------------
[09/12 14:00:55   1065s] # metal1        34.60 	 74.88%  	  0.00% 	 74.88%
[09/12 14:00:55   1065s] # metal2    103186.13 	  0.11%  	  0.00% 	  0.00%
[09/12 14:00:55   1065s] # metal3    152458.81 	  0.06%  	  0.00% 	  0.00%
[09/12 14:00:55   1065s] # metal4     83157.76 	  0.01%  	  0.00% 	  0.00%
[09/12 14:00:55   1065s] # metal5     24105.03 	  0.00%  	  0.00% 	  0.00%
[09/12 14:00:55   1065s] # metal6     12738.46 	  0.00%  	  0.00% 	  0.00%
[09/12 14:00:55   1065s] # metal7       211.31 	  0.00%  	  0.00% 	  0.00%
[09/12 14:00:55   1065s] # metal8       156.30 	  0.00%  	  0.00% 	  0.00%
[09/12 14:00:55   1065s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[09/12 14:00:55   1065s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[09/12 14:00:55   1065s] #------------------------------------------------------------------------
[09/12 14:00:55   1065s] # All      376048.40  	  0.06% 	  0.00% 	  0.00%
[09/12 14:00:55   1065s] #Complete Track Assignment.
[09/12 14:00:55   1065s] #Total wire length = 401284 um.
[09/12 14:00:55   1065s] #Total half perimeter of net bounding box = 344577 um.
[09/12 14:00:55   1065s] #Total wire length on LAYER metal1 = 16606 um.
[09/12 14:00:55   1065s] #Total wire length on LAYER metal2 = 103094 um.
[09/12 14:00:55   1065s] #Total wire length on LAYER metal3 = 161015 um.
[09/12 14:00:55   1065s] #Total wire length on LAYER metal4 = 83263 um.
[09/12 14:00:55   1065s] #Total wire length on LAYER metal5 = 24165 um.
[09/12 14:00:55   1065s] #Total wire length on LAYER metal6 = 12773 um.
[09/12 14:00:55   1065s] #Total wire length on LAYER metal7 = 212 um.
[09/12 14:00:55   1065s] #Total wire length on LAYER metal8 = 156 um.
[09/12 14:00:55   1065s] #Total wire length on LAYER metal9 = 0 um.
[09/12 14:00:55   1065s] #Total wire length on LAYER metal10 = 0 um.
[09/12 14:00:55   1065s] #Total number of vias = 189214
[09/12 14:00:55   1065s] #Up-Via Summary (total 189214):
[09/12 14:00:55   1065s] #           
[09/12 14:00:55   1065s] #-----------------------
[09/12 14:00:55   1065s] # metal1         107158
[09/12 14:00:55   1065s] # metal2          67561
[09/12 14:00:55   1065s] # metal3          11790
[09/12 14:00:55   1065s] # metal4           1919
[09/12 14:00:55   1065s] # metal5            756
[09/12 14:00:55   1065s] # metal6             22
[09/12 14:00:55   1065s] # metal7              8
[09/12 14:00:55   1065s] #-----------------------
[09/12 14:00:55   1065s] #                189214 
[09/12 14:00:55   1065s] #
[09/12 14:00:55   1065s] ### route signature (8) = 1339059758
[09/12 14:00:55   1065s] ### violation signature (6) = 1905142130
[09/12 14:00:55   1065s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1304.90 (MB), peak = 1499.19 (MB)
[09/12 14:00:55   1065s] #
[09/12 14:00:55   1065s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/12 14:00:55   1065s] #Cpu time = 00:01:08
[09/12 14:00:55   1065s] #Elapsed time = 00:01:08
[09/12 14:00:55   1065s] #Increased memory = 97.19 (MB)
[09/12 14:00:55   1065s] #Total memory = 1304.91 (MB)
[09/12 14:00:55   1065s] #Peak memory = 1499.19 (MB)
[09/12 14:00:56   1066s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[09/12 14:00:56   1066s] #
[09/12 14:00:56   1066s] #Start Detail Routing..
[09/12 14:00:56   1066s] #start initial detail routing ...
[09/12 14:04:56   1304s] #   number of violations = 6
[09/12 14:04:56   1304s] #
[09/12 14:04:56   1304s] #    By Layer and Type :
[09/12 14:04:56   1304s] #	         MetSpc    Short   Totals
[09/12 14:04:56   1304s] #	metal1        1        2        3
[09/12 14:04:56   1304s] #	metal2        1        1        2
[09/12 14:04:56   1304s] #	metal3        1        0        1
[09/12 14:04:56   1304s] #	Totals        3        3        6
[09/12 14:04:56   1304s] #cpu time = 00:03:58, elapsed time = 00:04:00, memory = 1306.28 (MB), peak = 1499.19 (MB)
[09/12 14:04:56   1304s] #start 1st optimization iteration ...
[09/12 14:04:56   1305s] #   number of violations = 1
[09/12 14:04:56   1305s] #
[09/12 14:04:56   1305s] #    By Layer and Type :
[09/12 14:04:56   1305s] #	          Short   Totals
[09/12 14:04:56   1305s] #	metal1        1        1
[09/12 14:04:56   1305s] #	Totals        1        1
[09/12 14:04:56   1305s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1307.16 (MB), peak = 1499.19 (MB)
[09/12 14:04:56   1305s] #start 2nd optimization iteration ...
[09/12 14:04:56   1305s] #   number of violations = 0
[09/12 14:04:56   1305s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1307.16 (MB), peak = 1499.19 (MB)
[09/12 14:04:56   1305s] #Complete Detail Routing.
[09/12 14:04:57   1305s] #Total wire length = 398001 um.
[09/12 14:04:57   1305s] #Total half perimeter of net bounding box = 344577 um.
[09/12 14:04:57   1305s] #Total wire length on LAYER metal1 = 14618 um.
[09/12 14:04:57   1305s] #Total wire length on LAYER metal2 = 130290 um.
[09/12 14:04:57   1305s] #Total wire length on LAYER metal3 = 142248 um.
[09/12 14:04:57   1305s] #Total wire length on LAYER metal4 = 74351 um.
[09/12 14:04:57   1305s] #Total wire length on LAYER metal5 = 23857 um.
[09/12 14:04:57   1305s] #Total wire length on LAYER metal6 = 12283 um.
[09/12 14:04:57   1305s] #Total wire length on LAYER metal7 = 178 um.
[09/12 14:04:57   1305s] #Total wire length on LAYER metal8 = 176 um.
[09/12 14:04:57   1305s] #Total wire length on LAYER metal9 = 0 um.
[09/12 14:04:57   1305s] #Total wire length on LAYER metal10 = 0 um.
[09/12 14:04:57   1305s] #Total number of vias = 200665
[09/12 14:04:57   1305s] #Up-Via Summary (total 200665):
[09/12 14:04:57   1305s] #           
[09/12 14:04:57   1305s] #-----------------------
[09/12 14:04:57   1305s] # metal1         113384
[09/12 14:04:57   1305s] # metal2          73544
[09/12 14:04:57   1305s] # metal3          11115
[09/12 14:04:57   1305s] # metal4           1856
[09/12 14:04:57   1305s] # metal5            736
[09/12 14:04:57   1305s] # metal6             22
[09/12 14:04:57   1305s] # metal7              8
[09/12 14:04:57   1305s] #-----------------------
[09/12 14:04:57   1305s] #                200665 
[09/12 14:04:57   1305s] #
[09/12 14:04:57   1305s] #Total number of DRC violations = 0
[09/12 14:04:57   1305s] ### route signature (17) = 1097383993
[09/12 14:04:57   1305s] ### violation signature (15) = 1905142130
[09/12 14:04:57   1305s] #Cpu time = 00:04:00
[09/12 14:04:57   1305s] #Elapsed time = 00:04:01
[09/12 14:04:57   1305s] #Increased memory = -31.59 (MB)
[09/12 14:04:57   1305s] #Total memory = 1273.33 (MB)
[09/12 14:04:57   1305s] #Peak memory = 1499.19 (MB)
[09/12 14:04:57   1306s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[09/12 14:04:58   1306s] #
[09/12 14:04:58   1306s] #Start Post Route wire spreading..
[09/12 14:04:58   1307s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[09/12 14:04:58   1307s] #
[09/12 14:04:58   1307s] #Start DRC checking..
[09/12 14:05:23   1332s] #   number of violations = 0
[09/12 14:05:23   1332s] #cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1301.92 (MB), peak = 1499.19 (MB)
[09/12 14:05:23   1332s] #CELL_VIEW DLX_Core,init has no DRC violation.
[09/12 14:05:23   1332s] #Total number of DRC violations = 0
[09/12 14:05:24   1332s] ### route signature (23) = 1048278059
[09/12 14:05:24   1332s] ### violation signature (21) = 1905142130
[09/12 14:05:24   1332s] #
[09/12 14:05:24   1332s] #Start data preparation for wire spreading...
[09/12 14:05:24   1332s] #
[09/12 14:05:24   1332s] #Data preparation is done on Wed Sep 12 14:05:24 2018
[09/12 14:05:24   1332s] #
[09/12 14:05:24   1332s] #
[09/12 14:05:24   1332s] #Start Post Route Wire Spread.
[09/12 14:05:31   1339s] #Done with 15693 horizontal wires in 3 hboxes and 10078 vertical wires in 3 hboxes.
[09/12 14:05:31   1339s] #Complete Post Route Wire Spread.
[09/12 14:05:31   1339s] #
[09/12 14:05:31   1339s] #Total wire length = 405867 um.
[09/12 14:05:31   1339s] #Total half perimeter of net bounding box = 344577 um.
[09/12 14:05:31   1339s] #Total wire length on LAYER metal1 = 14638 um.
[09/12 14:05:31   1339s] #Total wire length on LAYER metal2 = 132146 um.
[09/12 14:05:31   1339s] #Total wire length on LAYER metal3 = 146431 um.
[09/12 14:05:31   1339s] #Total wire length on LAYER metal4 = 75881 um.
[09/12 14:05:31   1339s] #Total wire length on LAYER metal5 = 24046 um.
[09/12 14:05:31   1339s] #Total wire length on LAYER metal6 = 12368 um.
[09/12 14:05:31   1339s] #Total wire length on LAYER metal7 = 178 um.
[09/12 14:05:31   1339s] #Total wire length on LAYER metal8 = 177 um.
[09/12 14:05:31   1339s] #Total wire length on LAYER metal9 = 0 um.
[09/12 14:05:31   1339s] #Total wire length on LAYER metal10 = 0 um.
[09/12 14:05:31   1339s] #Total number of vias = 200665
[09/12 14:05:31   1339s] #Up-Via Summary (total 200665):
[09/12 14:05:31   1339s] #           
[09/12 14:05:31   1339s] #-----------------------
[09/12 14:05:31   1339s] # metal1         113384
[09/12 14:05:31   1339s] # metal2          73544
[09/12 14:05:31   1339s] # metal3          11115
[09/12 14:05:31   1339s] # metal4           1856
[09/12 14:05:31   1339s] # metal5            736
[09/12 14:05:31   1339s] # metal6             22
[09/12 14:05:31   1339s] # metal7              8
[09/12 14:05:31   1339s] #-----------------------
[09/12 14:05:31   1339s] #                200665 
[09/12 14:05:31   1339s] #
[09/12 14:05:31   1340s] ### route signature (26) =   13641809
[09/12 14:05:31   1340s] ### violation signature (24) = 1905142130
[09/12 14:05:32   1340s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[09/12 14:05:32   1340s] #
[09/12 14:05:32   1340s] #Start DRC checking..
[09/12 14:06:01   1369s] #   number of violations = 0
[09/12 14:06:01   1369s] #cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1317.57 (MB), peak = 1499.19 (MB)
[09/12 14:06:01   1369s] #CELL_VIEW DLX_Core,init has no DRC violation.
[09/12 14:06:01   1369s] #Total number of DRC violations = 0
[09/12 14:06:01   1369s] ### route signature (31) =    7905045
[09/12 14:06:01   1369s] ### violation signature (29) = 1905142130
[09/12 14:06:01   1369s] #   number of violations = 0
[09/12 14:06:01   1369s] #cpu time = 00:00:37, elapsed time = 00:00:38, memory = 1280.87 (MB), peak = 1499.19 (MB)
[09/12 14:06:01   1369s] #CELL_VIEW DLX_Core,init has no DRC violation.
[09/12 14:06:01   1369s] #Total number of DRC violations = 0
[09/12 14:06:01   1369s] #Post Route wire spread is done.
[09/12 14:06:02   1369s] #Total wire length = 405867 um.
[09/12 14:06:02   1369s] #Total half perimeter of net bounding box = 344577 um.
[09/12 14:06:02   1369s] #Total wire length on LAYER metal1 = 14638 um.
[09/12 14:06:02   1369s] #Total wire length on LAYER metal2 = 132146 um.
[09/12 14:06:02   1369s] #Total wire length on LAYER metal3 = 146431 um.
[09/12 14:06:02   1369s] #Total wire length on LAYER metal4 = 75881 um.
[09/12 14:06:02   1369s] #Total wire length on LAYER metal5 = 24046 um.
[09/12 14:06:02   1369s] #Total wire length on LAYER metal6 = 12368 um.
[09/12 14:06:02   1369s] #Total wire length on LAYER metal7 = 178 um.
[09/12 14:06:02   1369s] #Total wire length on LAYER metal8 = 177 um.
[09/12 14:06:02   1369s] #Total wire length on LAYER metal9 = 0 um.
[09/12 14:06:02   1369s] #Total wire length on LAYER metal10 = 0 um.
[09/12 14:06:02   1369s] #Total number of vias = 200665
[09/12 14:06:02   1369s] #Up-Via Summary (total 200665):
[09/12 14:06:02   1369s] #           
[09/12 14:06:02   1369s] #-----------------------
[09/12 14:06:02   1369s] # metal1         113384
[09/12 14:06:02   1369s] # metal2          73544
[09/12 14:06:02   1369s] # metal3          11115
[09/12 14:06:02   1369s] # metal4           1856
[09/12 14:06:02   1369s] # metal5            736
[09/12 14:06:02   1369s] # metal6             22
[09/12 14:06:02   1369s] # metal7              8
[09/12 14:06:02   1369s] #-----------------------
[09/12 14:06:02   1369s] #                200665 
[09/12 14:06:02   1369s] #
[09/12 14:06:02   1370s] ### route signature (33) =    7905045
[09/12 14:06:02   1370s] ### violation signature (31) = 1905142130
[09/12 14:06:02   1370s] #detailRoute Statistics:
[09/12 14:06:02   1370s] #Cpu time = 00:05:04
[09/12 14:06:02   1370s] #Elapsed time = 00:05:06
[09/12 14:06:02   1370s] #Increased memory = -26.16 (MB)
[09/12 14:06:02   1370s] #Total memory = 1278.75 (MB)
[09/12 14:06:02   1370s] #Peak memory = 1499.19 (MB)
[09/12 14:06:02   1370s] ### export route signature (34) =    7905045
[09/12 14:06:04   1371s] ### export violation signature (32) = 1905142130
[09/12 14:06:04   1372s] #
[09/12 14:06:04   1372s] #globalDetailRoute statistics:
[09/12 14:06:04   1372s] #Cpu time = 00:06:17
[09/12 14:06:04   1372s] #Elapsed time = 00:06:19
[09/12 14:06:04   1372s] #Increased memory = -24.71 (MB)
[09/12 14:06:04   1372s] #Total memory = 1207.06 (MB)
[09/12 14:06:04   1372s] #Peak memory = 1499.19 (MB)
[09/12 14:06:04   1372s] #Number of warnings = 39
[09/12 14:06:04   1372s] #Total number of warnings = 40
[09/12 14:06:04   1372s] #Number of fails = 0
[09/12 14:06:04   1372s] #Total number of fails = 0
[09/12 14:06:04   1372s] #Complete globalDetailRoute on Wed Sep 12 14:06:04 2018
[09/12 14:06:04   1372s] #
[09/12 14:06:05   1372s] #routeDesign: cpu time = 00:06:18, elapsed time = 00:06:19, memory = 1188.35 (MB), peak = 1499.19 (MB)
[09/12 14:06:05   1372s] 
[09/12 14:06:05   1372s] *** Summary of all messages that are not suppressed in this session:
[09/12 14:06:05   1372s] Severity  ID               Count  Summary                                  
[09/12 14:06:05   1372s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[09/12 14:06:05   1372s] *** Message Summary: 1 warning(s), 0 error(s)
[09/12 14:06:05   1372s] 
[09/12 14:06:05   1372s] ### 
[09/12 14:06:05   1372s] ###   Scalability Statistics
[09/12 14:06:05   1372s] ### 
[09/12 14:06:05   1372s] ### ------------------------+----------------+----------------+----------------+
[09/12 14:06:05   1372s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[09/12 14:06:05   1372s] ### ------------------------+----------------+----------------+----------------+
[09/12 14:06:05   1372s] ###   Data Preparation      |        00:00:02|        00:00:02|             1.0|
[09/12 14:06:05   1372s] ###   Global Routing        |        00:00:50|        00:00:50|             1.0|
[09/12 14:06:05   1372s] ###   Track Assignment      |        00:00:15|        00:00:15|             1.0|
[09/12 14:06:05   1372s] ###   Detail Routing        |        00:04:00|        00:04:01|             1.0|
[09/12 14:06:05   1372s] ###   Total                 |        00:06:18|        00:06:19|             1.0|
[09/12 14:06:05   1372s] ### ------------------------+----------------+----------------+----------------+
[09/12 14:06:05   1372s] ### 
[09/12 14:09:37   1375s] <CMD> saveDesign DLX_Core
[09/12 14:09:37   1375s] % Begin save design ... (date=09/12 14:09:37, mem=1189.5M)
[09/12 14:09:37   1375s] % Begin Save netlist data ... (date=09/12 14:09:37, mem=1190.2M)
[09/12 14:09:37   1375s] Writing Binary DB to DLX_Core.dat/DLX_Core.v.bin in single-threaded mode...
[09/12 14:09:37   1375s] % End Save netlist data ... (date=09/12 14:09:37, total cpu=0:00:00.2, real=0:00:00.0, peak res=1192.7M, current mem=1192.7M)
[09/12 14:09:37   1375s] % Begin Save AAE data ... (date=09/12 14:09:37, mem=1192.7M)
[09/12 14:09:37   1375s] Saving AAE Data ...
[09/12 14:09:37   1375s] % End Save AAE data ... (date=09/12 14:09:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1192.8M, current mem=1192.8M)
[09/12 14:09:37   1375s] % Begin Save clock tree data ... (date=09/12 14:09:37, mem=1192.9M)
[09/12 14:09:37   1375s] % End Save clock tree data ... (date=09/12 14:09:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1192.9M, current mem=1192.9M)
[09/12 14:09:37   1375s] Saving preference file DLX_Core.dat/gui.pref.tcl ...
[09/12 14:09:37   1375s] Saving mode setting ...
[09/12 14:09:37   1375s] Saving global file ...
[09/12 14:09:37   1375s] % Begin Save floorplan data ... (date=09/12 14:09:37, mem=1194.2M)
[09/12 14:09:37   1375s] Saving floorplan file ...
[09/12 14:09:38   1376s] % End Save floorplan data ... (date=09/12 14:09:38, total cpu=0:00:00.5, real=0:00:01.0, peak res=1194.2M, current mem=1194.2M)
[09/12 14:09:38   1376s] Saving Drc markers ...
[09/12 14:09:38   1376s] ... No Drc file written since there is no markers found.
[09/12 14:09:38   1376s] % Begin Save placement data ... (date=09/12 14:09:38, mem=1194.7M)
[09/12 14:09:38   1376s] ** Saving stdCellPlacement_binary (version# 1) ...
[09/12 14:09:38   1376s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1511.2M) ***
[09/12 14:09:38   1376s] % End Save placement data ... (date=09/12 14:09:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=1194.9M, current mem=1194.9M)
[09/12 14:09:38   1376s] % Begin Save routing data ... (date=09/12 14:09:38, mem=1194.9M)
[09/12 14:09:38   1376s] Saving route file ...
[09/12 14:09:40   1377s] *** Completed saveRoute (cpu=0:00:01.2 real=0:00:02.0 mem=1511.2M) ***
[09/12 14:09:40   1377s] % End Save routing data ... (date=09/12 14:09:40, total cpu=0:00:01.2, real=0:00:02.0, peak res=1196.2M, current mem=1196.2M)
[09/12 14:09:40   1377s] Saving property file DLX_Core.dat/DLX_Core.prop
[09/12 14:09:41   1377s] *** Completed saveProperty (cpu=0:00:00.3 real=0:00:01.0 mem=1511.2M) ***
[09/12 14:09:41   1377s] #Saving pin access info...
[09/12 14:09:41   1378s] #
[09/12 14:09:41   1378s] % Begin Save power constraints data ... (date=09/12 14:09:41, mem=1196.6M)
[09/12 14:09:41   1378s] % End Save power constraints data ... (date=09/12 14:09:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.7M, current mem=1196.7M)
[09/12 14:09:41   1378s] Generated self-contained design DLX_Core.dat
[09/12 14:09:41   1378s] % End save design ... (date=09/12 14:09:41, total cpu=0:00:03.2, real=0:00:04.0, peak res=1196.7M, current mem=1195.6M)
[09/12 14:09:41   1378s] *** Message Summary: 0 warning(s), 0 error(s)
[09/12 14:09:41   1378s] 
[09/12 14:12:00   1380s] <CMD> set_analysis_view -setup {default} -hold {default}
[09/12 14:12:00   1381s] Extraction setup Started 
[09/12 14:12:00   1381s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/12 14:12:00   1381s] Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
[09/12 14:12:00   1381s] Cap table was created using Encounter 08.10-p004_1.
[09/12 14:12:00   1381s] Process name: master_techFreePDK45.
[09/12 14:12:01   1381s] Importing multi-corner RC tables ... 
[09/12 14:12:01   1381s] Summary of Active RC-Corners : 
[09/12 14:12:01   1381s]  
[09/12 14:12:01   1381s]  Analysis View: default
[09/12 14:12:01   1381s]     RC-Corner Name        : standard
[09/12 14:12:01   1381s]     RC-Corner Index       : 0
[09/12 14:12:01   1381s]     RC-Corner Temperature : 300 Celsius
[09/12 14:12:01   1381s]     RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
[09/12 14:12:01   1381s]     RC-Corner PreRoute Res Factor         : 1
[09/12 14:12:01   1381s]     RC-Corner PreRoute Cap Factor         : 1
[09/12 14:12:01   1381s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/12 14:12:01   1381s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/12 14:12:01   1381s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/12 14:12:01   1381s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[09/12 14:12:01   1381s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[09/12 14:12:01   1381s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/12 14:12:01   1381s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/12 14:12:01   1381s] Reading timing constraints file 'DLX_core_postsyn.sdc' ...
[09/12 14:12:01   1382s] Current (total cpu=0:23:02, real=1:51:48, peak res=1499.2M, current mem=1143.9M)
[09/12 14:12:01   1382s] INFO (CTE): Constraints read successfully.
[09/12 14:12:01   1382s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1144.4M, current mem=1144.4M)
[09/12 14:12:01   1382s] Current (total cpu=0:23:02, real=1:51:48, peak res=1499.2M, current mem=1144.4M)
[09/12 14:12:01   1382s] Deleting Cell Server ...
[09/12 14:12:01   1382s] Creating Cell Server ...(0, 1, 1, 1)
[09/12 14:12:01   1382s] Summary for sequential cells identification: 
[09/12 14:12:01   1382s]   Identified SBFF number: 16
[09/12 14:12:01   1382s]   Identified MBFF number: 0
[09/12 14:12:01   1382s]   Identified SB Latch number: 0
[09/12 14:12:01   1382s]   Identified MB Latch number: 0
[09/12 14:12:01   1382s]   Not identified SBFF number: 0
[09/12 14:12:01   1382s]   Not identified MBFF number: 0
[09/12 14:12:01   1382s]   Not identified SB Latch number: 0
[09/12 14:12:01   1382s]   Not identified MB Latch number: 0
[09/12 14:12:01   1382s]   Number of sequential cells which are not FFs: 13
[09/12 14:12:01   1382s] Total number of combinational cells: 99
[09/12 14:12:01   1382s] Total number of sequential cells: 29
[09/12 14:12:01   1382s] Total number of tristate cells: 6
[09/12 14:12:01   1382s] Total number of level shifter cells: 0
[09/12 14:12:01   1382s] Total number of power gating cells: 0
[09/12 14:12:01   1382s] Total number of isolation cells: 0
[09/12 14:12:01   1382s] Total number of power switch cells: 0
[09/12 14:12:01   1382s] Total number of pulse generator cells: 0
[09/12 14:12:01   1382s] Total number of always on buffers: 0
[09/12 14:12:01   1382s] Total number of retention cells: 0
[09/12 14:12:01   1382s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[09/12 14:12:01   1382s] Total number of usable buffers: 9
[09/12 14:12:01   1382s] List of unusable buffers:
[09/12 14:12:01   1382s] Total number of unusable buffers: 0
[09/12 14:12:01   1382s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[09/12 14:12:01   1382s] Total number of usable inverters: 6
[09/12 14:12:01   1382s] List of unusable inverters:
[09/12 14:12:01   1382s] Total number of unusable inverters: 0
[09/12 14:12:01   1382s] List of identified usable delay cells:
[09/12 14:12:01   1382s] Total number of identified usable delay cells: 0
[09/12 14:12:01   1382s] List of identified unusable delay cells:
[09/12 14:12:01   1382s] Total number of identified unusable delay cells: 0
[09/12 14:12:01   1382s] Creating Cell Server, finished. 
[09/12 14:12:01   1382s] 
[09/12 14:12:01   1382s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[09/12 14:12:01   1382s] Deleting Cell Server ...
[09/12 14:12:30   1383s] <CMD> fit
[09/12 14:12:58   1383s] <CMD> reset_parasitics
[09/12 14:12:58   1383s] Performing RC Extraction ...
[09/12 14:12:58   1383s] <CMD> extractRC
[09/12 14:12:58   1383s] Extraction called for design 'DLX_Core' of instances=80695 and nets=43139 using extraction engine 'preRoute' .
[09/12 14:12:58   1383s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/12 14:12:58   1383s] Type 'man IMPEXT-3530' for more detail.
[09/12 14:12:58   1383s] PreRoute RC Extraction called for design DLX_Core.
[09/12 14:12:58   1383s] RC Extraction called in multi-corner(1) mode.
[09/12 14:12:58   1383s] RCMode: PreRoute
[09/12 14:12:58   1383s]       RC Corner Indexes            0   
[09/12 14:12:58   1383s] Capacitance Scaling Factor   : 1.00000 
[09/12 14:12:58   1383s] Resistance Scaling Factor    : 1.00000 
[09/12 14:12:58   1383s] Clock Cap. Scaling Factor    : 1.00000 
[09/12 14:12:58   1383s] Clock Res. Scaling Factor    : 1.00000 
[09/12 14:12:58   1383s] Shrink Factor                : 1.00000
[09/12 14:12:58   1383s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/12 14:12:58   1383s] Using capacitance table file ...
[09/12 14:12:58   1384s] Updating RC grid for preRoute extraction ...
[09/12 14:12:58   1384s] Initializing multi-corner capacitance tables ... 
[09/12 14:12:58   1384s] Initializing multi-corner resistance tables ...
[09/12 14:12:58   1384s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1446.367M)
[09/12 14:12:58   1384s] <CMD> rcOut -setload DLX_Core.setload -rc_corner high
[09/12 14:12:58   1384s] **ERROR: (IMPEXT-2900):	Unable to find the rc-corner name 'high' in the active rc-corner list specified below. It could be due to an error in syntax, or because the corner is not an active one. To fix this, make sure the correct RC corner is bound to an active delay corner and analysis view.
Type 'man IMPEXT-2900' for more detail.
[09/12 14:12:58   1384s]    standard
[09/12 14:12:58   1384s] 
[09/12 14:12:58   1384s] **ERROR: (IMPSYT-6963):	<CMD> rcOut -setres DLX_Core.setres -rc_corner high
[09/12 14:13:00   1384s] **ERROR: (IMPEXT-2900):	Unable to find the rc-corner name 'high' in the active rc-corner list specified below. It could be due to an error in syntax, or because the corner is not an active one. To fix this, make sure the correct RC corner is bound to an active delay corner and analysis view.
Type 'man IMPEXT-2900' for more detail.
[09/12 14:13:00   1384s]    standard
[09/12 14:13:00   1384s] 
[09/12 14:13:00   1384s] **ERROR: (IMPSYT-6965):	<CMD> rcOut -spf DLX_Core.spf -rc_corner high
[09/12 14:13:02   1384s] **ERROR: (IMPEXT-2900):	Unable to find the rc-corner name 'high' in the active rc-corner list specified below. It could be due to an error in syntax, or because the corner is not an active one. To fix this, make sure the correct RC corner is bound to an active delay corner and analysis view.
Type 'man IMPEXT-2900' for more detail.
[09/12 14:13:02   1384s]    standard
[09/12 14:13:02   1384s] 
[09/12 14:13:02   1384s] **ERROR: (IMPSYT-6967):	<CMD> rcOut -spef DLX_Core.spef -rc_corner high
[09/12 14:13:03   1384s] **ERROR: (IMPEXT-2900):	Unable to find the rc-corner name 'high' in the active rc-corner list specified below. It could be due to an error in syntax, or because the corner is not an active one. To fix this, make sure the correct RC corner is bound to an active delay corner and analysis view.
Type 'man IMPEXT-2900' for more detail.
[09/12 14:13:03   1384s]    standard
