IM_SIMPLE: mem[0]=0000028f mem[1]=01410005 mem[2]=00c20005 mem[3]=00030424 mem[4]=00000000
========== EX/WB PIPELINE REGISTER TESTBENCH ==========

EX_STAGE @0 PC=xxxxxxxx MEM_WRITE=z
Test 1 - Reset: wb_alu_result=00000000 (Expected 0), wb_rd= 0 (Expected 0) PASS
EXWB @15000 latched alu=00003039 mem=00010932 rd=25 rt=z opcode=z regw=1 memtoreg=0
EXWB @25000 latched alu=00003039 mem=00010932 rd=25 rt=z opcode=z regw=1 memtoreg=0
Test 2 - Capture: wb_alu_result=     12345 (Expected 12345), wb_rd=25 (Expected 25) PASS
Test 3 - Flags: wb_zero=0 (Expected 0), wb_neg=1 (Expected 1) PASS
Test 4 - Control: wb_reg_write=1 (Expected 1), wb_mem_to_reg=0 (Expected 0) PASS
EXWB @35000 latched alu=ffffffff mem=11111111 rd=0 rt=z opcode=z regw=0 memtoreg=1
EXWB @45000 latched alu=ffffffff mem=11111111 rd=0 rt=z opcode=z regw=0 memtoreg=1
Test 5 - Update: wb_alu_result=ffffffff (Expected FFFF_FFFF) PASS
Test 6 - Mem data: wb_mem_data=11111111 (Expected 1111_1111) PASS

========== TEST COMPLETE ==========

groupproject/groupproject.srcs/sim_1/new/tb_exwb.v:108: $finish called at 50000 (1ps)
