// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition"

// DATE "11/21/2016 12:51:16"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU_Simp (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	led,
	rst,
	clk);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
output 	[7:0] led;
input 	rst;
input 	clk;

// Design Ports Information
// led[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~8 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~9 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~10 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~11 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~12 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~13 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~14 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~15 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~16 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~17 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~18 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~19 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~20 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~21 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~22 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~23 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~24 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~25 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~26 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~27 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~28 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~29 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~30 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~31 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~32 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~33 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~34 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~35 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~36 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~37 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~38 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~39 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~8 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~9 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~10 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~11 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~12 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~13 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~14 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~15 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~16 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~17 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~18 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~19 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~20 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~21 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~22 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~23 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~24 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~25 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~26 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~27 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~28 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~29 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~30 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~31 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~32 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~33 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~34 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~35 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~36 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~37 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~38 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~39 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~40 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~41 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~42 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~43 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~44 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~45 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~46 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~47 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~48 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~49 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~50 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~51 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~52 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~53 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~54 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~55 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~8 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~9 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~10 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~11 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~12 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~13 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~14 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~15 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~16 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~17 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~18 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~19 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~20 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~21 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~22 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~23 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~24 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~25 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~26 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~27 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~28 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~29 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~30 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~31 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~32 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~33 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~34 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~35 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~36 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~37 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~38 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~39 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~40 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~41 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~42 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~43 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~44 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~45 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~46 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~47 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~48 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~49 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~50 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~51 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~52 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~53 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~54 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~55 ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \rst~input_o ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \u0|rst_controller|r_sync_rst_chain~1_combout ;
wire \u0|rst_controller|r_sync_rst_chain~0_combout ;
wire \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ;
wire \u0|rst_controller|WideOr0~0_combout ;
wire \u0|rst_controller|r_sync_rst~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~feeder_combout ;
wire \u0|cpu|cpu|F_pc[13]~DUPLICATE_q ;
wire \u0|cpu|cpu|clr_break_line~feeder_combout ;
wire \u0|cpu|cpu|clr_break_line~q ;
wire \u0|cpu|cpu|F_pc[1]~DUPLICATE_q ;
wire \u0|cpu|cpu|Add3~1_sumout ;
wire \u0|cpu|cpu|A_valid_from_M~q ;
wire \u0|cpu|cpu|Add3~18 ;
wire \u0|cpu|cpu|Add3~22 ;
wire \u0|cpu|cpu|Add3~26 ;
wire \u0|cpu|cpu|Add3~29_sumout ;
wire \u0|cpu|cpu|Add3~25_sumout ;
wire \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ;
wire \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u0|rst_controller|always2~0_combout ;
wire \u0|rst_controller|r_early_rst~q ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ;
wire \~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \u0|cpu|cpu|M_iw[14]~feeder_combout ;
wire \u0|cpu|cpu|A_exc_allowed~q ;
wire \u0|cpu|cpu|E_iw[12]~feeder_combout ;
wire \u0|cpu|cpu|A_exc_any~q ;
wire \u0|cpu|cpu|F_ctrl_src2_choose_imm~1_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[4]~feeder_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|debugaccess~q ;
wire \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|cpu|cpu|D_iw[1]~DUPLICATE_q ;
wire \u0|cpu|cpu|D_ctrl_flush_pipe_always~2_combout ;
wire \u0|cpu|cpu|Equal95~4_combout ;
wire \u0|cpu|cpu|Equal95~0_combout ;
wire \u0|cpu|cpu|D_ctrl_illegal~3_combout ;
wire \u0|cpu|cpu|D_ctrl_retaddr~1_combout ;
wire \u0|cpu|cpu|D_ctrl_retaddr~0_combout ;
wire \u0|cpu|cpu|E_ctrl_retaddr~q ;
wire \u0|cpu|cpu|D_ctrl_cmp~0_combout ;
wire \u0|cpu|cpu|D_ctrl_cmp~1_combout ;
wire \u0|cpu|cpu|D_ctrl_cmp~3_combout ;
wire \u0|cpu|cpu|D_ctrl_cmp~2_combout ;
wire \u0|cpu|cpu|E_ctrl_cmp~q ;
wire \u0|cpu|cpu|D_ctrl_logic~0_combout ;
wire \u0|cpu|cpu|D_ctrl_logic~1_combout ;
wire \u0|cpu|cpu|E_ctrl_logic~q ;
wire \u0|cpu|cpu|E_alu_result~0_combout ;
wire \u0|cpu|cpu|Add3~13_sumout ;
wire \u0|cpu|cpu|Add3~9_sumout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|Mux37~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_uir~combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.100~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~56_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~22_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[36]~21_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~20_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[36]~DUPLICATE_q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~15_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_udr~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|sync2_udr~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|sync2_uir~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jxuir~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jxuir~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~1_wirecell_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[29]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ;
wire \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~1_combout ;
wire \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~2_combout ;
wire \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~0_combout ;
wire \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~q ;
wire \u0|cpu|cpu|M_st_data[9]~feeder_combout ;
wire \u0|cpu|cpu|A_dst_regnum~2_combout ;
wire \u0|cpu|cpu|A_dst_regnum~3_combout ;
wire \u0|cpu|cpu|M_st_data[10]~feeder_combout ;
wire \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][94]~q ;
wire \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~3_combout ;
wire \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][61]~q ;
wire \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|read~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|read~q ;
wire \u0|cpu|cpu|rf_b_rd_port_addr[0]~0_combout ;
wire \u0|cpu|cpu|rf_b_rd_port_addr[1]~1_combout ;
wire \u0|cpu|cpu|rf_b_rd_port_addr[2]~2_combout ;
wire \u0|cpu|cpu|rf_b_rd_port_addr[3]~3_combout ;
wire \u0|cpu|cpu|M_st_data[11]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[9]~feeder_combout ;
wire \u0|cpu|cpu|M_st_data[8]~feeder_combout ;
wire \u0|cpu|cpu|D_src2_reg[20]~4_combout ;
wire \u0|cpu|cpu|Add0~25_sumout ;
wire \u0|cpu|cpu|E_extra_pc[6]~feeder_combout ;
wire \u0|cpu|cpu|E_ctrl_br_cond_nxt~0_combout ;
wire \u0|cpu|cpu|E_valid_from_D~q ;
wire \u0|cpu|cpu|E_valid~combout ;
wire \u0|cpu|cpu|M_valid_from_E~q ;
wire \u0|cpu|cpu|E_ctrl_br_cond~q ;
wire \u0|cpu|cpu|M_ctrl_br_cond~q ;
wire \u0|cpu|cpu|M_bht_wr_en_unfiltered~combout ;
wire \u0|cpu|cpu|F_ctrl_unsigned_lo_imm16~1_combout ;
wire \u0|cpu|cpu|Equal0~0_combout ;
wire \u0|cpu|cpu|F_ctrl_unsigned_lo_imm16~0_combout ;
wire \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~q ;
wire \u0|cpu|cpu|D_ctrl_shift_right_arith~0_combout ;
wire \u0|cpu|cpu|D_src2[31]~23_combout ;
wire \u0|cpu|cpu|D_ctrl_late_result~2_combout ;
wire \u0|cpu|cpu|Equal95~6_combout ;
wire \u0|cpu|cpu|D_ctrl_mul_lsw~0_combout ;
wire \u0|cpu|cpu|E_ctrl_mul_lsw~q ;
wire \u0|cpu|cpu|M_ctrl_mul_lsw~q ;
wire \u0|cpu|cpu|A_ctrl_mul_lsw~q ;
wire \u0|cpu|cpu|D_ctrl_shift_rot~0_combout ;
wire \u0|cpu|cpu|E_ctrl_shift_rot~q ;
wire \u0|cpu|cpu|M_ctrl_shift_rot~q ;
wire \u0|cpu|cpu|A_ctrl_shift_rot~q ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ;
wire \u0|cpu|cpu|A_ctrl_ld~q ;
wire \u0|cpu|cpu|A_slow_inst_sel_nxt~0_combout ;
wire \u0|cpu|cpu|A_slow_inst_sel~q ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ;
wire \u0|cpu|cpu|Equal212~0_combout ;
wire \u0|cpu|cpu|M_ctrl_ld8_ld16~q ;
wire \u0|cpu|cpu|M_ld_align_byte2_byte3_fill~combout ;
wire \u0|cpu|cpu|A_ld_align_byte2_byte3_fill~q ;
wire \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][56]~q ;
wire \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~2_combout ;
wire \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][56]~q ;
wire \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[31]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~14 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~5_sumout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[2]~DUPLICATE_q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~6 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~9_sumout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~10 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~21_sumout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~22 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~25_sumout ;
wire \u0|cpu|cpu|E_src2[6]~feeder_combout ;
wire \u0|cpu|cpu|M_regnum_b_cmp_F~1_combout ;
wire \u0|cpu|cpu|M_regnum_b_cmp_F~0_combout ;
wire \u0|cpu|cpu|M_regnum_b_cmp_F~combout ;
wire \u0|cpu|cpu|A_regnum_b_cmp_D~q ;
wire \u0|cpu|cpu|D_src2_reg[20]~6_combout ;
wire \u0|cpu|cpu|D_src2_reg[20]~7_combout ;
wire \u0|cpu|cpu|E_extra_pc[4]~feeder_combout ;
wire \u0|cpu|cpu|D_ctrl_shift_right_arith~1_combout ;
wire \u0|cpu|cpu|E_ctrl_shift_rot_right~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[12]~feeder_combout ;
wire \u0|cpu|cpu|E_src2[7]~feeder_combout ;
wire \u0|cpu|cpu|F_ctrl_hi_imm16~0_combout ;
wire \u0|cpu|cpu|D_ctrl_hi_imm16~q ;
wire \u0|cpu|cpu|E_src2[12]~1_combout ;
wire \u0|cpu|cpu|E_src2[5]~feeder_combout ;
wire \u0|cpu|cpu|M_st_data[15]~feeder_combout ;
wire \u0|cpu|cpu|D_ctrl_rot~0_combout ;
wire \u0|cpu|cpu|E_ctrl_rot~q ;
wire \u0|cpu|cpu|E_pc[4]~feeder_combout ;
wire \u0|cpu|cpu|D_pc[0]~feeder_combout ;
wire \u0|cpu|cpu|D_pc[0]~DUPLICATE_q ;
wire \u0|cpu|cpu|E_pc[0]~feeder_combout ;
wire \u0|cpu|cpu|E_pc[0]~DUPLICATE_q ;
wire \u0|cpu|cpu|Add7~2 ;
wire \u0|cpu|cpu|Add7~6 ;
wire \u0|cpu|cpu|Add7~10 ;
wire \u0|cpu|cpu|Add7~14 ;
wire \u0|cpu|cpu|Add7~17_sumout ;
wire \u0|cpu|cpu|A_inst_result[7]~feeder_combout ;
wire \u0|cpu|cpu|E_op_rdctl~1_combout ;
wire \u0|cpu|cpu|E_op_rdctl~combout ;
wire \u0|cpu|cpu|M_ctrl_rd_ctl_reg~q ;
wire \u0|cpu|cpu|A_inst_result[7]~0_combout ;
wire \u0|cpu|cpu|D_ctrl_shift_rot_left~0_combout ;
wire \u0|cpu|cpu|E_ctrl_shift_rot_left~q ;
wire \u0|cpu|cpu|E_rot_sel_fill0~0_combout ;
wire \u0|cpu|cpu|M_rot_sel_fill0~q ;
wire \u0|cpu|cpu|Add10~0_combout ;
wire \u0|cpu|cpu|E_src2[24]~0_combout ;
wire \u0|cpu|cpu|D_ctrl_mem16~0_combout ;
wire \u0|cpu|cpu|E_ctrl_mem16~q ;
wire \u0|cpu|cpu|E_alu_result~8_combout ;
wire \u0|cpu|cpu|D_src2_reg[0]~1_combout ;
wire \u0|cpu|cpu|E_rot_pass3~0_combout ;
wire \u0|cpu|cpu|M_rot_pass3~q ;
wire \u0|cpu|cpu|Add10~2_combout ;
wire \u0|cpu|cpu|Add10~3_combout ;
wire \u0|cpu|cpu|Equal219~0_combout ;
wire \u0|cpu|cpu|Equal219~1_combout ;
wire \u0|cpu|cpu|M_ctrl_ld32~q ;
wire \u0|cpu|cpu|A_ctrl_ld32~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[20]~feeder_combout ;
wire \u0|cpu|cpu|E_src2[8]~feeder_combout ;
wire \u0|cpu|cpu|Add9~30 ;
wire \u0|cpu|cpu|Add9~25_sumout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~26 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~29_sumout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~38_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[30]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder_combout ;
wire \u0|cpu|cpu|E_src2[9]~feeder_combout ;
wire \u0|cpu|cpu|E_alu_result~12_combout ;
wire \u0|cpu|cpu|E_pc[7]~feeder_combout ;
wire \u0|cpu|cpu|Add7~18 ;
wire \u0|cpu|cpu|Add7~22 ;
wire \u0|cpu|cpu|Add7~29_sumout ;
wire \u0|cpu|cpu|A_inst_result[9]~feeder_combout ;
wire \u0|cpu|cpu|Equal215~0_combout ;
wire \u0|cpu|cpu|M_ctrl_ld16~q ;
wire \u0|cpu|cpu|Equal212~1_combout ;
wire \u0|cpu|cpu|M_ctrl_ld8~q ;
wire \u0|cpu|cpu|D_src2[25]~15_combout ;
wire \u0|cpu|cpu|E_rot_mask[3]~3_combout ;
wire \u0|cpu|cpu|E_rot_sel_fill1~0_combout ;
wire \u0|cpu|cpu|M_rot_sel_fill1~q ;
wire \u0|cpu|cpu|M_rot_rn[3]~DUPLICATE_q ;
wire \u0|cpu|cpu|M_st_data[13]~feeder_combout ;
wire \u0|cpu|cpu|M_st_data[16]~feeder_combout ;
wire \u0|cpu|cpu|E_src2[10]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[17]~feeder_combout ;
wire \u0|cpu|cpu|D_ctrl_mem8~0_combout ;
wire \u0|cpu|cpu|E_ctrl_mem8~q ;
wire \u0|cpu|cpu|Add9~134_cout ;
wire \u0|cpu|cpu|Add9~65_sumout ;
wire \u0|cpu|cpu|E_mem_byte_en~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Equal0~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[3]~DUPLICATE_q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~5_combout ;
wire \u0|cpu|cpu|A_st_data[5]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_rd~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_rd_d1~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[5]~DUPLICATE_q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~11_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~7_combout ;
wire \u0|cpu|cpu|E_mem_byte_en[1]~3_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~22_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[13]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[10]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder_combout ;
wire \u0|cpu|cpu|W_wr_data[4]~feeder_combout ;
wire \u0|cpu|cpu|W_wr_data[4]~DUPLICATE_q ;
wire \u0|cpu|cpu|D_src2_reg[4]~17_combout ;
wire \u0|cpu|cpu|D_src2_reg[4]~18_combout ;
wire \u0|cpu|cpu|M_st_data[12]~feeder_combout ;
wire \u0|cpu|cpu|E_src2[12]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[14]~feeder_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~26_combout ;
wire \u0|cpu|cpu|M_st_data[14]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[29]~feeder_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~27_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~15_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~29_combout ;
wire \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1]~0_combout ;
wire \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q ;
wire \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ;
wire \u0|mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout ;
wire \u0|cpu|cpu|ic_fill_ap_offset_nxt[0]~0_combout ;
wire \u0|cpu|cpu|ic_fill_ap_offset[1]~0_combout ;
wire \u0|cpu|cpu|Add9~70 ;
wire \u0|cpu|cpu|Add9~57_sumout ;
wire \u0|cpu|cpu|A_mem_baddr[2]~feeder_combout ;
wire \u0|cpu|cpu|ic_fill_ap_offset_nxt[1]~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~q ;
wire \u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout ;
wire \u0|cpu|cpu|M_st_data[22]~feeder_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~21_combout ;
wire \u0|cpu|cpu|Add3~30 ;
wire \u0|cpu|cpu|Add3~34 ;
wire \u0|cpu|cpu|Add3~41_sumout ;
wire \u0|cpu|cpu|Add3~33_sumout ;
wire \u0|cpu|cpu|Add0~34 ;
wire \u0|cpu|cpu|Add0~30 ;
wire \u0|cpu|cpu|Add0~37_sumout ;
wire \u0|cpu|cpu|E_extra_pc[9]~feeder_combout ;
wire \u0|cpu|cpu|M_pipe_flush_waddr[9]~feeder_combout ;
wire \u0|cpu|cpu|E_alu_result~14_combout ;
wire \u0|cpu|cpu|M_alu_result[11]~DUPLICATE_q ;
wire \u0|cpu|cpu|rf_a_rd_port_addr[4]~4_combout ;
wire \u0|cpu|cpu|E_rot_step1[3]~25_combout ;
wire \u0|cpu|cpu|E_rot_step1[7]~30_combout ;
wire \u0|cpu|cpu|Add10~1_combout ;
wire \u0|cpu|cpu|E_rot_step1[11]~31_combout ;
wire \u0|cpu|cpu|E_rot_mask[0]~0_combout ;
wire \u0|cpu|cpu|E_rot_step1[12]~4_combout ;
wire \u0|cpu|cpu|M_st_data[18]~feeder_combout ;
wire \u0|cpu|cpu|E_rot_pass2~0_combout ;
wire \u0|cpu|cpu|M_rot_pass2~q ;
wire \u0|cpu|cpu|E_rot_sel_fill2~0_combout ;
wire \u0|cpu|cpu|M_rot_sel_fill2~q ;
wire \u0|cpu|cpu|E_rot_mask[1]~1_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[18]~feeder_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~5_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~6_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~24_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~17_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~14_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[16]~feeder_combout ;
wire \u0|cpu|cpu|M_st_data[17]~feeder_combout ;
wire \u0|cpu|cpu|D_src2_reg[17]~32_combout ;
wire \u0|cpu|cpu|D_src2_reg[17]~78_combout ;
wire \u0|cpu|cpu|E_st_data[23]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~8_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~7_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout ;
wire \u0|cpu|cpu|M_st_data[20]~feeder_combout ;
wire \u0|cpu|cpu|D_src2_reg[21]~30_combout ;
wire \u0|cpu|cpu|D_src2[21]~31_combout ;
wire \u0|cpu|cpu|E_src2[13]~feeder_combout ;
wire \u0|cpu|cpu|E_src2[15]~feeder_combout ;
wire \u0|cpu|cpu|D_src2_reg[0]~5_combout ;
wire \u0|cpu|cpu|E_src2[23]~_Duplicate_1_q ;
wire \u0|cpu|cpu|E_rot_mask[4]~4_combout ;
wire \u0|cpu|cpu|E_rot_sel_fill3~0_combout ;
wire \u0|cpu|cpu|M_rot_sel_fill3~q ;
wire \u0|cpu|cpu|E_alu_result~24_combout ;
wire \u0|cpu|cpu|Equal149~3_combout ;
wire \u0|cpu|cpu|Equal149~4_combout ;
wire \u0|cpu|cpu|Equal95~2_combout ;
wire \u0|cpu|cpu|Equal95~5_combout ;
wire \u0|cpu|cpu|Equal95~3_combout ;
wire \u0|cpu|cpu|Equal95~1_combout ;
wire \u0|cpu|cpu|D_ctrl_alu_signed_comparison~0_combout ;
wire \u0|cpu|cpu|D_ctrl_alu_signed_comparison~1_combout ;
wire \u0|cpu|cpu|E_ctrl_alu_signed_comparison~q ;
wire \u0|cpu|cpu|D_src2_reg[31]~57_combout ;
wire \u0|cpu|cpu|D_src2[29]~17_combout ;
wire \u0|cpu|cpu|D_src1_reg[29]~22_combout ;
wire \u0|cpu|cpu|Equal303~0_combout ;
wire \u0|cpu|cpu|Equal302~0_combout ;
wire \u0|cpu|cpu|F_ctrl_ignore_dst~combout ;
wire \u0|cpu|cpu|D_ctrl_ignore_dst~q ;
wire \u0|cpu|cpu|D_wr_dst_reg~combout ;
wire \u0|cpu|cpu|D_regnum_a_cmp_F~0_combout ;
wire \u0|cpu|cpu|D_regnum_a_cmp_F~combout ;
wire \u0|cpu|cpu|E_regnum_a_cmp_D~q ;
wire \u0|cpu|cpu|F_ctrl_a_not_src~0_combout ;
wire \u0|cpu|cpu|D_ctrl_a_not_src~q ;
wire \u0|cpu|cpu|D_src1_hazard_E~combout ;
wire \u0|cpu|cpu|D_src2[28]~19_combout ;
wire \u0|cpu|cpu|D_src2_reg[28]~61_combout ;
wire \u0|cpu|cpu|D_src2_reg[28]~62_combout ;
wire \u0|cpu|cpu|D_src2[27]~21_combout ;
wire \u0|cpu|cpu|D_src1_reg[27]~25_combout ;
wire \u0|cpu|cpu|E_alu_result~23_combout ;
wire \u0|cpu|cpu|D_src2_reg[24]~26_combout ;
wire \u0|cpu|cpu|D_src2[24]~0_combout ;
wire \u0|cpu|cpu|D_src2[24]~1_combout ;
wire \u0|cpu|cpu|E_src2[24]~SCLR_LUT_combout ;
wire \u0|cpu|cpu|E_src2[24]~_Duplicate_1_q ;
wire \u0|cpu|cpu|E_src2[19]~_Duplicate_1_q ;
wire \u0|cpu|cpu|Add9~46 ;
wire \u0|cpu|cpu|Add9~42 ;
wire \u0|cpu|cpu|Add9~38 ;
wire \u0|cpu|cpu|Add9~98 ;
wire \u0|cpu|cpu|Add9~94 ;
wire \u0|cpu|cpu|Add9~106 ;
wire \u0|cpu|cpu|Add9~102 ;
wire \u0|cpu|cpu|Add9~90 ;
wire \u0|cpu|cpu|Add9~86 ;
wire \u0|cpu|cpu|Add9~82 ;
wire \u0|cpu|cpu|Add9~78 ;
wire \u0|cpu|cpu|Add9~114 ;
wire \u0|cpu|cpu|Add9~110 ;
wire \u0|cpu|cpu|Add9~125_sumout ;
wire \u0|cpu|cpu|D_src2_reg[27]~64_combout ;
wire \u0|cpu|cpu|D_src2_reg[27]~65_combout ;
wire \u0|cpu|cpu|D_src2_reg[27]~63_combout ;
wire \u0|cpu|cpu|D_src2[27]~22_combout ;
wire \u0|cpu|cpu|E_src2[27]~SCLR_LUT_combout ;
wire \u0|cpu|cpu|E_src2[27]~_Duplicate_1_q ;
wire \u0|cpu|cpu|Add9~126 ;
wire \u0|cpu|cpu|Add9~121_sumout ;
wire \u0|cpu|cpu|D_src2_reg[28]~60_combout ;
wire \u0|cpu|cpu|D_src2[28]~20_combout ;
wire \u0|cpu|cpu|E_src2[28]~SCLR_LUT_combout ;
wire \u0|cpu|cpu|E_src2[28]~_Duplicate_1_q ;
wire \u0|cpu|cpu|E_logic_result[28]~5_combout ;
wire \u0|cpu|cpu|E_alu_result~22_combout ;
wire \u0|cpu|cpu|D_src1_reg[28]~23_combout ;
wire \u0|cpu|cpu|Add9~122 ;
wire \u0|cpu|cpu|Add9~117_sumout ;
wire \u0|cpu|cpu|D_src2_reg[29]~56_combout ;
wire \u0|cpu|cpu|D_src2_reg[29]~58_combout ;
wire \u0|cpu|cpu|D_src2_reg[29]~59_combout ;
wire \u0|cpu|cpu|D_src2[29]~18_combout ;
wire \u0|cpu|cpu|E_src2[29]~SCLR_LUT_combout ;
wire \u0|cpu|cpu|E_src2[29]~_Duplicate_1_q ;
wire \u0|cpu|cpu|E_logic_result[29]~4_combout ;
wire \u0|cpu|cpu|E_alu_result~21_combout ;
wire \u0|cpu|cpu|A_inst_result[31]~1_combout ;
wire \u0|cpu|cpu|E_rot_mask[5]~5_combout ;
wire \u0|cpu|cpu|Add9~118 ;
wire \u0|cpu|cpu|Add9~129_sumout ;
wire \u0|cpu|cpu|E_alu_result~25_combout ;
wire \u0|cpu|cpu|W_wr_data[30]~feeder_combout ;
wire \u0|cpu|cpu|D_src1_reg[30]~27_combout ;
wire \u0|cpu|cpu|E_rot_step1[1]~9_combout ;
wire \u0|cpu|cpu|E_rot_step1[5]~14_combout ;
wire \u0|cpu|cpu|E_rot_step1[25]~11_combout ;
wire \u0|cpu|cpu|E_rot_step1[17]~13_combout ;
wire \u0|cpu|cpu|E_rot_step1[9]~15_combout ;
wire \u0|cpu|cpu|E_rot_step1[13]~12_combout ;
wire \u0|cpu|cpu|M_rot[5]~27_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~27_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[29]~27_combout ;
wire \u0|cpu|cpu|Add11~34 ;
wire \u0|cpu|cpu|Add11~22 ;
wire \u0|cpu|cpu|Add11~18 ;
wire \u0|cpu|cpu|Add11~30 ;
wire \u0|cpu|cpu|Add11~26 ;
wire \u0|cpu|cpu|Add11~14 ;
wire \u0|cpu|cpu|Add11~10 ;
wire \u0|cpu|cpu|Add11~6 ;
wire \u0|cpu|cpu|Add11~2 ;
wire \u0|cpu|cpu|Add11~42 ;
wire \u0|cpu|cpu|Add11~38 ;
wire \u0|cpu|cpu|Add11~54 ;
wire \u0|cpu|cpu|Add11~50 ;
wire \u0|cpu|cpu|Add11~45_sumout ;
wire \u0|cpu|cpu|Add11~49_sumout ;
wire \u0|cpu|cpu|Add11~53_sumout ;
wire \u0|cpu|cpu|Add11~37_sumout ;
wire \u0|cpu|cpu|Add11~41_sumout ;
wire \u0|cpu|cpu|Add11~1_sumout ;
wire \u0|cpu|cpu|Add11~13_sumout ;
wire \u0|cpu|cpu|A_mul_cell_p3[5]~feeder_combout ;
wire \u0|cpu|cpu|Add11~25_sumout ;
wire \u0|cpu|cpu|Add11~29_sumout ;
wire \u0|cpu|cpu|Add11~17_sumout ;
wire \u0|cpu|cpu|Add11~21_sumout ;
wire \u0|cpu|cpu|Add11~33_sumout ;
wire \u0|cpu|cpu|Add12~34 ;
wire \u0|cpu|cpu|Add12~22 ;
wire \u0|cpu|cpu|Add12~18 ;
wire \u0|cpu|cpu|Add12~30 ;
wire \u0|cpu|cpu|Add12~26 ;
wire \u0|cpu|cpu|Add12~14 ;
wire \u0|cpu|cpu|Add12~10 ;
wire \u0|cpu|cpu|Add12~6 ;
wire \u0|cpu|cpu|Add12~2 ;
wire \u0|cpu|cpu|Add12~42 ;
wire \u0|cpu|cpu|Add12~38 ;
wire \u0|cpu|cpu|Add12~54 ;
wire \u0|cpu|cpu|Add12~50 ;
wire \u0|cpu|cpu|Add12~45_sumout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[29]~29_combout ;
wire \u0|cpu|cpu|E_alu_result~20_combout ;
wire \u0|cpu|cpu|Add9~113_sumout ;
wire \u0|cpu|cpu|W_wr_data[25]~feeder_combout ;
wire \u0|cpu|cpu|D_src1_reg[25]~21_combout ;
wire \u0|cpu|cpu|Add11~46 ;
wire \u0|cpu|cpu|Add11~61_sumout ;
wire \u0|cpu|cpu|Add12~46 ;
wire \u0|cpu|cpu|Add12~61_sumout ;
wire \u0|cpu|cpu|D_src2_reg[30]~70_combout ;
wire \u0|cpu|cpu|D_src2_reg[30]~69_combout ;
wire \u0|cpu|cpu|D_src2_reg[30]~84_combout ;
wire \u0|cpu|cpu|E_st_data[30]~8_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~31_combout ;
wire \u0|cpu|cpu|E_ctrl_jmp_indirect_nxt~0_combout ;
wire \u0|cpu|cpu|E_ctrl_jmp_indirect~q ;
wire \u0|cpu|cpu|M_ctrl_jmp_indirect~q ;
wire \u0|cpu|cpu|E_pc[10]~feeder_combout ;
wire \u0|cpu|cpu|D_pc[8]~DUPLICATE_q ;
wire \u0|cpu|cpu|Add7~30 ;
wire \u0|cpu|cpu|Add7~26 ;
wire \u0|cpu|cpu|Add7~38 ;
wire \u0|cpu|cpu|Add7~33_sumout ;
wire \u0|cpu|cpu|A_pipe_flush_waddr_nxt~11_combout ;
wire \u0|cpu|cpu|Add3~42 ;
wire \u0|cpu|cpu|Add3~45_sumout ;
wire \u0|cpu|cpu|Add0~38 ;
wire \u0|cpu|cpu|Add0~41_sumout ;
wire \u0|cpu|cpu|Add1~22_cout ;
wire \u0|cpu|cpu|Add1~1_sumout ;
wire \u0|cpu|cpu|F_ctrl_br_uncond~0_combout ;
wire \u0|cpu|cpu|D_ctrl_br_uncond~q ;
wire \u0|cpu|cpu|F_ctrl_br~0_combout ;
wire \u0|cpu|cpu|D_ctrl_br~q ;
wire \u0|cpu|cpu|Add3~46 ;
wire \u0|cpu|cpu|Add3~49_sumout ;
wire \u0|cpu|cpu|F_kill~0_combout ;
wire \u0|cpu|cpu|D_br_pred_taken~0_combout ;
wire \u0|cpu|cpu|F_older_non_sequential~0_combout ;
wire \u0|cpu|cpu|F_older_non_sequential~1_combout ;
wire \u0|cpu|cpu|F_kill~combout ;
wire \u0|cpu|cpu|D_kill~q ;
wire \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0_combout ;
wire \u0|cpu|cpu|F_pc_nxt[11]~6_combout ;
wire \u0|cpu|cpu|Add7~34 ;
wire \u0|cpu|cpu|Add7~45_sumout ;
wire \u0|cpu|cpu|A_pipe_flush_waddr_nxt~12_combout ;
wire \u0|cpu|cpu|F_pc_nxt[11]~7_combout ;
wire \u0|cpu|cpu|D_pc[11]~DUPLICATE_q ;
wire \u0|cpu|cpu|Add7~46 ;
wire \u0|cpu|cpu|Add7~41_sumout ;
wire \u0|cpu|cpu|A_pipe_flush_waddr_nxt~13_combout ;
wire \u0|cpu|cpu|Add3~50 ;
wire \u0|cpu|cpu|Add3~53_sumout ;
wire \u0|cpu|cpu|Add1~2 ;
wire \u0|cpu|cpu|Add1~10 ;
wire \u0|cpu|cpu|Add1~5_sumout ;
wire \u0|cpu|cpu|F_pc_nxt[12]~8_combout ;
wire \u0|cpu|cpu|F_pc_nxt[12]~9_combout ;
wire \u0|cpu|cpu|Add3~54 ;
wire \u0|cpu|cpu|Add3~58 ;
wire \u0|cpu|cpu|Add3~37_sumout ;
wire \u0|cpu|cpu|Add3~57_sumout ;
wire \u0|cpu|cpu|Add1~6 ;
wire \u0|cpu|cpu|Add1~18 ;
wire \u0|cpu|cpu|Add1~13_sumout ;
wire \u0|cpu|cpu|D_pc[14]~DUPLICATE_q ;
wire \u0|cpu|cpu|Add7~42 ;
wire \u0|cpu|cpu|Add7~54 ;
wire \u0|cpu|cpu|Add7~49_sumout ;
wire \u0|cpu|cpu|A_pipe_flush_waddr_nxt~9_combout ;
wire \u0|cpu|cpu|F_pc_nxt[14]~0_combout ;
wire \u0|cpu|cpu|F_pc_nxt[14]~1_combout ;
wire \u0|cpu|cpu|Add7~9_sumout ;
wire \u0|cpu|cpu|A_inst_result[5]~feeder_combout ;
wire \u0|cpu|cpu|ic_tag_wraddress_nxt~6_combout ;
wire \u0|cpu|cpu|Add7~13_sumout ;
wire \u0|cpu|cpu|A_inst_result[6]~feeder_combout ;
wire \u0|cpu|cpu|A_ctrl_invalidate_i~q ;
wire \u0|cpu|cpu|ic_tag_wraddress_nxt[1]~7_combout ;
wire \u0|cpu|cpu|ic_tag_wraddress_nxt[2]~8_combout ;
wire \u0|cpu|cpu|Add7~21_sumout ;
wire \u0|cpu|cpu|A_inst_result[8]~feeder_combout ;
wire \u0|cpu|cpu|M_alu_result[8]~feeder_combout ;
wire \u0|cpu|cpu|ic_tag_wraddress_nxt[3]~9_combout ;
wire \u0|cpu|cpu|ic_tag_wraddress_nxt[4]~10_combout ;
wire \u0|cpu|cpu|Add7~25_sumout ;
wire \u0|cpu|cpu|A_inst_result[10]~feeder_combout ;
wire \u0|cpu|cpu|E_alu_result~11_combout ;
wire \u0|cpu|cpu|M_alu_result[10]~DUPLICATE_q ;
wire \u0|cpu|cpu|ic_tag_wraddress_nxt[5]~11_combout ;
wire \u0|cpu|cpu|ic_fill_tag[5]~DUPLICATE_q ;
wire \u0|cpu|cpu|ic_fill_valid_bits_nxt~6_combout ;
wire \u0|cpu|cpu|ic_fill_dp_offset_en~0_combout ;
wire \u0|cpu|cpu|ic_fill_valid_bits_en~combout ;
wire \u0|cpu|cpu|ic_fill_valid_bits_nxt~4_combout ;
wire \u0|cpu|cpu|ic_fill_valid_bits_nxt~7_combout ;
wire \u0|cpu|cpu|ic_fill_valid_bits_nxt~5_combout ;
wire \u0|cpu|cpu|ic_fill_valid_bits_nxt~2_combout ;
wire \u0|cpu|cpu|ic_fill_valid_bits_nxt~0_combout ;
wire \u0|cpu|cpu|ic_fill_valid_bits_nxt~3_combout ;
wire \u0|cpu|cpu|ic_fill_valid_bits_nxt~1_combout ;
wire \u0|cpu|cpu|F_ic_valid~4_combout ;
wire \u0|cpu|cpu|F_ic_valid~0_combout ;
wire \u0|cpu|cpu|F_ic_hit~0_combout ;
wire \u0|cpu|cpu|F_issue~combout ;
wire \u0|cpu|cpu|D_issue~q ;
wire \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1_combout ;
wire \u0|cpu|cpu|F_pc_nxt[10]~4_combout ;
wire \u0|cpu|cpu|M_pipe_flush_waddr[10]~feeder_combout ;
wire \u0|cpu|cpu|F_pc_nxt[10]~5_combout ;
wire \u0|cpu|cpu|A_mem_baddr[12]~feeder_combout ;
wire \u0|cpu|cpu|Add9~26 ;
wire \u0|cpu|cpu|Add9~22 ;
wire \u0|cpu|cpu|Add9~18 ;
wire \u0|cpu|cpu|Add9~14 ;
wire \u0|cpu|cpu|Add9~10 ;
wire \u0|cpu|cpu|Add9~49_sumout ;
wire \u0|cpu|cpu|E_mem_byte_en[3]~1_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[30]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder_combout ;
wire \u0|cpu|cpu|D_src2_reg[29]~100_combout ;
wire \u0|cpu|cpu|E_st_data[29]~4_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~28_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~32_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~31_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder_combout ;
wire \u0|cpu|cpu|D_src2_reg[31]~66_combout ;
wire \u0|cpu|cpu|W_wr_data[31]~feeder_combout ;
wire \u0|cpu|cpu|D_src2_reg[31]~67_combout ;
wire \u0|cpu|cpu|D_src2_reg[31]~88_combout ;
wire \u0|cpu|cpu|E_st_data[31]~7_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~30_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ;
wire \u0|cpu|cpu|D_src2_reg[28]~96_combout ;
wire \u0|cpu|cpu|E_st_data[28]~5_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~29_combout ;
wire \u0|mm_interconnect_0|router|always1~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout ;
wire \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout ;
wire \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout ;
wire \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout ;
wire \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~36_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[30]~31_combout ;
wire \u0|cpu|cpu|E_rot_step1[2]~17_combout ;
wire \u0|cpu|cpu|E_rot_step1[6]~22_combout ;
wire \u0|cpu|cpu|E_rot_step1[26]~19_combout ;
wire \u0|cpu|cpu|E_rot_step1[30]~16_combout ;
wire \u0|cpu|cpu|E_rot_step1[10]~23_combout ;
wire \u0|cpu|cpu|E_rot_step1[14]~20_combout ;
wire \u0|cpu|cpu|E_rot_step1[18]~21_combout ;
wire \u0|cpu|cpu|E_rot_step1[22]~18_combout ;
wire \u0|cpu|cpu|M_rot[6]~31_combout ;
wire \u0|cpu|cpu|E_rot_mask[6]~6_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~31_combout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[30]~33_combout ;
wire \u0|cpu|cpu|D_src2_reg[30]~71_combout ;
wire \u0|cpu|cpu|D_src2[30]~25_combout ;
wire \u0|cpu|cpu|D_src2[30]~26_combout ;
wire \u0|cpu|cpu|E_src2[30]~SCLR_LUT_combout ;
wire \u0|cpu|cpu|E_src2[30]~_Duplicate_1_q ;
wire \u0|cpu|cpu|Add9~130 ;
wire \u0|cpu|cpu|Add9~73_sumout ;
wire \u0|cpu|cpu|E_src1[31]~DUPLICATE_q ;
wire \u0|cpu|cpu|E_rot_step1[0]~1_combout ;
wire \u0|cpu|cpu|E_rot_step1[4]~6_combout ;
wire \u0|cpu|cpu|E_rot_step1[8]~7_combout ;
wire \u0|cpu|cpu|E_rot_step1[24]~3_combout ;
wire \u0|cpu|cpu|E_rot_step1[28]~0_combout ;
wire \u0|cpu|cpu|M_rot[4]~28_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~28_combout ;
wire \u0|cpu|cpu|Add12~49_sumout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[28]~feeder_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28]~feeder_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~28_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~33_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[28]~28_combout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[28]~30_combout ;
wire \u0|cpu|cpu|Add9~109_sumout ;
wire \u0|cpu|cpu|D_src2_reg[26]~52_combout ;
wire \u0|cpu|cpu|D_src2[26]~13_combout ;
wire \u0|cpu|cpu|D_src2[26]~14_combout ;
wire \u0|cpu|cpu|E_src2[26]~SCLR_LUT_combout ;
wire \u0|cpu|cpu|E_src2[26]~_Duplicate_1_q ;
wire \u0|cpu|cpu|E_alu_result~19_combout ;
wire \u0|cpu|cpu|D_src1_reg[26]~20_combout ;
wire \u0|cpu|cpu|E_rot_step1[29]~8_combout ;
wire \u0|cpu|cpu|M_rot[1]~26_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~26_combout ;
wire \u0|cpu|cpu|D_src2_reg[25]~54_combout ;
wire \u0|cpu|cpu|D_src2_reg[25]~55_combout ;
wire \u0|cpu|cpu|D_src2_reg[26]~83_combout ;
wire \u0|cpu|cpu|D_src2_reg[25]~82_combout ;
wire \u0|cpu|cpu|E_st_data[25]~3_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~26_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[25]~feeder_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~31_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[25]~26_combout ;
wire \u0|cpu|cpu|Add12~41_sumout ;
wire \u0|cpu|cpu|A_inst_result[25]~feeder_combout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[25]~28_combout ;
wire \u0|cpu|cpu|D_src1_reg[23]~1_combout ;
wire \u0|cpu|cpu|E_logic_result[23]~1_combout ;
wire \u0|cpu|cpu|E_alu_result~9_combout ;
wire \u0|cpu|cpu|Add9~81_sumout ;
wire \u0|cpu|cpu|D_src2_reg[23]~28_combout ;
wire \u0|cpu|cpu|D_src2_reg[23]~27_combout ;
wire \u0|cpu|cpu|D_src2[23]~2_combout ;
wire \u0|cpu|cpu|D_src2[23]~3_combout ;
wire \u0|cpu|cpu|E_src2[23]~SCLR_LUT_combout ;
wire \u0|cpu|cpu|Add11~5_sumout ;
wire \u0|cpu|cpu|Add12~5_sumout ;
wire \u0|cpu|cpu|M_st_data[23]~feeder_combout ;
wire \u0|cpu|cpu|D_src2_reg[23]~74_combout ;
wire \u0|cpu|cpu|A_st_data[23]~feeder_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~9_combout ;
wire \u0|cpu|cpu|E_mem_byte_en[2]~2_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[23]~feeder_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[23]~9_combout ;
wire \u0|cpu|cpu|E_rot_step1[27]~27_combout ;
wire \u0|cpu|cpu|E_rot_step1[31]~24_combout ;
wire \u0|cpu|cpu|M_rot[7]~9_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~9_combout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[23]~11_combout ;
wire \u0|cpu|cpu|D_src1_reg[19]~7_combout ;
wire \u0|cpu|cpu|Add9~105_sumout ;
wire \u0|cpu|cpu|E_logic_result[19]~11_combout ;
wire \u0|cpu|cpu|D_src2_reg[19]~34_combout ;
wire \u0|cpu|cpu|D_src2[19]~35_combout ;
wire \u0|cpu|cpu|D_src2[19]~36_combout ;
wire \u0|cpu|cpu|D_src2[19]~9_combout ;
wire \u0|cpu|cpu|E_src2[19]~SCLR_LUT_combout ;
wire \u0|cpu|cpu|Add11~9_sumout ;
wire \u0|cpu|cpu|Add12~9_sumout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[22]~feeder_combout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~1_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~q ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[0]~feeder_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[0]~DUPLICATE_q ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[5]~feeder_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~0_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~feeder_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|r_ena1~q ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \u0|jtag_uart|r_val~0_combout ;
wire \u0|jtag_uart|r_val~q ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|r_ena~0_combout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ;
wire \u0|cpu|cpu|M_st_data[4]~feeder_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~3_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~4_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_valid~q ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~0_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~q ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~1_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~feeder_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~DUPLICATE_q ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write1~q ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write2~q ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|always2~1_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rst2~q ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_ena~0_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_ena~q ;
wire \u0|jtag_uart|wr_rfifo~combout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ;
wire \u0|jtag_uart|av_waitrequest~1_combout ;
wire \u0|jtag_uart|av_waitrequest~q ;
wire \u0|jtag_uart|fifo_rd~0_combout ;
wire \u0|jtag_uart|fifo_rd~1_combout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \u0|jtag_uart|t_dav~q ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|tck_t_dav~q ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~q ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~12_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~11_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~10_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~9_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~8_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~7_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~6_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~5_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid~q ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~0_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~0_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read~0_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read~q ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read1~feeder_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read1~q ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read2~q ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read_req~feeder_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read_req~q ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~q ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ;
wire \u0|jtag_uart|Add1~26 ;
wire \u0|jtag_uart|Add1~14 ;
wire \u0|jtag_uart|Add1~10 ;
wire \u0|jtag_uart|Add1~22 ;
wire \u0|jtag_uart|Add1~18 ;
wire \u0|jtag_uart|Add1~6 ;
wire \u0|jtag_uart|Add1~1_sumout ;
wire \u0|jtag_uart|fifo_rd~2_combout ;
wire \u0|jtag_uart|read_0~q ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[22]~10_combout ;
wire \u0|cpu|cpu|M_alu_result[22]~DUPLICATE_q ;
wire \u0|cpu|cpu|M_rot[6]~10_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~10_combout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[22]~12_combout ;
wire \u0|cpu|cpu|D_src1_reg[21]~3_combout ;
wire \u0|cpu|cpu|E_logic_result[21]~3_combout ;
wire \u0|cpu|cpu|D_src2[21]~32_combout ;
wire \u0|cpu|cpu|D_src2[21]~5_combout ;
wire \u0|cpu|cpu|E_src2[21]~SCLR_LUT_combout ;
wire \u0|cpu|cpu|E_src2[21]~_Duplicate_1_q ;
wire \u0|cpu|cpu|Add9~89_sumout ;
wire \u0|cpu|cpu|A_inst_result[21]~feeder_combout ;
wire \u0|cpu|cpu|M_rot[5]~11_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~11_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[21]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder_combout ;
wire \u0|cpu|cpu|M_st_data[21]~feeder_combout ;
wire \u0|cpu|cpu|D_src2_reg[21]~76_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~6_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~19_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~18_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~11_combout ;
wire \u0|jtag_uart|Add1~5_sumout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[21]~11_combout ;
wire \u0|cpu|cpu|Add12~13_sumout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[21]~13_combout ;
wire \u0|cpu|cpu|M_alu_result[13]~feeder_combout ;
wire \u0|cpu|cpu|D_src1_reg[13]~15_combout ;
wire \u0|cpu|cpu|Add9~50 ;
wire \u0|cpu|cpu|Add9~45_sumout ;
wire \u0|cpu|cpu|Add9~41_sumout ;
wire \u0|mm_interconnect_0|router|Equal2~1_combout ;
wire \u0|mm_interconnect_0|router|Equal5~0_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~1_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ;
wire \u0|jtag_uart|av_waitrequest~0_combout ;
wire \u0|jtag_uart|fifo_wr~0_combout ;
wire \u0|jtag_uart|fifo_wr~q ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE_q ;
wire \u0|jtag_uart|Add1~21_sumout ;
wire \u0|cpu|cpu|M_st_data[19]~feeder_combout ;
wire \u0|cpu|cpu|D_src2_reg[19]~80_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~15_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[19]~feeder_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[19]~15_combout ;
wire \u0|cpu|cpu|M_rot[3]~15_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~15_combout ;
wire \u0|cpu|cpu|A_inst_result[19]~feeder_combout ;
wire \u0|cpu|cpu|Add12~29_sumout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[19]~17_combout ;
wire \u0|cpu|cpu|D_src2_reg[20]~79_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~3_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~4_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~9_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~13_combout ;
wire \u0|jtag_uart|Add1~9_sumout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[18]~12_combout ;
wire \u0|cpu|cpu|Add12~17_sumout ;
wire \u0|cpu|cpu|M_rot[2]~12_combout ;
wire \u0|cpu|cpu|E_rot_mask[2]~2_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~12_combout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[18]~14_combout ;
wire \u0|cpu|cpu|D_src1_reg[18]~4_combout ;
wire \u0|cpu|cpu|E_rot_step1[21]~10_combout ;
wire \u0|cpu|cpu|M_rot[1]~13_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~13_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~13_combout ;
wire \u0|jtag_uart|Add1~13_sumout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[17]~13_combout ;
wire \u0|cpu|cpu|Add12~21_sumout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[17]~15_combout ;
wire \u0|cpu|cpu|D_src2[18]~37_combout ;
wire \u0|cpu|cpu|Add9~93_sumout ;
wire \u0|cpu|cpu|D_src2[18]~38_combout ;
wire \u0|cpu|cpu|D_src2[18]~6_combout ;
wire \u0|cpu|cpu|E_src2[18]~SCLR_LUT_combout ;
wire \u0|cpu|cpu|E_src2[18]~_Duplicate_1_q ;
wire \u0|cpu|cpu|E_logic_result[18]~8_combout ;
wire \u0|cpu|cpu|D_src2_reg[18]~31_combout ;
wire \u0|cpu|cpu|D_src2_reg[18]~77_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~12_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~14_combout ;
wire \u0|cpu|cpu|D_iw[20]~feeder_combout ;
wire \u0|cpu|cpu|E_src2[14]~feeder_combout ;
wire \u0|cpu|cpu|E_alu_result~15_combout ;
wire \u0|cpu|cpu|D_src1_reg[14]~14_combout ;
wire \u0|cpu|cpu|E_rot_step1[16]~5_combout ;
wire \u0|cpu|cpu|M_rot[0]~23_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~23_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[16]~23_combout ;
wire \u0|cpu|cpu|Add12~33_sumout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[16]~25_combout ;
wire \u0|cpu|cpu|Add1~17_sumout ;
wire \u0|cpu|cpu|E_alu_result~18_combout ;
wire \u0|cpu|cpu|D_src1_reg[15]~17_combout ;
wire \u0|cpu|cpu|E_rot_step1[15]~28_combout ;
wire \u0|cpu|cpu|M_rot[7]~24_combout ;
wire \u0|cpu|cpu|E_rot_pass1~0_combout ;
wire \u0|cpu|cpu|M_rot_pass1~q ;
wire \u0|cpu|cpu|A_shift_rot_result~24_combout ;
wire \u0|cpu|cpu|M_ld_align_byte1_fill~0_combout ;
wire \u0|cpu|cpu|A_ld_align_byte1_fill~q ;
wire \u0|cpu|cpu|A_slow_inst_result[11]~1_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[15]~feeder_combout ;
wire \u0|jtag_uart|rvalid~0_combout ;
wire \u0|jtag_uart|rvalid~q ;
wire \u0|sys_clk_timer|period_l_register[15]~1_combout ;
wire \u0|sys_clk_timer|Equal6~2_combout ;
wire \u0|sys_clk_timer|period_l_wr_strobe~combout ;
wire \u0|sys_clk_timer|period_l_register[14]~2_combout ;
wire \u0|sys_clk_timer|period_l_wr_strobe~2_combout ;
wire \u0|sys_clk_timer|force_reload~0_combout ;
wire \u0|sys_clk_timer|force_reload~q ;
wire \u0|sys_clk_timer|Equal0~1_combout ;
wire \u0|sys_clk_timer|period_l_register[6]~5_combout ;
wire \u0|sys_clk_timer|period_l_register[1]~7_combout ;
wire \u0|sys_clk_timer|Add0~117_sumout ;
wire \u0|sys_clk_timer|period_l_register[0]~8_combout ;
wire \u0|sys_clk_timer|internal_counter~8_combout ;
wire \u0|sys_clk_timer|period_h_register[6]~feeder_combout ;
wire \u0|sys_clk_timer|Equal6~1_combout ;
wire \u0|sys_clk_timer|period_h_wr_strobe~combout ;
wire \u0|sys_clk_timer|Equal0~0_combout ;
wire \u0|sys_clk_timer|Equal0~6_combout ;
wire \u0|sys_clk_timer|Equal6~0_combout ;
wire \u0|sys_clk_timer|control_wr_strobe~combout ;
wire \u0|sys_clk_timer|counter_is_running~0_combout ;
wire \u0|sys_clk_timer|counter_is_running~1_combout ;
wire \u0|sys_clk_timer|counter_is_running~q ;
wire \u0|sys_clk_timer|always0~1_combout ;
wire \u0|sys_clk_timer|Add0~118 ;
wire \u0|sys_clk_timer|Add0~113_sumout ;
wire \u0|sys_clk_timer|internal_counter~7_combout ;
wire \u0|sys_clk_timer|Add0~114 ;
wire \u0|sys_clk_timer|Add0~109_sumout ;
wire \u0|sys_clk_timer|period_l_register[2]~6_combout ;
wire \u0|sys_clk_timer|internal_counter~6_combout ;
wire \u0|sys_clk_timer|Add0~110 ;
wire \u0|sys_clk_timer|Add0~57_sumout ;
wire \u0|sys_clk_timer|period_l_register[3]~0_combout ;
wire \u0|sys_clk_timer|internal_counter~0_combout ;
wire \u0|sys_clk_timer|internal_counter[3]~DUPLICATE_q ;
wire \u0|sys_clk_timer|Add0~58 ;
wire \u0|sys_clk_timer|Add0~25_sumout ;
wire \u0|sys_clk_timer|Add0~26 ;
wire \u0|sys_clk_timer|Add0~121_sumout ;
wire \u0|sys_clk_timer|Add0~122 ;
wire \u0|sys_clk_timer|Add0~105_sumout ;
wire \u0|sys_clk_timer|internal_counter~5_combout ;
wire \u0|sys_clk_timer|Add0~106 ;
wire \u0|sys_clk_timer|Add0~125_sumout ;
wire \u0|sys_clk_timer|period_l_register[7]~feeder_combout ;
wire \u0|sys_clk_timer|Equal0~4_combout ;
wire \u0|sys_clk_timer|Add0~126 ;
wire \u0|sys_clk_timer|Add0~101_sumout ;
wire \u0|sys_clk_timer|period_l_register[8]~4_combout ;
wire \u0|sys_clk_timer|internal_counter~4_combout ;
wire \u0|sys_clk_timer|Equal0~3_combout ;
wire \u0|sys_clk_timer|Equal0~2_combout ;
wire \u0|sys_clk_timer|Equal0~5_combout ;
wire \u0|sys_clk_timer|always0~0_combout ;
wire \u0|sys_clk_timer|period_l_register[9]~3_combout ;
wire \u0|sys_clk_timer|Add0~102 ;
wire \u0|sys_clk_timer|Add0~97_sumout ;
wire \u0|sys_clk_timer|internal_counter~3_combout ;
wire \u0|sys_clk_timer|Add0~98 ;
wire \u0|sys_clk_timer|Add0~61_sumout ;
wire \u0|sys_clk_timer|period_l_register[10]~feeder_combout ;
wire \u0|sys_clk_timer|period_l_register[10]~DUPLICATE_q ;
wire \u0|sys_clk_timer|Add0~62 ;
wire \u0|sys_clk_timer|Add0~69_sumout ;
wire \u0|sys_clk_timer|Add0~70 ;
wire \u0|sys_clk_timer|Add0~17_sumout ;
wire \u0|sys_clk_timer|internal_counter[12]~DUPLICATE_q ;
wire \u0|sys_clk_timer|Add0~18 ;
wire \u0|sys_clk_timer|Add0~53_sumout ;
wire \u0|sys_clk_timer|Add0~54 ;
wire \u0|sys_clk_timer|Add0~93_sumout ;
wire \u0|sys_clk_timer|internal_counter~2_combout ;
wire \u0|sys_clk_timer|Add0~94 ;
wire \u0|sys_clk_timer|Add0~89_sumout ;
wire \u0|sys_clk_timer|internal_counter~1_combout ;
wire \u0|sys_clk_timer|Add0~90 ;
wire \u0|sys_clk_timer|Add0~81_sumout ;
wire \u0|sys_clk_timer|Add0~82 ;
wire \u0|sys_clk_timer|Add0~77_sumout ;
wire \u0|sys_clk_timer|period_h_register[1]~feeder_combout ;
wire \u0|sys_clk_timer|Add0~78 ;
wire \u0|sys_clk_timer|Add0~5_sumout ;
wire \u0|sys_clk_timer|period_h_register[2]~feeder_combout ;
wire \u0|sys_clk_timer|Add0~6 ;
wire \u0|sys_clk_timer|Add0~1_sumout ;
wire \u0|sys_clk_timer|period_h_register[3]~feeder_combout ;
wire \u0|sys_clk_timer|Add0~2 ;
wire \u0|sys_clk_timer|Add0~29_sumout ;
wire \u0|sys_clk_timer|period_h_register[4]~feeder_combout ;
wire \u0|sys_clk_timer|Add0~30 ;
wire \u0|sys_clk_timer|Add0~21_sumout ;
wire \u0|sys_clk_timer|period_h_register[5]~feeder_combout ;
wire \u0|sys_clk_timer|period_h_register[5]~DUPLICATE_q ;
wire \u0|sys_clk_timer|Add0~22 ;
wire \u0|sys_clk_timer|Add0~9_sumout ;
wire \u0|sys_clk_timer|internal_counter[22]~DUPLICATE_q ;
wire \u0|sys_clk_timer|Add0~10 ;
wire \u0|sys_clk_timer|Add0~49_sumout ;
wire \u0|sys_clk_timer|period_h_register[7]~feeder_combout ;
wire \u0|sys_clk_timer|Add0~50 ;
wire \u0|sys_clk_timer|Add0~45_sumout ;
wire \u0|sys_clk_timer|period_h_register[8]~feeder_combout ;
wire \u0|sys_clk_timer|Add0~46 ;
wire \u0|sys_clk_timer|Add0~41_sumout ;
wire \u0|sys_clk_timer|period_h_register[9]~feeder_combout ;
wire \u0|sys_clk_timer|Add0~42 ;
wire \u0|sys_clk_timer|Add0~37_sumout ;
wire \u0|sys_clk_timer|period_h_register[10]~feeder_combout ;
wire \u0|sys_clk_timer|period_h_register[10]~DUPLICATE_q ;
wire \u0|sys_clk_timer|Add0~38 ;
wire \u0|sys_clk_timer|Add0~33_sumout ;
wire \u0|sys_clk_timer|Add0~34 ;
wire \u0|sys_clk_timer|Add0~65_sumout ;
wire \u0|sys_clk_timer|period_h_register[12]~feeder_combout ;
wire \u0|sys_clk_timer|period_h_register[12]~DUPLICATE_q ;
wire \u0|sys_clk_timer|Add0~66 ;
wire \u0|sys_clk_timer|Add0~73_sumout ;
wire \u0|sys_clk_timer|Add0~74 ;
wire \u0|sys_clk_timer|Add0~13_sumout ;
wire \u0|sys_clk_timer|Add0~14 ;
wire \u0|sys_clk_timer|Add0~85_sumout ;
wire \u0|sys_clk_timer|period_h_register[15]~feeder_combout ;
wire \u0|sys_clk_timer|period_h_register[15]~DUPLICATE_q ;
wire \u0|sys_clk_timer|snap_strobe~0_combout ;
wire \u0|sys_clk_timer|counter_snapshot[15]~8_combout ;
wire \u0|sys_clk_timer|read_mux_out[15]~9_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~28_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~29_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[15]~24_combout ;
wire \u0|cpu|cpu|Add7~53_sumout ;
wire \u0|cpu|cpu|A_inst_result[15]~feeder_combout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[15]~26_combout ;
wire \u0|cpu|cpu|D_src1_reg[11]~13_combout ;
wire \u0|cpu|cpu|Add7~37_sumout ;
wire \u0|cpu|cpu|M_target_pcb[11]~feeder_combout ;
wire \u0|cpu|cpu|A_pipe_flush_waddr_nxt~10_combout ;
wire \u0|cpu|cpu|F_pc_nxt[9]~2_combout ;
wire \u0|cpu|cpu|F_pc_nxt[9]~3_combout ;
wire \u0|cpu|cpu|A_mem_baddr[11]~DUPLICATE_q ;
wire \u0|jtag_uart|woverflow~0_combout ;
wire \u0|jtag_uart|woverflow~q ;
wire \u0|sys_clk_timer|counter_snapshot[14]~7_combout ;
wire \u0|sys_clk_timer|read_mux_out[14]~17_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[14]~21_combout ;
wire \u0|cpu|cpu|M_rot[6]~21_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~21_combout ;
wire \u0|cpu|cpu|A_inst_result[14]~feeder_combout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[14]~23_combout ;
wire \u0|cpu|cpu|W_wr_data[22]~feeder_combout ;
wire \u0|cpu|cpu|D_src2_reg[22]~29_combout ;
wire \u0|cpu|cpu|E_logic_result[22]~2_combout ;
wire \u0|cpu|cpu|D_src2[22]~29_combout ;
wire \u0|cpu|cpu|D_src2[22]~30_combout ;
wire \u0|cpu|cpu|D_src2[22]~4_combout ;
wire \u0|cpu|cpu|E_src2[22]~SCLR_LUT_combout ;
wire \u0|cpu|cpu|E_src2[22]~_Duplicate_1_q ;
wire \u0|cpu|cpu|Add9~85_sumout ;
wire \u0|cpu|cpu|D_src2_reg[22]~75_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~10_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[24]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[26]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[27]~feeder_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27]~feeder_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~27_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~30_combout ;
wire \u0|cpu|cpu|rf_a_rd_port_addr[3]~3_combout ;
wire \u0|cpu|cpu|E_alu_result~3_combout ;
wire \u0|cpu|cpu|Add3~5_sumout ;
wire \u0|cpu|cpu|Add0~2 ;
wire \u0|cpu|cpu|Add0~5_sumout ;
wire \u0|cpu|cpu|E_extra_pc[1]~feeder_combout ;
wire \u0|cpu|cpu|D_src1_reg[3]~30_combout ;
wire \u0|cpu|cpu|Add9~58 ;
wire \u0|cpu|cpu|Add9~54 ;
wire \u0|cpu|cpu|Add9~1_sumout ;
wire \u0|cpu|cpu|A_mem_baddr[4]~feeder_combout ;
wire \u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ;
wire \u0|cpu|cpu|ic_fill_ap_offset_nxt[2]~1_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~34_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[27]~29_combout ;
wire \u0|cpu|cpu|M_rot[3]~29_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~29_combout ;
wire \u0|cpu|cpu|Add12~53_sumout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[27]~31_combout ;
wire \u0|cpu|cpu|D_src2_reg[27]~92_combout ;
wire \u0|cpu|cpu|E_st_data[27]~6_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~16_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~17_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~14_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~32_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[13]~feeder_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13]~feeder_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout ;
wire \u0|sys_clk_timer|read_mux_out[13]~13_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[13]~22_combout ;
wire \u0|cpu|cpu|A_inst_result[13]~feeder_combout ;
wire \u0|cpu|cpu|M_alu_result[13]~DUPLICATE_q ;
wire \u0|cpu|cpu|M_rot[5]~22_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~22_combout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[13]~24_combout ;
wire \u0|cpu|cpu|D_src2_reg[14]~45_combout ;
wire \u0|cpu|cpu|D_src2_reg[14]~46_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~25_combout ;
wire \u0|cpu|cpu|rf_a_rd_port_addr[2]~2_combout ;
wire \u0|cpu|cpu|D_src1_reg[12]~12_combout ;
wire \u0|cpu|cpu|Add9~9_sumout ;
wire \u0|cpu|cpu|E_alu_result~13_combout ;
wire \u0|cpu|cpu|D_src2_reg[12]~41_combout ;
wire \u0|cpu|cpu|D_src2_reg[12]~42_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~23_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~54_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~9_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~10_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[11]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[11]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~24_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~21_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~13_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~14_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[15]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~45_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~55_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.010~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[14]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~52_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~53_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~12_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~50_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[11]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~51_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[12]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[9]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~48_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~49_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~15_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[7]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~46_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~47_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~12_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Equal0~1_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~10_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~33_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[6]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~43_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~44_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[7]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~8_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~10_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~4_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~5_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.000~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.000~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~6_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~7_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[0]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~8_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~11_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~12_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[3]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~19_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[4]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~28_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[2]~feeder_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~3_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ;
wire \u0|cpu|cpu|D_iw[17]~feeder_combout ;
wire \u0|cpu|cpu|E_src2[11]~feeder_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~19_combout ;
wire \u0|sys_clk_timer|read_mux_out[12]~25_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[12]~19_combout ;
wire \u0|cpu|cpu|M_rot[4]~19_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~19_combout ;
wire \u0|cpu|cpu|A_inst_result[12]~feeder_combout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[12]~21_combout ;
wire \u0|cpu|cpu|D_src2[16]~27_combout ;
wire \u0|cpu|cpu|D_src2[16]~28_combout ;
wire \u0|cpu|cpu|D_src2_reg[16]~49_combout ;
wire \u0|cpu|cpu|D_src2[16]~10_combout ;
wire \u0|cpu|cpu|E_src2[16]~SCLR_LUT_combout ;
wire \u0|cpu|cpu|E_src2[16]~_Duplicate_1_q ;
wire \u0|cpu|cpu|E_logic_result[16]~12_combout ;
wire \u0|cpu|cpu|E_alu_result[16]~17_combout ;
wire \u0|cpu|cpu|D_src2_reg[16]~72_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~1_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal0~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~2_combout ;
wire \u0|cpu|cpu|Add1~9_sumout ;
wire \u0|cpu|cpu|E_alu_result~16_combout ;
wire \u0|cpu|cpu|D_src2_reg[13]~47_combout ;
wire \u0|cpu|cpu|D_src2_reg[13]~48_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~22_combout ;
wire \u0|cpu|cpu|rf_a_rd_port_addr[1]~1_combout ;
wire \u0|cpu|cpu|D_src1_reg[22]~2_combout ;
wire \u0|cpu|cpu|E_rot_step1[23]~26_combout ;
wire \u0|cpu|cpu|M_rot[3]~20_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~20_combout ;
wire \u0|cpu|cpu|A_inst_result[11]~feeder_combout ;
wire \u0|sys_clk_timer|internal_counter[11]~DUPLICATE_q ;
wire \u0|sys_clk_timer|read_mux_out[11]~21_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[11]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[11]~20_combout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[11]~22_combout ;
wire \u0|cpu|cpu|D_src2[25]~16_combout ;
wire \u0|cpu|cpu|E_src2[25]~SCLR_LUT_combout ;
wire \u0|cpu|cpu|E_src2[25]~_Duplicate_1_q ;
wire \u0|cpu|cpu|Equal316~10_combout ;
wire \u0|cpu|cpu|Equal316~14_combout ;
wire \u0|cpu|cpu|Equal316~11_combout ;
wire \u0|cpu|cpu|Equal316~13_combout ;
wire \u0|cpu|cpu|Equal316~12_combout ;
wire \u0|cpu|cpu|Equal316~15_combout ;
wire \u0|cpu|cpu|Equal316~3_combout ;
wire \u0|cpu|cpu|Equal316~8_combout ;
wire \u0|cpu|cpu|Equal316~7_combout ;
wire \u0|cpu|cpu|Equal316~5_combout ;
wire \u0|cpu|cpu|Equal316~4_combout ;
wire \u0|cpu|cpu|Equal316~6_combout ;
wire \u0|cpu|cpu|Equal316~9_combout ;
wire \u0|cpu|cpu|E_br_result~1_combout ;
wire \u0|cpu|cpu|E_logic_result[0]~6_combout ;
wire \u0|cpu|cpu|E_alu_result[0]~1_combout ;
wire \u0|cpu|cpu|D_src1_reg[0]~19_combout ;
wire \u0|cpu|cpu|Add9~66 ;
wire \u0|cpu|cpu|Add9~69_sumout ;
wire \u0|cpu|cpu|M_ld_align_sh16~0_combout ;
wire \u0|cpu|cpu|A_ld_align_sh16~q ;
wire \u0|cpu|cpu|A_slow_inst_result[11]~0_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[9]~18_combout ;
wire \u0|cpu|cpu|M_rot[1]~18_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~18_combout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[9]~20_combout ;
wire \u0|cpu|cpu|D_src1_reg[9]~11_combout ;
wire \u0|cpu|cpu|Add9~21_sumout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~34 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~17_sumout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~42_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|resetlatch~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|resetlatch~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~41_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~37_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~36_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[31]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~40_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~39_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~30 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~33_sumout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout ;
wire \u0|jtag_uart|Add1~17_sumout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[20]~14_combout ;
wire \u0|cpu|cpu|Add12~25_sumout ;
wire \u0|cpu|cpu|M_rot[4]~14_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~14_combout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[20]~16_combout ;
wire \u0|cpu|cpu|D_src2_reg[20]~33_combout ;
wire \u0|cpu|cpu|D_src2[20]~33_combout ;
wire \u0|cpu|cpu|E_logic_result[20]~10_combout ;
wire \u0|cpu|cpu|D_src2[20]~34_combout ;
wire \u0|cpu|cpu|D_src2[20]~8_combout ;
wire \u0|cpu|cpu|E_src2[20]~SCLR_LUT_combout ;
wire \u0|cpu|cpu|E_src2[20]~_Duplicate_1_q ;
wire \u0|cpu|cpu|Add9~101_sumout ;
wire \u0|cpu|cpu|D_src1_reg[20]~6_combout ;
wire \u0|cpu|cpu|E_rot_step1[20]~2_combout ;
wire \u0|cpu|cpu|M_rot[0]~8_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~8_combout ;
wire \u0|cpu|cpu|A_inst_result[24]~feeder_combout ;
wire \u0|cpu|cpu|Add12~1_sumout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[24]~8_combout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[24]~10_combout ;
wire \u0|cpu|cpu|D_src1_reg[24]~0_combout ;
wire \u0|cpu|cpu|Add9~77_sumout ;
wire \u0|cpu|cpu|D_src2_reg[24]~25_combout ;
wire \u0|cpu|cpu|D_src2_reg[24]~73_combout ;
wire \u0|cpu|cpu|E_st_data[24]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~8_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~16_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate~0_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate~q ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate1~q ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate2~q ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|always2~0_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_pause~0_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_pause~q ;
wire \u0|jtag_uart|pause_irq~0_combout ;
wire \u0|jtag_uart|pause_irq~q ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ;
wire \u0|jtag_uart|Add0~22 ;
wire \u0|jtag_uart|Add0~26 ;
wire \u0|jtag_uart|Add0~18 ;
wire \u0|jtag_uart|Add0~2 ;
wire \u0|jtag_uart|Add0~6 ;
wire \u0|jtag_uart|Add0~10 ;
wire \u0|jtag_uart|Add0~13_sumout ;
wire \u0|jtag_uart|Add0~1_sumout ;
wire \u0|jtag_uart|Add0~5_sumout ;
wire \u0|jtag_uart|Add0~9_sumout ;
wire \u0|jtag_uart|Add0~25_sumout ;
wire \u0|jtag_uart|Add0~17_sumout ;
wire \u0|jtag_uart|Add0~21_sumout ;
wire \u0|jtag_uart|LessThan1~0_combout ;
wire \u0|jtag_uart|LessThan1~1_combout ;
wire \u0|jtag_uart|fifo_AF~q ;
wire \u0|jtag_uart|ien_AE~0_combout ;
wire \u0|jtag_uart|ien_AF~q ;
wire \u0|jtag_uart|av_readdata[8]~0_combout ;
wire \u0|sys_clk_timer|counter_snapshot[8]~5_combout ;
wire \u0|sys_clk_timer|read_mux_out[8]~37_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[8]~16_combout ;
wire \u0|cpu|cpu|M_rot[0]~16_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~16_combout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[8]~18_combout ;
wire \u0|cpu|cpu|D_src2[17]~39_combout ;
wire \u0|cpu|cpu|Add9~97_sumout ;
wire \u0|cpu|cpu|D_src2[17]~40_combout ;
wire \u0|cpu|cpu|D_src2[17]~7_combout ;
wire \u0|cpu|cpu|E_src2[17]~SCLR_LUT_combout ;
wire \u0|cpu|cpu|E_src2[17]~_Duplicate_1_q ;
wire \u0|cpu|cpu|E_logic_result[17]~9_combout ;
wire \u0|cpu|cpu|M_alu_result[17]~feeder_combout ;
wire \u0|cpu|cpu|D_src1_reg[17]~5_combout ;
wire \u0|cpu|cpu|E_rot_step1[19]~29_combout ;
wire \u0|cpu|cpu|M_rot[7]~7_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~7_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[7]~feeder_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout ;
wire \u0|mm_interconnect_0|router|Equal3~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1_combout ;
wire \u0|led_pio|always0~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|sys_clk_timer|read_mux_out[7]~41_combout ;
wire \u0|led_pio|always0~1_combout ;
wire \u0|led_pio|always0~2_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[7]~10_combout ;
wire \u0|cpu|cpu|M_mem_baddr[0]~feeder_combout ;
wire \u0|cpu|cpu|M_ld_align_sh8~combout ;
wire \u0|cpu|cpu|A_ld_align_sh8~q ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[7]~7_combout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[7]~9_combout ;
wire \u0|cpu|cpu|D_src2[4]~43_combout ;
wire \u0|cpu|cpu|D_src2[4]~45_combout ;
wire \u0|cpu|cpu|E_rot_pass0~0_combout ;
wire \u0|cpu|cpu|M_rot_pass0~q ;
wire \u0|cpu|cpu|M_rot[5]~5_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~5_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout ;
wire \u0|sys_clk_timer|read_mux_out[5]~49_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[5]~6_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[5]~feeder_combout ;
wire \u0|led_pio|data_out[5]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[5]~7_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~5_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[5]~5_combout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[5]~7_combout ;
wire \u0|cpu|cpu|D_src2_reg[15]~50_combout ;
wire \u0|cpu|cpu|D_src2_reg[15]~51_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~24_combout ;
wire \u0|cpu|cpu|Add0~6 ;
wire \u0|cpu|cpu|Add0~9_sumout ;
wire \u0|cpu|cpu|E_extra_pc[2]~feeder_combout ;
wire \u0|cpu|cpu|E_alu_result~4_combout ;
wire \u0|cpu|cpu|Add7~5_sumout ;
wire \u0|cpu|cpu|E_iw[6]~feeder_combout ;
wire \u0|cpu|cpu|E_iw[7]~DUPLICATE_q ;
wire \u0|cpu|cpu|Equal327~0_combout ;
wire \u0|cpu|cpu|latched_oci_tb_hbreak_req_next~0_combout ;
wire \u0|cpu|cpu|latched_oci_tb_hbreak_req~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|break_on_reset~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|break_on_reset~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|jtag_break~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|jtag_break~q ;
wire \u0|cpu|cpu|hbreak_req~1_combout ;
wire \u0|cpu|cpu|A_exc_norm_intr_pri5_nxt~0_combout ;
wire \u0|cpu|cpu|A_exc_norm_intr_pri5~q ;
wire \u0|cpu|cpu|A_exc_trap_inst_pri15_nxt~0_combout ;
wire \u0|cpu|cpu|A_exc_trap_inst_pri15~q ;
wire \u0|cpu|cpu|A_exc_highest_pri_cause_code[1]~1_combout ;
wire \u0|cpu|cpu|W_exception_reg_cause[2]~0_combout ;
wire \u0|cpu|cpu|A_exc_any_active~combout ;
wire \u0|cpu|cpu|A_exc_active_no_break~combout ;
wire \u0|cpu|cpu|E_control_reg_rddata_muxed[4]~4_combout ;
wire \u0|cpu|cpu|M_inst_result[4]~4_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~4_combout ;
wire \u0|led_pio|data_out[4]~feeder_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout ;
wire \u0|sys_clk_timer|counter_snapshot[4]~feeder_combout ;
wire \u0|sys_clk_timer|read_mux_out[4]~53_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[4]~5_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[4]~4_combout ;
wire \u0|cpu|cpu|M_rot[4]~4_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~4_combout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[4]~6_combout ;
wire \u0|cpu|cpu|M_alu_result[1]~feeder_combout ;
wire \u0|cpu|cpu|D_src2_reg[1]~11_combout ;
wire \u0|cpu|cpu|D_src2[1]~41_combout ;
wire \u0|cpu|cpu|D_src2[1]~57_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~3_combout ;
wire \u0|led_pio|data_out[3]~feeder_combout ;
wire \u0|sys_clk_timer|counter_snapshot[3]~3_combout ;
wire \u0|sys_clk_timer|Equal6~3_combout ;
wire \u0|sys_clk_timer|read_mux_out[3]~7_combout ;
wire \u0|sys_clk_timer|Equal6~4_combout ;
wire \u0|sys_clk_timer|read_mux_out[3]~8_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[3]~4_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[3]~3_combout ;
wire \u0|cpu|cpu|M_alu_result[3]~DUPLICATE_q ;
wire \u0|cpu|cpu|Add7~1_sumout ;
wire \u0|cpu|cpu|E_control_reg_rddata_muxed[3]~3_combout ;
wire \u0|cpu|cpu|M_inst_result[3]~3_combout ;
wire \u0|cpu|cpu|M_rot[3]~3_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~3_combout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[3]~5_combout ;
wire \u0|cpu|cpu|D_src2_reg[5]~19_combout ;
wire \u0|cpu|cpu|D_src2_reg[5]~20_combout ;
wire \u0|cpu|cpu|Add9~2 ;
wire \u0|cpu|cpu|Add9~6 ;
wire \u0|cpu|cpu|Add9~34 ;
wire \u0|cpu|cpu|Add9~29_sumout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout ;
wire \u0|cpu|cpu|rf_a_rd_port_addr[0]~0_combout ;
wire \u0|cpu|cpu|D_src1_reg[2]~24_combout ;
wire \u0|cpu|cpu|E_alu_result~2_combout ;
wire \u0|cpu|cpu|E_extra_pc[0]~feeder_combout ;
wire \u0|cpu|cpu|M_alu_result[2]~feeder_combout ;
wire \u0|cpu|cpu|D_src2_reg[2]~13_combout ;
wire \u0|cpu|cpu|D_src2[2]~44_combout ;
wire \u0|cpu|cpu|D_src2[2]~53_combout ;
wire \u0|cpu|cpu|E_rot_mask[7]~7_combout ;
wire \u0|cpu|cpu|M_rot[7]~30_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~30_combout ;
wire \u0|cpu|cpu|Add11~62 ;
wire \u0|cpu|cpu|Add11~57_sumout ;
wire \u0|cpu|cpu|Add12~62 ;
wire \u0|cpu|cpu|Add12~57_sumout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[31]~30_combout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[31]~32_combout ;
wire \u0|cpu|cpu|D_src1_reg[31]~26_combout ;
wire \u0|cpu|cpu|D_ctrl_shift_right_arith~2_combout ;
wire \u0|cpu|cpu|E_ctrl_shift_right_arith~q ;
wire \u0|cpu|cpu|E_rot_fill_bit~0_combout ;
wire \u0|cpu|cpu|M_rot_fill_bit~q ;
wire \u0|cpu|cpu|M_rot[6]~6_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~6_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout ;
wire \u0|sys_clk_timer|counter_snapshot[22]~feeder_combout ;
wire \u0|sys_clk_timer|counter_snapshot[6]~4_combout ;
wire \u0|sys_clk_timer|read_mux_out[6]~45_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[6]~8_combout ;
wire \u0|led_pio|data_out[6]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[6]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[6]~9_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[6]~6_combout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[6]~8_combout ;
wire \u0|cpu|cpu|D_src1_reg[6]~29_combout ;
wire \u0|cpu|cpu|E_alu_result~6_combout ;
wire \u0|cpu|cpu|D_src2_reg[6]~21_combout ;
wire \u0|cpu|cpu|D_src2_reg[6]~22_combout ;
wire \u0|cpu|cpu|Add9~33_sumout ;
wire \u0|cpu|cpu|A_mem_baddr[6]~DUPLICATE_q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[27]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~30_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~35_combout ;
wire \u0|cpu|cpu|M_ctrl_ld_signed~q ;
wire \u0|cpu|cpu|A_ctrl_ld_signed~q ;
wire \u0|cpu|cpu|A_ctrl_ld16~q ;
wire \u0|cpu|cpu|A_slow_ld_data_sign_bit~0_combout ;
wire \u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[26]~25_combout ;
wire \u0|cpu|cpu|M_rot[2]~25_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~25_combout ;
wire \u0|cpu|cpu|Add12~37_sumout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[26]~27_combout ;
wire \u0|cpu|cpu|D_src2_reg[26]~53_combout ;
wire \u0|cpu|cpu|D_src2_reg[26]~81_combout ;
wire \u0|cpu|cpu|E_st_data[26]~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~25_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~30_combout ;
wire \u0|sys_clk_timer|read_mux_out[2]~6_combout ;
wire \u0|sys_clk_timer|counter_snapshot[2]~2_combout ;
wire \u0|sys_clk_timer|read_mux_out[2]~5_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[2]~2_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_go~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_go~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~1_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[2]~3_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[10]~feeder_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10]~feeder_combout ;
wire \u0|jtag_uart|ac~0_combout ;
wire \u0|jtag_uart|ac~q ;
wire \u0|sys_clk_timer|counter_snapshot[10]~feeder_combout ;
wire \u0|sys_clk_timer|internal_counter[26]~DUPLICATE_q ;
wire \u0|sys_clk_timer|counter_snapshot[26]~feeder_combout ;
wire \u0|sys_clk_timer|read_mux_out[10]~33_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[2]~2_combout ;
wire \u0|cpu|cpu|M_pc_plus_one[0]~0_combout ;
wire \u0|cpu|cpu|M_pc_plus_one[0]~DUPLICATE_q ;
wire \u0|cpu|cpu|D_ctrl_illegal~0_combout ;
wire \u0|cpu|cpu|D_ctrl_illegal~1_combout ;
wire \u0|cpu|cpu|E_ctrl_illegal~q ;
wire \u0|cpu|cpu|M_exc_illegal_inst_pri15~q ;
wire \u0|cpu|cpu|A_exc_illegal_inst_pri15_nxt~0_combout ;
wire \u0|cpu|cpu|A_exc_illegal_inst_pri15~q ;
wire \u0|cpu|cpu|A_exc_highest_pri_cause_code[0]~0_combout ;
wire \u0|cpu|cpu|E_control_reg_rddata_muxed[2]~2_combout ;
wire \u0|cpu|cpu|M_inst_result[2]~2_combout ;
wire \u0|cpu|cpu|M_rot[2]~2_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~2_combout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[2]~4_combout ;
wire \u0|cpu|cpu|D_src2_reg[31]~68_combout ;
wire \u0|cpu|cpu|D_src2[31]~24_combout ;
wire \u0|cpu|cpu|E_src2[31]~_Duplicate_1_q ;
wire \u0|cpu|cpu|Add9~74 ;
wire \u0|cpu|cpu|Add9~61_sumout ;
wire \u0|cpu|cpu|E_br_mispredict~0_combout ;
wire \u0|cpu|cpu|E_br_mispredict~combout ;
wire \u0|cpu|cpu|M_br_mispredict~DUPLICATE_q ;
wire \u0|cpu|cpu|M_br_mispredict~_wirecell_combout ;
wire \u0|cpu|cpu|E_br_result~2_combout ;
wire \u0|cpu|cpu|M_br_cond_taken_history[0]~0_combout ;
wire \u0|cpu|cpu|E_bht_ptr[0]~feeder_combout ;
wire \u0|cpu|cpu|M_bht_ptr_unfiltered[0]~feeder_combout ;
wire \u0|cpu|cpu|D_bht_ptr[1]~feeder_combout ;
wire \u0|cpu|cpu|E_bht_ptr[1]~feeder_combout ;
wire \u0|cpu|cpu|E_bht_ptr[2]~feeder_combout ;
wire \u0|cpu|cpu|M_bht_ptr_unfiltered[2]~feeder_combout ;
wire \u0|cpu|cpu|M_br_cond_taken_history[3]~feeder_combout ;
wire \u0|cpu|cpu|E_bht_ptr[3]~feeder_combout ;
wire \u0|cpu|cpu|M_br_cond_taken_history[4]~feeder_combout ;
wire \u0|cpu|cpu|D_bht_ptr[4]~feeder_combout ;
wire \u0|cpu|cpu|E_bht_ptr[4]~feeder_combout ;
wire \u0|cpu|cpu|M_bht_ptr_unfiltered[4]~feeder_combout ;
wire \u0|cpu|cpu|M_br_cond_taken_history[5]~feeder_combout ;
wire \u0|cpu|cpu|D_bht_ptr[5]~feeder_combout ;
wire \u0|cpu|cpu|E_bht_ptr[5]~feeder_combout ;
wire \u0|cpu|cpu|M_bht_ptr_unfiltered[5]~feeder_combout ;
wire \u0|cpu|cpu|M_br_cond_taken_history[6]~feeder_combout ;
wire \u0|cpu|cpu|E_bht_ptr[7]~feeder_combout ;
wire \u0|cpu|cpu|M_br_mispredict~q ;
wire \u0|cpu|cpu|M_bht_wr_data_unfiltered[1]~0_combout ;
wire \u0|cpu|cpu|D_br_pred_not_taken~combout ;
wire \u0|cpu|cpu|E_alu_result~10_combout ;
wire \u0|cpu|cpu|D_src2_reg[8]~35_combout ;
wire \u0|cpu|cpu|D_src2_reg[8]~36_combout ;
wire \u0|cpu|cpu|A_st_data[8]~feeder_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~20_combout ;
wire \u0|jtag_uart|LessThan0~0_combout ;
wire \u0|jtag_uart|LessThan0~1_combout ;
wire \u0|jtag_uart|fifo_AE~q ;
wire \u0|jtag_uart|ien_AE~feeder_combout ;
wire \u0|jtag_uart|ien_AE~q ;
wire \u0|sys_clk_timer|counter_snapshot[9]~6_combout ;
wire \u0|sys_clk_timer|counter_snapshot[25]~feeder_combout ;
wire \u0|sys_clk_timer|read_mux_out[9]~29_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~1_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout ;
wire \u0|sys_clk_timer|counter_snapshot[1]~1_combout ;
wire \u0|sys_clk_timer|read_mux_out[1]~3_combout ;
wire \u0|sys_clk_timer|read_mux_out[1]~4_combout ;
wire \u0|led_pio|data_out[1]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[1]~1_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[1]~1_combout ;
wire \u0|cpu|cpu|M_control_reg_rddata[0]~0_combout ;
wire \u0|cpu|cpu|E_control_reg_rddata[16]~0_combout ;
wire \u0|cpu|cpu|Equal324~0_combout ;
wire \u0|cpu|cpu|E_iw[10]~DUPLICATE_q ;
wire \u0|cpu|cpu|E_op_wrctl~combout ;
wire \u0|cpu|cpu|M_ctrl_wrctl_inst~q ;
wire \u0|cpu|cpu|A_ctrl_wrctl_inst~q ;
wire \u0|cpu|cpu|A_wrctl_status~0_combout ;
wire \u0|cpu|cpu|M_iw[6]~feeder_combout ;
wire \u0|cpu|cpu|W_ienable_reg_irq1_nxt~0_combout ;
wire \u0|cpu|cpu|W_ienable_reg_irq1~q ;
wire \u0|sys_clk_timer|delayed_unxcounter_is_zeroxx0~q ;
wire \u0|sys_clk_timer|read_mux_out~0_combout ;
wire \u0|sys_clk_timer|timeout_occurred~0_combout ;
wire \u0|sys_clk_timer|timeout_occurred~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout ;
wire \u0|cpu|cpu|W_ipending_reg_irq1_nxt~combout ;
wire \u0|cpu|cpu|W_ipending_reg_irq1~q ;
wire \u0|cpu|cpu|D_control_reg_rddata_muxed[1]~2_combout ;
wire \u0|cpu|cpu|E_control_reg_rddata_muxed[1]~1_combout ;
wire \u0|cpu|cpu|M_inst_result[1]~1_combout ;
wire \u0|cpu|cpu|M_rot[1]~1_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~1_combout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[1]~3_combout ;
wire \u0|cpu|cpu|D_src2_reg[11]~43_combout ;
wire \u0|cpu|cpu|D_src2_reg[11]~44_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~20_combout ;
wire \u0|cpu|cpu|rf_b_rd_port_addr[4]~4_combout ;
wire \u0|cpu|cpu|D_src2[0]~11_combout ;
wire \u0|cpu|cpu|D_src2_reg[0]~9_combout ;
wire \u0|cpu|cpu|D_src2[0]~12_combout ;
wire \u0|cpu|cpu|M_rot[2]~17_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~17_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[10]~17_combout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[10]~19_combout ;
wire \u0|cpu|cpu|D_src1_reg[10]~10_combout ;
wire \u0|cpu|cpu|E_src1[10]~DUPLICATE_q ;
wire \u0|cpu|cpu|Add9~17_sumout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~1_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~q ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ;
wire \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][94]~q ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~3_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]~q ;
wire \u0|mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0_combout ;
wire \u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]~0_combout ;
wire \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~0_combout ;
wire \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~DUPLICATE_q ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout ;
wire \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~1_combout ;
wire \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout ;
wire \u0|cpu|cpu|ic_fill_active_nxt~0_combout ;
wire \u0|cpu|cpu|ic_fill_active_nxt~1_combout ;
wire \u0|cpu|cpu|ic_fill_active~q ;
wire \u0|cpu|cpu|ic_fill_ap_cnt_nxt[0]~3_combout ;
wire \u0|cpu|cpu|ic_fill_ap_cnt_nxt[1]~2_combout ;
wire \u0|cpu|cpu|ic_fill_ap_cnt_nxt[2]~1_combout ;
wire \u0|cpu|cpu|ic_fill_ap_cnt_nxt[3]~0_combout ;
wire \u0|cpu|cpu|i_read_nxt~0_combout ;
wire \u0|cpu|cpu|i_read_nxt~1_combout ;
wire \u0|cpu|cpu|i_read_nxt~2_combout ;
wire \u0|cpu|cpu|i_read~q ;
wire \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ;
wire \u0|mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]~q ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q ;
wire \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ;
wire \u0|cpu|cpu|A_regnum_b_cmp_F~0_combout ;
wire \u0|cpu|cpu|A_regnum_b_cmp_F~1_combout ;
wire \u0|cpu|cpu|A_regnum_b_cmp_F~combout ;
wire \u0|cpu|cpu|W_regnum_b_cmp_D~q ;
wire \u0|cpu|cpu|D_src2_reg[20]~0_combout ;
wire \u0|cpu|cpu|D_src2_reg[20]~3_combout ;
wire \u0|cpu|cpu|D_src2_reg[10]~37_combout ;
wire \u0|cpu|cpu|D_src2_reg[10]~38_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~17_combout ;
wire \u0|cpu|cpu|D_dst_regnum[4]~1_combout ;
wire \u0|cpu|cpu|A_dst_regnum~4_combout ;
wire \u0|cpu|cpu|D_src2_reg[9]~39_combout ;
wire \u0|cpu|cpu|D_src2_reg[9]~40_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~18_combout ;
wire \u0|cpu|cpu|D_dst_regnum[1]~0_combout ;
wire \u0|cpu|cpu|A_dst_regnum~1_combout ;
wire \u0|cpu|cpu|D_src1_reg[1]~18_combout ;
wire \u0|cpu|cpu|E_logic_result[1]~7_combout ;
wire \u0|cpu|cpu|D_src2_reg[1]~12_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_error~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_error~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~13_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~11_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~35_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~34_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[26]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~29_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~31_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~13_sumout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE_q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~16_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~9_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~32_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[21]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~23_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[20]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~16_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~18_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[20]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[17]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~25_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~26_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~18 ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~1_sumout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_reset_req~combout ;
wire \u0|cpu|cpu|Add0~10 ;
wire \u0|cpu|cpu|Add0~13_sumout ;
wire \u0|cpu|cpu|E_extra_pc[3]~feeder_combout ;
wire \u0|cpu|cpu|E_alu_result~5_combout ;
wire \u0|cpu|cpu|M_alu_result[5]~feeder_combout ;
wire \u0|cpu|cpu|D_src1_reg[5]~28_combout ;
wire \u0|cpu|cpu|Add9~5_sumout ;
wire \u0|sys_clk_timer|period_l_wr_strobe~1_combout ;
wire \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|sys_clk_timer|period_l_wr_strobe~0_combout ;
wire \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~0_combout ;
wire \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout ;
wire \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ;
wire \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~1_combout ;
wire \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ;
wire \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]~q ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q ;
wire \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux|WideOr1~combout ;
wire \u0|cpu|cpu|d_read_nxt~0_combout ;
wire \u0|cpu|cpu|M_sel_data_master~feeder_combout ;
wire \u0|cpu|cpu|M_sel_data_master~q ;
wire \u0|cpu|cpu|E_ctrl_st~0_combout ;
wire \u0|cpu|cpu|M_ctrl_st~q ;
wire \u0|cpu|cpu|av_start_wr~combout ;
wire \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ;
wire \u0|cpu|cpu|d_write_nxt~combout ;
wire \u0|cpu|cpu|d_write~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|write~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|write~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_wr~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_wr~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ;
wire \u0|cpu|cpu|F_ctrl_src2_choose_imm~0_combout ;
wire \u0|cpu|cpu|D_ctrl_src2_choose_imm~q ;
wire \u0|cpu|cpu|E_src2[0]~2_combout ;
wire \u0|cpu|cpu|D_src2_reg[3]~15_combout ;
wire \u0|cpu|cpu|D_src2[3]~42_combout ;
wire \u0|cpu|cpu|D_src2[3]~49_combout ;
wire \u0|cpu|cpu|Add9~53_sumout ;
wire \u0|cpu|cpu|ic_fill_ap_offset[1]~DUPLICATE_q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~2_combout ;
wire \u0|cpu|cpu|F_ctrl_implicit_dst_retaddr~0_combout ;
wire \u0|cpu|cpu|D_ctrl_implicit_dst_retaddr~q ;
wire \u0|cpu|cpu|D_dst_regnum[0]~2_combout ;
wire \u0|cpu|cpu|M_dst_regnum[0]~DUPLICATE_q ;
wire \u0|cpu|cpu|A_dst_regnum~0_combout ;
wire \u0|cpu|cpu|D_src2_reg[2]~14_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~2_combout ;
wire \u0|cpu|cpu|D_iw[11]~feeder_combout ;
wire \u0|cpu|cpu|E_iw[13]~feeder_combout ;
wire \u0|cpu|cpu|Equal239~0_combout ;
wire \u0|cpu|cpu|E_op_rdctl~0_combout ;
wire \u0|cpu|cpu|E_op_break~combout ;
wire \u0|cpu|cpu|M_exc_break_inst_pri15~q ;
wire \u0|cpu|cpu|M_exc_break~0_combout ;
wire \u0|cpu|cpu|A_exc_break~q ;
wire \u0|cpu|cpu|W_debug_mode~q ;
wire \u0|cpu|cpu|M_iw[11]~feeder_combout ;
wire \u0|cpu|cpu|A_iw[11]~feeder_combout ;
wire \u0|cpu|cpu|A_iw[3]~feeder_combout ;
wire \u0|cpu|cpu|A_op_eret~1_combout ;
wire \u0|cpu|cpu|M_iw[5]~feeder_combout ;
wire \u0|cpu|cpu|A_iw[5]~feeder_combout ;
wire \u0|cpu|cpu|M_iw[13]~feeder_combout ;
wire \u0|cpu|cpu|M_iw[16]~feeder_combout ;
wire \u0|cpu|cpu|M_iw[15]~feeder_combout ;
wire \u0|cpu|cpu|A_op_eret~0_combout ;
wire \u0|cpu|cpu|A_op_eret~2_combout ;
wire \u0|cpu|cpu|W_debug_mode_nxt~0_combout ;
wire \u0|cpu|cpu|W_debug_mode~DUPLICATE_q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|tdo~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[24]~feeder_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~27_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_ready~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_ready~q ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[1]~1_combout ;
wire \u0|cpu|cpu|D_ctrl_ld~0_combout ;
wire \u0|cpu|cpu|E_ctrl_ld~q ;
wire \u0|cpu|cpu|M_ctrl_ld~q ;
wire \u0|cpu|cpu|d_read_nxt~combout ;
wire \u0|cpu|cpu|d_read~q ;
wire \u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout ;
wire \u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~feeder_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~23_combout ;
wire \u0|jtag_uart|Add1~25_sumout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~26_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~0_combout ;
wire \u0|sys_clk_timer|read_mux_out[0]~2_combout ;
wire \u0|sys_clk_timer|period_l_register[0]~DUPLICATE_q ;
wire \u0|sys_clk_timer|counter_snapshot[0]~0_combout ;
wire \u0|sys_clk_timer|read_mux_out[0]~1_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ;
wire \u0|cpu|cpu|A_slow_inst_result_nxt[0]~0_combout ;
wire \u0|cpu|cpu|M_rot[0]~0_combout ;
wire \u0|cpu|cpu|A_shift_rot_result~0_combout ;
wire \u0|cpu|cpu|W_status_reg_pie_nxt~0_combout ;
wire \u0|cpu|cpu|W_estatus_reg_pie~q ;
wire \u0|cpu|cpu|W_status_reg_pie_nxt~1_combout ;
wire \u0|cpu|cpu|W_bstatus_reg_pie_nxt~0_combout ;
wire \u0|cpu|cpu|W_bstatus_reg_pie_nxt~1_combout ;
wire \u0|cpu|cpu|W_bstatus_reg_pie~q ;
wire \u0|cpu|cpu|W_status_reg_pie_nxt~2_combout ;
wire \u0|cpu|cpu|W_status_reg_pie_nxt~3_combout ;
wire \u0|cpu|cpu|W_status_reg_pie~q ;
wire \u0|cpu|cpu|W_estatus_reg_pie_nxt~0_combout ;
wire \u0|cpu|cpu|W_estatus_reg_pie_nxt~1_combout ;
wire \u0|cpu|cpu|W_estatus_reg_pie~DUPLICATE_q ;
wire \u0|cpu|cpu|D_control_reg_rddata_muxed[0]~0_combout ;
wire \u0|cpu|cpu|D_control_reg_rddata_muxed[0]~1_combout ;
wire \u0|cpu|cpu|E_control_reg_rddata_muxed[0]~0_combout ;
wire \u0|cpu|cpu|M_inst_result[0]~0_combout ;
wire \u0|cpu|cpu|A_wr_data_unfiltered[0]~2_combout ;
wire \u0|cpu|cpu|D_src2_reg[7]~23_combout ;
wire \u0|cpu|cpu|D_src2_reg[7]~24_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~7_combout ;
wire \u0|cpu|cpu|Add0~29_sumout ;
wire \u0|cpu|cpu|E_extra_pc[8]~feeder_combout ;
wire \u0|cpu|cpu|M_target_pcb[10]~feeder_combout ;
wire \u0|cpu|cpu|A_pipe_flush_waddr_nxt~8_combout ;
wire \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~10_combout ;
wire \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~11_combout ;
wire \u0|cpu|cpu|ic_tag_wraddress_nxt~1_combout ;
wire \u0|cpu|cpu|Add3~21_sumout ;
wire \u0|cpu|cpu|Add0~14 ;
wire \u0|cpu|cpu|Add0~18 ;
wire \u0|cpu|cpu|Add0~22 ;
wire \u0|cpu|cpu|Add0~26 ;
wire \u0|cpu|cpu|Add0~33_sumout ;
wire \u0|cpu|cpu|E_extra_pc[7]~feeder_combout ;
wire \u0|cpu|cpu|A_pipe_flush_waddr_nxt~7_combout ;
wire \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~8_combout ;
wire \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout ;
wire \u0|cpu|cpu|ic_tag_wraddress_nxt~2_combout ;
wire \u0|cpu|cpu|Equal304~0_combout ;
wire \u0|cpu|cpu|D_src2_reg[0]~8_combout ;
wire \u0|cpu|cpu|D_src2_reg[3]~16_combout ;
wire \u0|cpu|cpu|A_st_data[3]~feeder_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE_q ;
wire \u0|cpu|cpu|wait_for_one_post_bret_inst~0_combout ;
wire \u0|cpu|cpu|wait_for_one_post_bret_inst~q ;
wire \u0|cpu|cpu|hbreak_req~0_combout ;
wire \u0|cpu|cpu|hbreak_req~2_combout ;
wire \u0|cpu|cpu|E_wr_dst_reg_from_D~q ;
wire \u0|cpu|cpu|E_wr_dst_reg~combout ;
wire \u0|cpu|cpu|M_wr_dst_reg_from_E~feeder_combout ;
wire \u0|cpu|cpu|M_wr_dst_reg_from_E~q ;
wire \u0|cpu|cpu|M_wr_dst_reg~0_combout ;
wire \u0|cpu|cpu|A_wr_dst_reg_from_M~q ;
wire \u0|cpu|cpu|A_wr_dst_reg~0_combout ;
wire \u0|cpu|cpu|D_src1_reg[8]~8_combout ;
wire \u0|cpu|cpu|E_src1[8]~DUPLICATE_q ;
wire \u0|cpu|cpu|M_pipe_flush_waddr[6]~feeder_combout ;
wire \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~6_combout ;
wire \u0|cpu|cpu|M_target_pcb[8]~feeder_combout ;
wire \u0|cpu|cpu|A_pipe_flush_waddr_nxt~6_combout ;
wire \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout ;
wire \u0|cpu|cpu|ic_tag_wraddress_nxt~3_combout ;
wire \u0|cpu|cpu|D_logic_op_raw[1]~1_combout ;
wire \u0|cpu|cpu|D_ctrl_alu_force_xor~1_combout ;
wire \u0|cpu|cpu|Equal149~1_combout ;
wire \u0|cpu|cpu|Equal149~5_combout ;
wire \u0|cpu|cpu|Equal149~2_combout ;
wire \u0|cpu|cpu|D_ctrl_alu_force_xor~0_combout ;
wire \u0|cpu|cpu|D_ctrl_alu_force_xor~2_combout ;
wire \u0|cpu|cpu|D_logic_op[1]~0_combout ;
wire \u0|cpu|cpu|E_alu_result~7_combout ;
wire \u0|cpu|cpu|Add0~21_sumout ;
wire \u0|cpu|cpu|E_extra_pc[5]~feeder_combout ;
wire \u0|cpu|cpu|D_src1_reg[7]~9_combout ;
wire \u0|cpu|cpu|A_pipe_flush_waddr_nxt~5_combout ;
wire \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~4_combout ;
wire \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout ;
wire \u0|cpu|cpu|F_pc[5]~feeder_combout ;
wire \u0|cpu|cpu|ic_tag_wraddress_nxt~4_combout ;
wire \u0|cpu|cpu|Add0~1_sumout ;
wire \u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ;
wire \u0|cpu|cpu|A_pipe_flush_waddr_nxt~0_combout ;
wire \u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~5_combout ;
wire \u0|cpu|cpu|F_pc[0]~feeder_combout ;
wire \u0|cpu|cpu|Add3~2 ;
wire \u0|cpu|cpu|Add3~6 ;
wire \u0|cpu|cpu|Add3~10 ;
wire \u0|cpu|cpu|Add3~14 ;
wire \u0|cpu|cpu|Add3~17_sumout ;
wire \u0|cpu|cpu|Add0~17_sumout ;
wire \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~2_combout ;
wire \u0|cpu|cpu|A_pipe_flush_waddr_nxt~4_combout ;
wire \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout ;
wire \u0|cpu|cpu|D_pc[4]~DUPLICATE_q ;
wire \u0|cpu|cpu|ic_tag_wraddress_nxt~5_combout ;
wire \u0|cpu|cpu|F_ctrl_b_is_dst~0_combout ;
wire \u0|cpu|cpu|D_ctrl_b_is_dst~q ;
wire \u0|cpu|cpu|D_dst_regnum[2]~3_combout ;
wire \u0|cpu|cpu|E_regnum_b_cmp_F~1_combout ;
wire \u0|cpu|cpu|E_regnum_b_cmp_F~0_combout ;
wire \u0|cpu|cpu|E_regnum_b_cmp_F~combout ;
wire \u0|cpu|cpu|M_regnum_b_cmp_D~q ;
wire \u0|cpu|cpu|D_data_depend~1_combout ;
wire \u0|cpu|cpu|D_ctrl_shift_rot~1_combout ;
wire \u0|cpu|cpu|D_ctrl_late_result~1_combout ;
wire \u0|cpu|cpu|D_ctrl_late_result~0_combout ;
wire \u0|cpu|cpu|E_ctrl_late_result~q ;
wire \u0|cpu|cpu|M_ctrl_late_result~q ;
wire \u0|cpu|cpu|D_valid~combout ;
wire \u0|cpu|cpu|E_valid_jmp_indirect~0_combout ;
wire \u0|cpu|cpu|E_valid_jmp_indirect~q ;
wire \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3_combout ;
wire \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~0_combout ;
wire \u0|cpu|cpu|A_pipe_flush_waddr_nxt~3_combout ;
wire \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout ;
wire \u0|cpu|cpu|ic_tag_wraddress_nxt~0_combout ;
wire \u0|cpu|cpu|E_regnum_a_cmp_F~1_combout ;
wire \u0|cpu|cpu|E_regnum_a_cmp_F~0_combout ;
wire \u0|cpu|cpu|E_regnum_a_cmp_F~combout ;
wire \u0|cpu|cpu|M_regnum_a_cmp_D~q ;
wire \u0|cpu|cpu|A_regnum_a_cmp_F~1_combout ;
wire \u0|cpu|cpu|A_regnum_a_cmp_F~0_combout ;
wire \u0|cpu|cpu|A_regnum_a_cmp_F~combout ;
wire \u0|cpu|cpu|W_regnum_a_cmp_D~q ;
wire \u0|cpu|cpu|E_src1[18]~0_combout ;
wire \u0|cpu|cpu|D_src1_reg[4]~31_combout ;
wire \u0|cpu|cpu|A_pipe_flush_waddr_nxt~2_combout ;
wire \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~8_combout ;
wire \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~9_combout ;
wire \u0|cpu|cpu|D_pc[2]~DUPLICATE_q ;
wire \u0|cpu|cpu|ic_fill_dp_offset_nxt[2]~0_combout ;
wire \u0|cpu|cpu|D_dst_regnum[3]~4_combout ;
wire \u0|cpu|cpu|M_regnum_a_cmp_F~1_combout ;
wire \u0|cpu|cpu|M_regnum_a_cmp_F~0_combout ;
wire \u0|cpu|cpu|M_regnum_a_cmp_F~combout ;
wire \u0|cpu|cpu|A_regnum_a_cmp_D~q ;
wire \u0|cpu|cpu|E_src1[18]~1_combout ;
wire \u0|cpu|cpu|D_src1_reg[16]~16_combout ;
wire \u0|cpu|cpu|E_src1[16]~DUPLICATE_q ;
wire \u0|cpu|cpu|Add9~37_sumout ;
wire \u0|mm_interconnect_0|router|Equal1~0_combout ;
wire \u0|onchip_mem|wren~0_combout ;
wire \u0|onchip_mem|wren~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~6_combout ;
wire \u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~6_combout ;
wire \u0|cpu|cpu|A_pipe_flush_waddr_nxt~1_combout ;
wire \u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~7_combout ;
wire \u0|cpu|cpu|ic_fill_dp_offset_nxt[1]~2_combout ;
wire \u0|cpu|cpu|E_iw[14]~feeder_combout ;
wire \u0|cpu|cpu|E_ctrl_invalidate_i~0_combout ;
wire \u0|cpu|cpu|E_ctrl_invalidate_i~1_combout ;
wire \u0|cpu|cpu|M_ctrl_invalidate_i~q ;
wire \u0|cpu|cpu|A_ctrl_invalidate_i~DUPLICATE_q ;
wire \u0|cpu|cpu|ic_tag_clr_valid_bits_nxt~combout ;
wire \u0|cpu|cpu|ic_tag_clr_valid_bits~0_combout ;
wire \u0|cpu|cpu|ic_tag_clr_valid_bits~q ;
wire \u0|cpu|cpu|ic_tag_wren~combout ;
wire \u0|cpu|cpu|F_ic_hit~1_combout ;
wire \u0|cpu|cpu|F_ic_hit~combout ;
wire \u0|cpu|cpu|D_iw_valid~q ;
wire \u0|cpu|cpu|F_ic_fill_same_tag_line~1_combout ;
wire \u0|cpu|cpu|F_ic_fill_same_tag_line~2_combout ;
wire \u0|cpu|cpu|F_ic_fill_same_tag_line~3_combout ;
wire \u0|cpu|cpu|F_ic_fill_same_tag_line~4_combout ;
wire \u0|cpu|cpu|F_ic_fill_same_tag_line~5_combout ;
wire \u0|cpu|cpu|F_ic_fill_same_tag_line~0_combout ;
wire \u0|cpu|cpu|F_ic_fill_same_tag_line~combout ;
wire \u0|cpu|cpu|D_ic_fill_same_tag_line~q ;
wire \u0|cpu|cpu|ic_fill_prevent_refill_nxt~combout ;
wire \u0|cpu|cpu|ic_fill_prevent_refill~q ;
wire \u0|cpu|cpu|D_ic_fill_starting~0_combout ;
wire \u0|cpu|cpu|D_ic_fill_starting~combout ;
wire \u0|cpu|cpu|D_ic_fill_starting_d1~q ;
wire \u0|cpu|cpu|ic_fill_dp_offset_nxt[0]~1_combout ;
wire \u0|cpu|cpu|D_ctrl_alu_subtract~2_combout ;
wire \u0|cpu|cpu|D_ctrl_alu_force_xor~3_combout ;
wire \u0|cpu|cpu|D_ctrl_cmp~4_combout ;
wire \u0|cpu|cpu|D_ctrl_alu_subtract~0_combout ;
wire \u0|cpu|cpu|D_ctrl_alu_subtract~1_combout ;
wire \u0|cpu|cpu|E_ctrl_alu_subtract~q ;
wire \u0|cpu|cpu|Add9~13_sumout ;
wire \u0|mm_interconnect_0|router|Equal2~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux|src2_valid~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ;
wire \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~0_combout ;
wire \u0|cpu|cpu|D_regnum_b_cmp_F~0_combout ;
wire \u0|cpu|cpu|D_regnum_b_cmp_F~combout ;
wire \u0|cpu|cpu|E_regnum_b_cmp_D~q ;
wire \u0|cpu|cpu|D_data_depend~0_combout ;
wire \u0|cpu|cpu|F_stall~0_combout ;
wire \u0|cpu|cpu|Equal149~0_combout ;
wire \u0|cpu|cpu|E_ctrl_trap_inst_nxt~combout ;
wire \u0|cpu|cpu|E_ctrl_trap_inst~q ;
wire \u0|cpu|cpu|M_exc_trap_inst_pri15~q ;
wire \u0|cpu|cpu|D_ctrl_unimp_trap~0_combout ;
wire \u0|cpu|cpu|D_ctrl_unimp_trap~1_combout ;
wire \u0|cpu|cpu|E_ctrl_unimp_trap~q ;
wire \u0|cpu|cpu|M_exc_unimp_inst_pri15~q ;
wire \u0|cpu|cpu|M_exc_any~0_combout ;
wire \u0|cpu|cpu|M_exc_any~combout ;
wire \u0|cpu|cpu|D_control_reg_rddata_muxed[16]~3_combout ;
wire \u0|cpu|cpu|E_control_reg_rddata_muxed[16]~5_combout ;
wire \u0|cpu|cpu|M_alu_result[16]~DUPLICATE_q ;
wire \u0|cpu|cpu|M_inst_result[16]~5_combout ;
wire \u0|cpu|cpu|W_ienable_reg_irq16~q ;
wire \u0|cpu|cpu|W_ipending_reg_irq16_nxt~0_combout ;
wire \u0|cpu|cpu|W_ipending_reg_irq16~q ;
wire \u0|cpu|cpu|norm_intr_req~0_combout ;
wire \u0|cpu|cpu|M_norm_intr_req~q ;
wire \u0|cpu|cpu|M_valid~0_combout ;
wire \u0|cpu|cpu|E_ctrl_ld_st~0_combout ;
wire \u0|cpu|cpu|M_ctrl_ld_st~q ;
wire \u0|cpu|cpu|M_data_master_start_stall~combout ;
wire \u0|cpu|cpu|A_data_master_started_stall~q ;
wire \u0|cpu|cpu|av_ld_data_transfer~0_combout ;
wire \u0|cpu|cpu|A_ctrl_st~q ;
wire \u0|cpu|cpu|av_ld_aligning_data~q ;
wire \u0|cpu|cpu|A_mem_stall_nxt~0_combout ;
wire \u0|cpu|cpu|A_mem_stall_nxt~1_combout ;
wire \u0|cpu|cpu|A_mem_stall~q ;
wire \u0|cpu|cpu|A_pipe_flush~q ;
wire \u0|cpu|cpu|M_valid_from_E~DUPLICATE_q ;
wire \u0|cpu|cpu|M_exc_allowed~0_combout ;
wire \u0|cpu|cpu|Equal149~6_combout ;
wire \u0|cpu|cpu|D_ctrl_flush_pipe_always~0_combout ;
wire \u0|cpu|cpu|D_ctrl_illegal~5_combout ;
wire \u0|cpu|cpu|D_ctrl_illegal~4_combout ;
wire \u0|cpu|cpu|D_ctrl_shift_rot~2_combout ;
wire \u0|cpu|cpu|D_ctrl_late_result~3_combout ;
wire \u0|cpu|cpu|D_ctrl_illegal~2_combout ;
wire \u0|cpu|cpu|D_ctrl_flush_pipe_always~1_combout ;
wire \u0|cpu|cpu|E_ctrl_flush_pipe_always~q ;
wire \u0|cpu|cpu|M_ctrl_flush_pipe_always~q ;
wire \u0|cpu|cpu|A_pipe_flush_nxt~0_combout ;
wire \u0|cpu|cpu|M_pipe_flush_nxt~combout ;
wire \u0|cpu|cpu|M_pipe_flush~q ;
wire \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4_combout ;
wire \u0|cpu|cpu|A_pipe_flush_waddr_nxt~14_combout ;
wire \u0|cpu|cpu|F_pc_nxt[13]~10_combout ;
wire \u0|cpu|cpu|M_pipe_flush_waddr[13]~0_combout ;
wire \u0|cpu|cpu|F_pc_nxt[13]~11_combout ;
wire \u0|cpu|cpu|D_pc[13]~feeder_combout ;
wire \u0|mm_interconnect_0|router_001|Equal1~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux_001|src1_valid~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ;
wire \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][74]~q ;
wire \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~1_combout ;
wire \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][74]~q ;
wire \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|WideOr1~combout ;
wire \u0|cpu|cpu|i_readdatavalid_d1~q ;
wire \u0|cpu|cpu|D_logic_op_raw[0]~0_combout ;
wire \u0|cpu|cpu|D_logic_op[0]~1_combout ;
wire \u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ;
wire \u0|cpu|cpu|E_logic_result[24]~0_combout ;
wire \u0|cpu|cpu|Equal316~0_combout ;
wire \u0|cpu|cpu|Equal316~1_combout ;
wire \u0|cpu|cpu|Equal316~2_combout ;
wire \u0|cpu|cpu|E_br_result~0_combout ;
wire \u0|cpu|cpu|D_src2_reg[0]~2_combout ;
wire \u0|cpu|cpu|D_src2_reg[0]~10_combout ;
wire \u0|led_pio|data_out[5]~DUPLICATE_q ;
wire \altera_internal_jtag~TDO ;
wire [1:0] \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used ;
wire [31:0] \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b ;
wire [31:0] \u0|cpu|cpu|E_src2 ;
wire [10:0] \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg ;
wire [31:0] \u0|cpu|cpu|E_iw ;
wire [37:0] \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr ;
wire [10:0] \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift ;
wire [9:0] \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count ;
wire [4:0] \u0|cpu|cpu|M_rot_rn ;
wire [31:0] \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg ;
wire [31:0] \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a ;
wire [31:0] \u0|sys_clk_timer|internal_counter ;
wire [31:0] \u0|cpu|cpu|E_src1 ;
wire [0:0] \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg ;
wire [31:0] \u0|cpu|cpu|A_slow_inst_result ;
wire [1:0] \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|ir_out ;
wire [14:0] \u0|cpu|cpu|E_extra_pc ;
wire [31:0] \u0|cpu|cpu|A_inst_result ;
wire [1:0] \u0|mm_interconnect_0|cmd_mux_003|saved_grant ;
wire [7:0] \u0|cpu|cpu|ic_fill_valid_bits ;
wire [31:0] \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg ;
wire [31:0] \u0|cpu|cpu|M_st_data ;
wire [31:0] \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b ;
wire [31:0] \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b ;
wire [31:0] \u0|onchip_mem|the_altsyncram|auto_generated|q_a ;
wire [1:0] \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter ;
wire [37:0] \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo ;
wire [31:0] \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre ;
wire [31:0] \u0|cpu|cpu|M_rot_prestep2 ;
wire [7:0] \u0|cpu|cpu|F_bht_ptr_nxt ;
wire [1:0] \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used ;
wire [4:0] \u0|rst_controller|altera_reset_synchronizer_int_chain ;
wire [13:0] \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b ;
wire [16:0] \u0|cpu|cpu|M_mem_baddr ;
wire [7:0] \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rdata ;
wire [0:0] \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg ;
wire [14:0] \u0|cpu|cpu|A_pipe_flush_waddr ;
wire [3:0] \u0|rst_controller|r_sync_rst_chain ;
wire [31:0] \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata ;
wire [7:0] \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b ;
wire [16:0] \u0|cpu|cpu|A_mem_baddr ;
wire [33:0] \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire ;
wire [5:0] \u0|cpu|cpu|ic_tag_wraddress ;
wire [0:0] \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg ;
wire [33:0] \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire ;
wire [33:0] \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire ;
wire [1:0] \u0|cpu|cpu|D_bht_data ;
wire [7:0] \u0|led_pio|data_out ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [1:0] \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used ;
wire [31:0] \u0|cpu|cpu|A_st_data ;
wire [1:0] \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used ;
wire [31:0] \u0|cpu|cpu|E_src2_reg ;
wire [0:0] \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg ;
wire [1:0] \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter ;
wire [5:0] \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [8:0] \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address ;
wire [1:0] \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter ;
wire [0:0] \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg ;
wire [31:0] \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata ;
wire [0:0] \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg ;
wire [0:0] \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg ;
wire [0:0] \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg ;
wire [0:0] \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg ;
wire [1:0] \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|ir ;
wire [1:0] \u0|mm_interconnect_0|cmd_mux_002|saved_grant ;
wire [1:0] \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used ;
wire [31:0] \u0|cpu|cpu|W_wr_data ;
wire [1:0] \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used ;
wire [31:0] \u0|cpu|cpu|A_iw ;
wire [5:0] \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_channel ;
wire [5:0] \u0|cpu|cpu|ic_fill_tag ;
wire [2:0] \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id ;
wire [1:0] \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg ;
wire [1:0] \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg ;
wire [1:0] \u0|cpu|cpu|E_compare_op ;
wire [1:0] \u0|cpu|cpu|E_logic_op ;
wire [31:0] \u0|cpu|cpu|D_iw ;
wire [31:0] \u0|cpu|cpu|A_shift_rot_result ;
wire [15:0] \u0|cpu|cpu|A_mul_cell_p1 ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [31:0] \u0|cpu|cpu|M_alu_result ;
wire [31:0] \u0|cpu|cpu|M_control_reg_rddata ;
wire [31:0] \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable ;
wire [3:0] \u0|sys_clk_timer|control_register ;
wire [31:0] \u0|jtag_uart|av_readdata ;
wire [2:0] \u0|cpu|cpu|ic_fill_ap_offset ;
wire [92:0] \u0|mm_interconnect_0|cmd_mux_002|src_data ;
wire [5:0] \u0|cpu|cpu|ic_fill_line ;
wire [31:0] \u0|cpu|cpu|M_iw ;
wire [1:0] \u0|cpu|cpu|E_bht_data ;
wire [0:0] \u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [3:0] \u0|cpu|cpu|ic_fill_ap_cnt ;
wire [14:0] \u0|cpu|cpu|D_pc ;
wire [31:0] \u0|cpu|cpu|E_alu_result ;
wire [3:0] \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable ;
wire [4:0] \u0|cpu|cpu|A_dst_regnum_from_M ;
wire [4:0] \u0|cpu|cpu|M_dst_regnum ;
wire [4:0] \u0|cpu|cpu|E_dst_regnum ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [31:0] \u0|cpu|cpu|d_readdata_d1 ;
wire [31:0] \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre ;
wire [15:0] \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre ;
wire [31:0] \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre ;
wire [92:0] \u0|mm_interconnect_0|rsp_mux|src_data ;
wire [7:0] \u0|cpu|cpu|M_rot_mask ;
wire [5:0] \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [1:0] \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [5:0] \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [0:0] \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg ;
wire [0:0] \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg ;
wire [14:0] \u0|cpu|cpu|F_pc ;
wire [2:0] \u0|cpu|cpu|ic_fill_initial_offset ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [5:0] \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [2:0] \u0|cpu|cpu|ic_fill_dp_offset ;
wire [31:0] \u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre ;
wire [14:0] \u0|cpu|cpu|M_pc_plus_one ;
wire [10:0] \u0|cpu|cpu|D_br_taken_waddr_partial ;
wire [14:0] \u0|cpu|cpu|D_pc_plus_one ;
wire [3:0] \u0|cpu|cpu|A_mem_byte_en ;
wire [5:0] \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [92:0] \u0|mm_interconnect_0|rsp_mux_001|src_data ;
wire [5:0] \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [16:0] \u0|cpu|cpu|A_mul_s1 ;
wire [31:0] \u0|cpu|cpu|A_mul_cell_p3 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [31:0] \u0|cpu|cpu|i_readdata_d1 ;
wire [14:0] \u0|cpu|cpu|M_pipe_flush_waddr ;
wire [92:0] \u0|mm_interconnect_0|cmd_mux_003|src_data ;
wire [15:0] \u0|sys_clk_timer|readdata ;
wire [31:0] \u0|led_pio|readdata ;
wire [31:0] \u0|cpu|cpu|E_control_reg_rddata ;
wire [15:0] \u0|sys_clk_timer|period_h_register ;
wire [15:0] \u0|sys_clk_timer|period_l_register ;
wire [14:0] \u0|cpu|cpu|E_pc ;
wire [4:0] \u0|cpu|cpu|W_exception_reg_cause ;
wire [3:0] \u0|cpu|cpu|M_mem_byte_en ;
wire [16:0] \u0|cpu|cpu|M_target_pcb ;
wire [7:0] \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata ;
wire [31:0] \u0|sys_clk_timer|counter_snapshot ;
wire [15:0] \u0|sys_clk_timer|read_mux_out ;
wire [1:0] \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [1:0] \u0|cpu|cpu|M_bht_data ;
wire [7:0] \u0|cpu|cpu|M_bht_ptr_unfiltered ;
wire [7:0] \u0|cpu|cpu|M_br_cond_taken_history ;
wire [7:0] \u0|cpu|cpu|E_bht_ptr ;
wire [7:0] \u0|cpu|cpu|D_bht_ptr ;
wire [7:0] \u0|cpu|cpu|F_bht_ptr ;
wire [6:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [23:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [24:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;

wire [19:0] \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [39:0] \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [19:0] \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [39:0] \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [39:0] \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [19:0] \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [39:0] \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [63:0] \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus ;
wire [63:0] \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus ;
wire [19:0] \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [63:0] \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus ;
wire [39:0] \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];

assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] = \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [0] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [3] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [4] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [5] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [11] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [12] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [13] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [14] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [22] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [23] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [24] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [25] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [26] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [27] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [28] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [29] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [30] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [31] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [0] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [0] = \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [1] = \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [2] = \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [3] = \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [4] = \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [5] = \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [6] = \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [7] = \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [8] = \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [9] = \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [10] = \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [11] = \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [12] = \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [13] = \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [1] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [2] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [3] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [4] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [5] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [6] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [7] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rdata [0] = \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rdata [1] = \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rdata [2] = \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rdata [3] = \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rdata [4] = \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rdata [5] = \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rdata [6] = \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rdata [7] = \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [24] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [23] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [22] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [21] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [18] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [17] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [20] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [19] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [8] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [10] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [9] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [12] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [11] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [14] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [13] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [16] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [6] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [7] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [1];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [8] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [2];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [9] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [3];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [10] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [4];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [15] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [5];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [16] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [6];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [17] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [7];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [18] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [8];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [19] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [9];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [20] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [10];
assign \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [21] = \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [11];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [15] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [26] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [25] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [29] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [28] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [27] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [31] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \u0|onchip_mem|the_altsyncram|auto_generated|q_a [30] = \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0] = \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1] = \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2] = \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3] = \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4] = \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5] = \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6] = \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7] = \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [0] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [0];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [1] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [1];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [2] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [2];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [3] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [3];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [4] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [4];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [5] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [5];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [6] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [6];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [7] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [7];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [8] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [8];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [9] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [9];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [10] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [10];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [11] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [11];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [12] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [12];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [13] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [13];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [14] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [14];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [15] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [15];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [16] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [16];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [17] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [17];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [18] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [18];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [19] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [19];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [20] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [20];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [21] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [21];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [22] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [22];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [23] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [23];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [24] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [24];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [25] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [25];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [26] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [26];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [27] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [27];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [28] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [28];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [29] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [29];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [30] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [30];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [31] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [31];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~8  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [32];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~9  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [33];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~10  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [34];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~11  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [35];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~12  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [36];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~13  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [37];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~14  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [38];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~15  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [39];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~16  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [40];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~17  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [41];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~18  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [42];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~19  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [43];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~20  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [44];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~21  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [45];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~22  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [46];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~23  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [47];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~24  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [48];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~25  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [49];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~26  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [50];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~27  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [51];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~28  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [52];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~29  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [53];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~30  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [54];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~31  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [55];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~32  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [56];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~33  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [57];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~34  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [58];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~35  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [59];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~36  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [60];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~37  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [61];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~38  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [62];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~39  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [63];

assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [0] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [0];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [1] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [1];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [2] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [2];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [3] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [3];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [4] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [4];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [5] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [5];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [6] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [6];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [7] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [7];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [8] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [8];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [9] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [9];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [10] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [10];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [11] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [11];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [12] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [12];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [13] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [13];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [14] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [14];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [15] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [15];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~8  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [16];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~9  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [17];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~10  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [18];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~11  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [19];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~12  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [20];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~13  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [21];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~14  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [22];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~15  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [23];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~16  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [24];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~17  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [25];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~18  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [26];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~19  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [27];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~20  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [28];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~21  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [29];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~22  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [30];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~23  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [31];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~24  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [32];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~25  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [33];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~26  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [34];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~27  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [35];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~28  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [36];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~29  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [37];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~30  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [38];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~31  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [39];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~32  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [40];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~33  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [41];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~34  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [42];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~35  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [43];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~36  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [44];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~37  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [45];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~38  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [46];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~39  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [47];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~40  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [48];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~41  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [49];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~42  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [50];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~43  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [51];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~44  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [52];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~45  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [53];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~46  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [54];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~47  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [55];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~48  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [56];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~49  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [57];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~50  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [58];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~51  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [59];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~52  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [60];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~53  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [61];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~54  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [62];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~55  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [63];

assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [10];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [11];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [12];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [13];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [14];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [15];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [16];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31] = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [17];

assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [0] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [0];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [1] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [1];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [2] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [2];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [3] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [3];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [4] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [4];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [5] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [5];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [6] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [6];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [7] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [7];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [8] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [8];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [9] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [9];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [10] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [10];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [11] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [11];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [12] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [12];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [13] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [13];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [14] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [14];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [15] = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [15];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~8  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [16];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~9  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [17];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~10  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [18];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~11  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [19];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~12  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [20];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~13  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [21];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~14  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [22];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~15  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [23];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~16  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [24];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~17  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [25];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~18  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [26];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~19  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [27];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~20  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [28];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~21  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [29];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~22  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [30];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~23  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [31];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~24  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [32];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~25  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [33];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~26  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [34];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~27  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [35];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~28  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [36];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~29  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [37];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~30  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [38];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~31  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [39];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~32  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [40];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~33  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [41];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~34  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [42];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~35  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [43];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~36  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [44];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~37  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [45];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~38  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [46];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~39  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [47];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~40  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [48];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~41  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [49];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~42  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [50];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~43  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [51];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~44  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [52];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~45  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [53];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~46  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [54];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~47  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [55];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~48  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [56];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~49  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [57];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~50  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [58];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~51  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [59];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~52  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [60];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~53  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [61];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~54  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [62];
assign \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~55  = \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus [63];

assign \u0|cpu|cpu|D_bht_data [0] = \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u0|cpu|cpu|D_bht_data [1] = \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \led[0]~output (
	.i(\u0|led_pio|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[0]),
	.obar());
// synopsys translate_off
defparam \led[0]~output .bus_hold = "false";
defparam \led[0]~output .open_drain_output = "false";
defparam \led[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \led[1]~output (
	.i(\u0|led_pio|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[1]),
	.obar());
// synopsys translate_off
defparam \led[1]~output .bus_hold = "false";
defparam \led[1]~output .open_drain_output = "false";
defparam \led[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \led[2]~output (
	.i(\u0|led_pio|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[2]),
	.obar());
// synopsys translate_off
defparam \led[2]~output .bus_hold = "false";
defparam \led[2]~output .open_drain_output = "false";
defparam \led[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \led[3]~output (
	.i(\u0|led_pio|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[3]),
	.obar());
// synopsys translate_off
defparam \led[3]~output .bus_hold = "false";
defparam \led[3]~output .open_drain_output = "false";
defparam \led[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \led[4]~output (
	.i(\u0|led_pio|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[4]),
	.obar());
// synopsys translate_off
defparam \led[4]~output .bus_hold = "false";
defparam \led[4]~output .open_drain_output = "false";
defparam \led[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \led[5]~output (
	.i(\u0|led_pio|data_out[5]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[5]),
	.obar());
// synopsys translate_off
defparam \led[5]~output .bus_hold = "false";
defparam \led[5]~output .open_drain_output = "false";
defparam \led[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \led[6]~output (
	.i(\u0|led_pio|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[6]),
	.obar());
// synopsys translate_off
defparam \led[6]~output .bus_hold = "false";
defparam \led[6]~output .open_drain_output = "false";
defparam \led[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \led[7]~output (
	.i(\u0|led_pio|data_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[7]),
	.obar());
// synopsys translate_off
defparam \led[7]~output .bus_hold = "false";
defparam \led[7]~output .open_drain_output = "false";
defparam \led[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N30
cyclonev_lcell_comb \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y4_N32
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N33
cyclonev_lcell_comb \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = ( \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .extended_lut = "off";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N35
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N24
cyclonev_lcell_comb \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = ( \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .extended_lut = "off";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N26
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout  = ( \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .extended_lut = "off";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N20
dffeas \u0|rst_controller|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N21
cyclonev_lcell_comb \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout  = ( \u0|rst_controller|altera_reset_synchronizer_int_chain [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N23
dffeas \u0|rst_controller|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N37
dffeas \u0|rst_controller|altera_reset_synchronizer_int_chain[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[2] .is_wysiwyg = "true";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N29
dffeas \u0|rst_controller|r_sync_rst_chain[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|r_sync_rst_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain[3] .is_wysiwyg = "true";
defparam \u0|rst_controller|r_sync_rst_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N24
cyclonev_lcell_comb \u0|rst_controller|r_sync_rst_chain~1 (
// Equation(s):
// \u0|rst_controller|r_sync_rst_chain~1_combout  = ( \u0|rst_controller|r_sync_rst_chain [3] & ( \u0|rst_controller|altera_reset_synchronizer_int_chain [2] ) )

	.dataa(gnd),
	.datab(!\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|rst_controller|r_sync_rst_chain [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|r_sync_rst_chain~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain~1 .extended_lut = "off";
defparam \u0|rst_controller|r_sync_rst_chain~1 .lut_mask = 64'h0000333300003333;
defparam \u0|rst_controller|r_sync_rst_chain~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N26
dffeas \u0|rst_controller|r_sync_rst_chain[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|rst_controller|r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|r_sync_rst_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain[2] .is_wysiwyg = "true";
defparam \u0|rst_controller|r_sync_rst_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N51
cyclonev_lcell_comb \u0|rst_controller|r_sync_rst_chain~0 (
// Equation(s):
// \u0|rst_controller|r_sync_rst_chain~0_combout  = (\u0|rst_controller|r_sync_rst_chain [2] & \u0|rst_controller|altera_reset_synchronizer_int_chain [2])

	.dataa(!\u0|rst_controller|r_sync_rst_chain [2]),
	.datab(gnd),
	.datac(!\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|r_sync_rst_chain~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain~0 .extended_lut = "off";
defparam \u0|rst_controller|r_sync_rst_chain~0 .lut_mask = 64'h0505050505050505;
defparam \u0|rst_controller|r_sync_rst_chain~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N52
dffeas \u0|rst_controller|r_sync_rst_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|rst_controller|r_sync_rst_chain~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|r_sync_rst_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller|r_sync_rst_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N47
dffeas \u0|rst_controller|altera_reset_synchronizer_int_chain[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[3] .is_wysiwyg = "true";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N57
cyclonev_lcell_comb \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0 (
// Equation(s):
// \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout  = ( !\u0|rst_controller|altera_reset_synchronizer_int_chain [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .extended_lut = "off";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N58
dffeas \u0|rst_controller|altera_reset_synchronizer_int_chain[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[4] .is_wysiwyg = "true";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N12
cyclonev_lcell_comb \u0|rst_controller|WideOr0~0 (
// Equation(s):
// \u0|rst_controller|WideOr0~0_combout  = ( \u0|rst_controller|r_sync_rst~q  & ( \u0|rst_controller|altera_reset_synchronizer_int_chain [4] ) ) # ( !\u0|rst_controller|r_sync_rst~q  & ( \u0|rst_controller|altera_reset_synchronizer_int_chain [4] ) ) # ( 
// \u0|rst_controller|r_sync_rst~q  & ( !\u0|rst_controller|altera_reset_synchronizer_int_chain [4] & ( !\u0|rst_controller|r_sync_rst_chain [1] ) ) )

	.dataa(gnd),
	.datab(!\u0|rst_controller|r_sync_rst_chain [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|rst_controller|r_sync_rst~q ),
	.dataf(!\u0|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|WideOr0~0 .extended_lut = "off";
defparam \u0|rst_controller|WideOr0~0 .lut_mask = 64'h0000CCCCFFFFFFFF;
defparam \u0|rst_controller|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N14
dffeas \u0|rst_controller|r_sync_rst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|rst_controller|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|r_sync_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst .is_wysiwyg = "true";
defparam \u0|rst_controller|r_sync_rst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N42
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N49
dffeas \u0|cpu|cpu|F_pc[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_pc_nxt[13]~11_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[13]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N36
cyclonev_lcell_comb \u0|cpu|cpu|clr_break_line~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|clr_break_line~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|clr_break_line~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|clr_break_line~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|cpu|cpu|clr_break_line~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N38
dffeas \u0|cpu|cpu|clr_break_line (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|clr_break_line~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|clr_break_line~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|clr_break_line .is_wysiwyg = "true";
defparam \u0|cpu|cpu|clr_break_line .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N4
dffeas \u0|cpu|cpu|F_pc[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~7_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N0
cyclonev_lcell_comb \u0|cpu|cpu|Add3~1 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|F_pc [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add3~1_sumout ),
	.cout(\u0|cpu|cpu|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add3~1 .extended_lut = "off";
defparam \u0|cpu|cpu|Add3~1 .lut_mask = 64'h0000000000003333;
defparam \u0|cpu|cpu|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N1
dffeas \u0|cpu|cpu|A_valid_from_M (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_valid~0_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_valid_from_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_valid_from_M .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_valid_from_M .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N12
cyclonev_lcell_comb \u0|cpu|cpu|Add3~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|F_pc [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add3~17_sumout ),
	.cout(\u0|cpu|cpu|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add3~17 .extended_lut = "off";
defparam \u0|cpu|cpu|Add3~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|cpu|cpu|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N15
cyclonev_lcell_comb \u0|cpu|cpu|Add3~21 (
	.dataa(!\u0|cpu|cpu|F_pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add3~21_sumout ),
	.cout(\u0|cpu|cpu|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add3~21 .extended_lut = "off";
defparam \u0|cpu|cpu|Add3~21 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|cpu|cpu|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N18
cyclonev_lcell_comb \u0|cpu|cpu|Add3~25 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|F_pc [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add3~25_sumout ),
	.cout(\u0|cpu|cpu|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add3~25 .extended_lut = "off";
defparam \u0|cpu|cpu|Add3~25 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|cpu|cpu|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N21
cyclonev_lcell_comb \u0|cpu|cpu|Add3~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|F_pc [7]),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add3~29_sumout ),
	.cout(\u0|cpu|cpu|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add3~29 .extended_lut = "off";
defparam \u0|cpu|cpu|Add3~29 .lut_mask = 64'h0000FF0000000000;
defparam \u0|cpu|cpu|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N12
cyclonev_lcell_comb \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 (
// Equation(s):
// \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .extended_lut = "off";
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .lut_mask = 64'h0000000000000000;
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N13
dffeas \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N17
dffeas \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N42
cyclonev_lcell_comb \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = ( \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .extended_lut = "off";
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N44
dffeas \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N48
cyclonev_lcell_comb \u0|rst_controller|always2~0 (
// Equation(s):
// \u0|rst_controller|always2~0_combout  = ( \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q  ) # ( !\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & ( !\u0|rst_controller|r_sync_rst_chain 
// [2] ) )

	.dataa(!\u0|rst_controller|r_sync_rst_chain [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|always2~0 .extended_lut = "off";
defparam \u0|rst_controller|always2~0 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \u0|rst_controller|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N49
dffeas \u0|rst_controller|r_early_rst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|rst_controller|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|r_early_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|r_early_rst .is_wysiwyg = "true";
defparam \u0|rst_controller|r_early_rst .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LABCELL_X1_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h0F5A0F5A0F5A0F5A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h00000000CCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h0F0FFFFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h0077007700770077;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h0505050505050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h0333033303330333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h0F000F000F000F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h3F3F3F3FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h0505050555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h0033003300330033;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h0077007700770077;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hDFDFDFDFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h1313131333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h0303030303030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hCFCCCFCCCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE_q ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'hC000000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0200000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N52
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_ready~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N29
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N58
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|ir_out[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|ir_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|ir_out[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|ir_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N21
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 (
	.dataa(!\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\~GND~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 .lut_mask = 64'h00FF00FF03F35F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0 .lut_mask = 64'h00040004FBFFFBFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .lut_mask = 64'h0F000F000F000F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h0011001111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N27
cyclonev_lcell_comb \u0|cpu|cpu|M_iw[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_iw[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_iw[14]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_iw[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_iw[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N28
dffeas \u0|cpu|cpu|M_iw[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_iw[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_iw[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_iw[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N43
dffeas \u0|cpu|cpu|A_iw[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_iw [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_iw[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_iw[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N50
dffeas \u0|cpu|cpu|A_exc_allowed (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_exc_allowed~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_exc_allowed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_exc_allowed .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_exc_allowed .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N6
cyclonev_lcell_comb \u0|cpu|cpu|E_iw[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_iw[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_iw[12]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_iw[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|E_iw[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N8
dffeas \u0|cpu|cpu|E_iw[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_iw[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_iw[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_iw[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N58
dffeas \u0|cpu|cpu|E_iw[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_iw [15]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_iw[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_iw[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N34
dffeas \u0|cpu|cpu|A_exc_any (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_exc_any~combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_exc_any~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_exc_any .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_exc_any .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N24
cyclonev_lcell_comb \u0|cpu|cpu|F_ctrl_src2_choose_imm~1 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [3]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [13]),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [4]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ctrl_src2_choose_imm~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ctrl_src2_choose_imm~1 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ctrl_src2_choose_imm~1 .lut_mask = 64'h0050005000000000;
defparam \u0|cpu|cpu|F_ctrl_src2_choose_imm~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N24
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[4]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout  = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu|cpu|W_debug_mode~DUPLICATE_q )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|W_debug_mode~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~1 .lut_mask = 64'h0055005500550055;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N5
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|debugaccess (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|debugaccess~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|debugaccess .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|debugaccess .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout  = ( \u0|sys_clk_timer|period_l_wr_strobe~0_combout  & ( (\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & 
// (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1] & (!\u0|cpu|cpu|d_write~q  $ (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0])))) ) )

	.dataa(!\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datab(!\u0|cpu|cpu|d_write~q ),
	.datac(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0]),
	.datad(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|period_l_wr_strobe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000014001400;
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N8
dffeas \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~2_combout  = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout  ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout  
// & ( (\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [0] & ((!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]) # (\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 64'h00CF00CFFFFFFFFF;
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N26
dffeas \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] & ( (\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & 
// (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1] & ((!\u0|cpu|cpu|d_write~q ) # (!\u0|sys_clk_timer|period_l_wr_strobe~0_combout )))) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] & ( 
// (\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & (\u0|cpu|cpu|d_write~q  & (\u0|sys_clk_timer|period_l_wr_strobe~0_combout  & !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]))) ) )

	.dataa(!\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datab(!\u0|cpu|cpu|d_write~q ),
	.datac(!\u0|sys_clk_timer|period_l_wr_strobe~0_combout ),
	.datad(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0100010054005400;
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N58
dffeas \u0|cpu|cpu|D_iw[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N41
dffeas \u0|cpu|cpu|D_iw[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N37
dffeas \u0|cpu|cpu|D_iw[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N24
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_flush_pipe_always~2 (
	.dataa(!\u0|cpu|cpu|D_iw [2]),
	.datab(!\u0|cpu|cpu|D_iw [3]),
	.datac(!\u0|cpu|cpu|D_iw [5]),
	.datad(!\u0|cpu|cpu|D_iw [0]),
	.datae(!\u0|cpu|cpu|D_iw [4]),
	.dataf(!\u0|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_flush_pipe_always~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_flush_pipe_always~2 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_flush_pipe_always~2 .lut_mask = 64'h002A02BBAA00A111;
defparam \u0|cpu|cpu|D_ctrl_flush_pipe_always~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N0
cyclonev_lcell_comb \u0|cpu|cpu|Equal95~4 (
	.dataa(!\u0|cpu|cpu|D_iw [4]),
	.datab(!\u0|cpu|cpu|D_iw [3]),
	.datac(!\u0|cpu|cpu|D_iw [5]),
	.datad(!\u0|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.datae(!\u0|cpu|cpu|D_iw [2]),
	.dataf(!\u0|cpu|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal95~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal95~4 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal95~4 .lut_mask = 64'h8000000000000000;
defparam \u0|cpu|cpu|Equal95~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N54
cyclonev_lcell_comb \u0|cpu|cpu|Equal95~0 (
	.dataa(!\u0|cpu|cpu|D_iw [3]),
	.datab(!\u0|cpu|cpu|D_iw [0]),
	.datac(!\u0|cpu|cpu|D_iw [5]),
	.datad(!\u0|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.datae(!\u0|cpu|cpu|D_iw [2]),
	.dataf(!\u0|cpu|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal95~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal95~0 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal95~0 .lut_mask = 64'h0000000000040000;
defparam \u0|cpu|cpu|Equal95~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N16
dffeas \u0|cpu|cpu|D_iw[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [16]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N52
dffeas \u0|cpu|cpu|D_iw[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N18
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_illegal~3 (
	.dataa(!\u0|cpu|cpu|D_iw [16]),
	.datab(!\u0|cpu|cpu|D_iw [15]),
	.datac(!\u0|cpu|cpu|D_iw [13]),
	.datad(!\u0|cpu|cpu|D_iw [14]),
	.datae(!\u0|cpu|cpu|D_iw [12]),
	.dataf(!\u0|cpu|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_illegal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_illegal~3 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_illegal~3 .lut_mask = 64'h821550C06220514D;
defparam \u0|cpu|cpu|D_ctrl_illegal~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N54
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_retaddr~1 (
	.dataa(!\u0|cpu|cpu|D_iw [14]),
	.datab(!\u0|cpu|cpu|D_iw [11]),
	.datac(!\u0|cpu|cpu|D_iw [15]),
	.datad(!\u0|cpu|cpu|D_iw [12]),
	.datae(!\u0|cpu|cpu|D_iw [13]),
	.dataf(!\u0|cpu|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_retaddr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_retaddr~1 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_retaddr~1 .lut_mask = 64'h000005230000AB04;
defparam \u0|cpu|cpu|D_ctrl_retaddr~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N12
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_retaddr~0 (
	.dataa(!\u0|cpu|cpu|D_ctrl_flush_pipe_always~2_combout ),
	.datab(!\u0|cpu|cpu|Equal95~4_combout ),
	.datac(!\u0|cpu|cpu|Equal95~0_combout ),
	.datad(!\u0|cpu|cpu|D_ctrl_illegal~3_combout ),
	.datae(!\u0|cpu|cpu|D_ctrl_retaddr~1_combout ),
	.dataf(!\u0|cpu|cpu|Equal149~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_retaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_retaddr~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_retaddr~0 .lut_mask = 64'h777F7F7F7F7F7F7F;
defparam \u0|cpu|cpu|D_ctrl_retaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N13
dffeas \u0|cpu|cpu|E_ctrl_retaddr (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_retaddr~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_ctrl_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_retaddr .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_ctrl_retaddr .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N9
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_cmp~0 (
	.dataa(!\u0|cpu|cpu|D_iw [4]),
	.datab(!\u0|cpu|cpu|D_iw [3]),
	.datac(!\u0|cpu|cpu|D_iw [0]),
	.datad(!\u0|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.datae(!\u0|cpu|cpu|D_iw [2]),
	.dataf(!\u0|cpu|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_cmp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_cmp~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_cmp~0 .lut_mask = 64'h70000000E0000000;
defparam \u0|cpu|cpu|D_ctrl_cmp~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N18
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_cmp~1 (
	.dataa(!\u0|cpu|cpu|D_iw [2]),
	.datab(!\u0|cpu|cpu|D_iw [0]),
	.datac(!\u0|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.datad(!\u0|cpu|cpu|D_iw [3]),
	.datae(!\u0|cpu|cpu|D_iw [4]),
	.dataf(!\u0|cpu|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_cmp~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_cmp~1 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_cmp~1 .lut_mask = 64'h0080808080808008;
defparam \u0|cpu|cpu|D_ctrl_cmp~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N57
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_cmp~3 (
	.dataa(!\u0|cpu|cpu|D_iw [13]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_iw [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_cmp~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_cmp~3 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_cmp~3 .lut_mask = 64'hA0A0A0A000000000;
defparam \u0|cpu|cpu|D_ctrl_cmp~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N48
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_cmp~2 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|D_ctrl_cmp~0_combout ),
	.datac(!\u0|cpu|cpu|D_ctrl_cmp~1_combout ),
	.datad(!\u0|cpu|cpu|D_ctrl_cmp~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_cmp~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_cmp~2 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_cmp~2 .lut_mask = 64'h330F330F330F330F;
defparam \u0|cpu|cpu|D_ctrl_cmp~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N49
dffeas \u0|cpu|cpu|E_ctrl_cmp (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_cmp~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_ctrl_cmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_cmp .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_ctrl_cmp .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N57
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_logic~0 (
	.dataa(!\u0|cpu|cpu|D_iw [12]),
	.datab(!\u0|cpu|cpu|D_iw [13]),
	.datac(!\u0|cpu|cpu|D_iw [16]),
	.datad(!\u0|cpu|cpu|Equal95~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_logic~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_logic~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_logic~0 .lut_mask = 64'h0010001000000000;
defparam \u0|cpu|cpu|D_ctrl_logic~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N42
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_logic~1 (
	.dataa(!\u0|cpu|cpu|D_iw [3]),
	.datab(!\u0|cpu|cpu|D_iw [0]),
	.datac(!\u0|cpu|cpu|D_ctrl_logic~0_combout ),
	.datad(!\u0|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.datae(!\u0|cpu|cpu|D_iw [2]),
	.dataf(!\u0|cpu|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_logic~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_logic~1 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_logic~1 .lut_mask = 64'h0F0F4F0F0F0FCF0F;
defparam \u0|cpu|cpu|D_ctrl_logic~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N43
dffeas \u0|cpu|cpu|E_ctrl_logic (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_logic~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_ctrl_logic~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_logic .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_ctrl_logic .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N36
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result~0 (
	.dataa(!\u0|cpu|cpu|E_ctrl_retaddr~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_ctrl_cmp~q ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result~0 .lut_mask = 64'hA0A00000A0A00000;
defparam \u0|cpu|cpu|E_alu_result~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N9
cyclonev_lcell_comb \u0|cpu|cpu|Add3~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|F_pc [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add3~13_sumout ),
	.cout(\u0|cpu|cpu|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add3~13 .extended_lut = "off";
defparam \u0|cpu|cpu|Add3~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|cpu|cpu|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N6
cyclonev_lcell_comb \u0|cpu|cpu|Add3~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|F_pc [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add3~9_sumout ),
	.cout(\u0|cpu|cpu|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add3~9 .extended_lut = "off";
defparam \u0|cpu|cpu|Add3~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|cpu|cpu|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N57
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[8]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[8]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h0E0C2E0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2 .lut_mask = 64'h333300003333FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 .lut_mask = 64'h0000F0F00000F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .lut_mask = 64'hAAAAAAAA00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 .lut_mask = 64'h0500050205000500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .lut_mask = 64'h30303F3F30303F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6 .lut_mask = 64'h3030303040000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7 .lut_mask = 64'h0000000000002020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .lut_mask = 64'h50505F5F50505F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 .lut_mask = 64'h05050505F5F5F5F5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N36
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|Mux37~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|Mux37~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|Mux37~0 .lut_mask = 64'hF000F000F000F000;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'hFFFF0000F0F00000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 64'h000000F0001100A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000000000002000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h111533351F1F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N3
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_uir (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_uir~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_uir .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_uir .lut_mask = 64'h00000000000F000F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_uir .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N31
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.100 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|Mux37~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_uir~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.100 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N9
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_cdr (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_cdr .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_cdr .lut_mask = 64'h0202020202020202;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_cdr .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N39
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~56 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0]),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~56 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~56 .lut_mask = 64'h02000200F2F5F2F5;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N48
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0 .lut_mask = 64'h0202020202020202;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N3
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~22 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~22 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~22 .lut_mask = 64'h00000000000A000A;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N30
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[36]~21 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[36]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[36]~21 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[36]~21 .lut_mask = 64'h0000577500000000;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[36]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N5
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[37] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[36]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [37]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[37] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[37] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N0
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~20 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [37]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~20 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~20 .lut_mask = 64'h0002000200020002;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N1
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[36]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[36]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[36]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[36]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[36]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N24
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~15 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.100~q ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~56_combout ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[36]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~15 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~15 .lut_mask = 64'h330533AF330533AF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N26
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[35] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [35]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[35] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[35] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N36
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_udr~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_udr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_udr~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_udr~0 .lut_mask = 64'h0000333300000000;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_udr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N38
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_udr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N41
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N22
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|sync2_udr (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|sync2_udr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|sync2_udr .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|sync2_udr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N24
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|sync2_udr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N26
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N29
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[35] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[35] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N42
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_uir~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N44
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N45
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N47
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N2
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|sync2_uir (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|sync2_uir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|sync2_uir .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|sync2_uir .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N3
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jxuir~0 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|sync2_uir~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jxuir~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jxuir~0 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jxuir~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N4
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jxuir (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jxuir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jxuir .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jxuir .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N35
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|ir[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|ir[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|ir[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N50
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|enable_action_strobe (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|enable_action_strobe .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|enable_action_strobe .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N31
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|ir[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|ir[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|ir[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N30
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|ir [1]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|ir [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .lut_mask = 64'h0A0A00000A0A0000;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N24
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~1_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~1_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~1_wirecell .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~1_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~1_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N51
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0 .lut_mask = 64'hFAFAFAFAFAFAFAFA;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N2
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[36] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[36]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [36]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[36] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N23
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[36] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [36]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[36] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N20
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[37] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[37] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[37] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N48
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|ir [0]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|ir [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0 .lut_mask = 64'h0000000000F000F0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N18
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1 .lut_mask = 64'h00000000F0F00000;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N5
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N54
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[29]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[29]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N55
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N6
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .lut_mask = 64'h00F000F000F000F0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N42
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a .lut_mask = 64'h0000333300003333;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N51
cyclonev_lcell_comb \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~1 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [15]),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [12]),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [14]),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [11]),
	.datae(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [13]),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~1 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~1 .lut_mask = 64'h8244407336B28DD7;
defparam \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N18
cyclonev_lcell_comb \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~2 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [3]),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [4]),
	.datae(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [5]),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~2 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~2 .lut_mask = 64'h4666662E00030007;
defparam \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N12
cyclonev_lcell_comb \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~0 (
	.dataa(!\u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~1_combout ),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [4]),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datae(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [5]),
	.dataf(!\u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~0 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~0 .lut_mask = 64'h00000000FFFFFDFF;
defparam \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N13
dffeas \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N31
dffeas \u0|cpu|cpu|D_iw[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [23]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N30
cyclonev_lcell_comb \u0|cpu|cpu|M_st_data[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_st_data[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[9]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_st_data[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_st_data[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N40
dffeas \u0|cpu|cpu|M_dst_regnum[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_dst_regnum [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_dst_regnum[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N50
dffeas \u0|cpu|cpu|A_dst_regnum_from_M[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_dst_regnum [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_dst_regnum_from_M [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_dst_regnum_from_M[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_dst_regnum_from_M[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N48
cyclonev_lcell_comb \u0|cpu|cpu|A_dst_regnum~2 (
	.dataa(!\u0|cpu|cpu|A_exc_any~q ),
	.datab(!\u0|cpu|cpu|A_exc_break~q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_dst_regnum_from_M [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_dst_regnum~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_dst_regnum~2 .extended_lut = "off";
defparam \u0|cpu|cpu|A_dst_regnum~2 .lut_mask = 64'h77FF77FF77FF77FF;
defparam \u0|cpu|cpu|A_dst_regnum~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N53
dffeas \u0|cpu|cpu|A_dst_regnum_from_M[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_dst_regnum [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_dst_regnum_from_M [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_dst_regnum_from_M[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_dst_regnum_from_M[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N51
cyclonev_lcell_comb \u0|cpu|cpu|A_dst_regnum~3 (
	.dataa(!\u0|cpu|cpu|A_exc_any~q ),
	.datab(!\u0|cpu|cpu|A_exc_break~q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_dst_regnum_from_M [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_dst_regnum~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_dst_regnum~3 .extended_lut = "off";
defparam \u0|cpu|cpu|A_dst_regnum~3 .lut_mask = 64'h77FF77FF77FF77FF;
defparam \u0|cpu|cpu|A_dst_regnum~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N24
cyclonev_lcell_comb \u0|cpu|cpu|M_st_data[10]~feeder (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_src2_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_st_data[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[10]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_st_data[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|cpu|cpu|M_st_data[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~0_combout  = ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ( ((\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & 
// \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q )) # (\u0|cpu|cpu|i_read~q ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ( (\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & 
// \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ) ) )

	.dataa(!\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datad(!\u0|cpu|cpu|i_read~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~0 .lut_mask = 64'h0505050505FF05FF;
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N38
dffeas \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout  = (!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used [1] & \u0|cpu|cpu|clr_break_line~q )

	.dataa(!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|clr_break_line~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N29
dffeas \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][94] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][94]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][94] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][94] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~3 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~3_combout  = ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & ( (!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][94]~q ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & ( (!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1])) # (\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ((\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][94]~q ))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][94]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~3 .lut_mask = 64'h44774477CCFFCCFF;
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N44
dffeas \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]~2_combout  = ( \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used [0] & ( \u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout  & ( 
// (!\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg [0]) # (\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used [1]) ) ) ) # ( \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used [0] & ( 
// !\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout  & ( ((!\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg [0]) # ((\u0|cpu|cpu|clr_break_line~q  & \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~0_combout ))) # 
// (\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used [1]) ) ) ) # ( !\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used [0] & ( !\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout  & ( 
// (!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used [1] & (\u0|cpu|cpu|clr_break_line~q  & \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~0_combout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\u0|cpu|cpu|clr_break_line~q ),
	.datac(!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg [0]),
	.datae(!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used [0]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 64'h0202FF570000FF55;
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N43
dffeas \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q  & ( \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg [0] ) ) # ( 
// !\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N44
dffeas \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][61] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~3_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][61]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][61] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  = (\u0|mm_interconnect_0|router_001|Equal1~0_combout  & (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & 
// ((!\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~DUPLICATE_q ) # (\u0|mm_interconnect_0|cpu_instruction_master_limiter|last_channel [0]))))

	.dataa(!\u0|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|last_channel [0]),
	.datad(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 .lut_mask = 64'h1101110111011101;
defparam \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N45
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|read~0 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|read~q ),
	.datac(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|read~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|read~0 .lut_mask = 64'h0C000C003F333F33;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|read~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N47
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|read (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|read~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|read .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N51
cyclonev_lcell_comb \u0|cpu|cpu|rf_b_rd_port_addr[0]~0 (
	.dataa(!\u0|cpu|cpu|D_iw [22]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|F_stall~0_combout ),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|rf_b_rd_port_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|rf_b_rd_port_addr[0]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|rf_b_rd_port_addr[0]~0 .lut_mask = 64'h05F505F505F505F5;
defparam \u0|cpu|cpu|rf_b_rd_port_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N33
cyclonev_lcell_comb \u0|cpu|cpu|rf_b_rd_port_addr[1]~1 (
	.dataa(!\u0|cpu|cpu|D_iw [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|F_stall~0_combout ),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|rf_b_rd_port_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|rf_b_rd_port_addr[1]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|rf_b_rd_port_addr[1]~1 .lut_mask = 64'h00005555FFFF5555;
defparam \u0|cpu|cpu|rf_b_rd_port_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N20
dffeas \u0|cpu|cpu|D_iw[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [24]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N18
cyclonev_lcell_comb \u0|cpu|cpu|rf_b_rd_port_addr[2]~2 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|F_stall~0_combout ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [24]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|rf_b_rd_port_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|rf_b_rd_port_addr[2]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|rf_b_rd_port_addr[2]~2 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \u0|cpu|cpu|rf_b_rd_port_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N51
cyclonev_lcell_comb \u0|cpu|cpu|rf_b_rd_port_addr[3]~3 (
	.dataa(!\u0|cpu|cpu|D_iw [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|F_stall~0_combout ),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|rf_b_rd_port_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|rf_b_rd_port_addr[3]~3 .extended_lut = "off";
defparam \u0|cpu|cpu|rf_b_rd_port_addr[3]~3 .lut_mask = 64'h00005555FFFF5555;
defparam \u0|cpu|cpu|rf_b_rd_port_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y12_N54
cyclonev_lcell_comb \u0|cpu|cpu|M_st_data[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_st_data[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[11]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_st_data[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_st_data[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N54
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[9]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[9]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y12_N24
cyclonev_lcell_comb \u0|cpu|cpu|M_st_data[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_st_data[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[8]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_st_data[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_st_data[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N36
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[20]~4 (
	.dataa(!\u0|cpu|cpu|D_ctrl_b_is_dst~q ),
	.datab(!\u0|cpu|cpu|Equal304~0_combout ),
	.datac(!\u0|cpu|cpu|D_src2_reg[20]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_regnum_b_cmp_D~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[20]~4 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[20]~4 .lut_mask = 64'h7F7F7F7F77777777;
defparam \u0|cpu|cpu|D_src2_reg[20]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N18
cyclonev_lcell_comb \u0|cpu|cpu|Add0~25 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [14]),
	.datac(!\u0|cpu|cpu|Add3~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add0~25_sumout ),
	.cout(\u0|cpu|cpu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add0~25 .extended_lut = "off";
defparam \u0|cpu|cpu|Add0~25 .lut_mask = 64'h0000F0F000003333;
defparam \u0|cpu|cpu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N19
dffeas \u0|cpu|cpu|D_br_taken_waddr_partial[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_br_taken_waddr_partial [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_br_taken_waddr_partial[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_br_taken_waddr_partial[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N30
cyclonev_lcell_comb \u0|cpu|cpu|E_extra_pc[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_br_taken_waddr_partial [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_extra_pc[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_extra_pc[6]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_extra_pc[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|E_extra_pc[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N43
dffeas \u0|cpu|cpu|D_pc_plus_one[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|Add3~25_sumout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc_plus_one [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc_plus_one[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc_plus_one[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N24
cyclonev_lcell_comb \u0|cpu|cpu|E_ctrl_br_cond_nxt~0 (
	.dataa(!\u0|cpu|cpu|D_iw [4]),
	.datab(!\u0|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|D_iw [3]),
	.datad(!\u0|cpu|cpu|D_iw [0]),
	.datae(!\u0|cpu|cpu|D_iw [2]),
	.dataf(!\u0|cpu|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_ctrl_br_cond_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_br_cond_nxt~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_ctrl_br_cond_nxt~0 .lut_mask = 64'h0200130022003300;
defparam \u0|cpu|cpu|E_ctrl_br_cond_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y14_N26
dffeas \u0|cpu|cpu|E_valid_from_D (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_valid~combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_valid_from_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_valid_from_D .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_valid_from_D .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N51
cyclonev_lcell_comb \u0|cpu|cpu|E_valid (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|M_pipe_flush~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_valid_from_D~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_valid .extended_lut = "off";
defparam \u0|cpu|cpu|E_valid .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|cpu|cpu|E_valid .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y14_N53
dffeas \u0|cpu|cpu|M_valid_from_E (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_valid~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_valid_from_E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_valid_from_E .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_valid_from_E .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N26
dffeas \u0|cpu|cpu|E_ctrl_br_cond (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_ctrl_br_cond_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_ctrl_br_cond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_br_cond .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_ctrl_br_cond .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N29
dffeas \u0|cpu|cpu|M_ctrl_br_cond (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_ctrl_br_cond~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_ctrl_br_cond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_ctrl_br_cond .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_ctrl_br_cond .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N27
cyclonev_lcell_comb \u0|cpu|cpu|M_bht_wr_en_unfiltered (
	.dataa(!\u0|cpu|cpu|M_valid_from_E~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|M_ctrl_br_cond~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_bht_wr_en_unfiltered~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_bht_wr_en_unfiltered .extended_lut = "off";
defparam \u0|cpu|cpu|M_bht_wr_en_unfiltered .lut_mask = 64'h0055005500550055;
defparam \u0|cpu|cpu|M_bht_wr_en_unfiltered .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N27
cyclonev_lcell_comb \u0|cpu|cpu|F_ctrl_unsigned_lo_imm16~1 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [3]),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [5]),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [4]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ctrl_unsigned_lo_imm16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ctrl_unsigned_lo_imm16~1 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ctrl_unsigned_lo_imm16~1 .lut_mask = 64'h1438143800000000;
defparam \u0|cpu|cpu|F_ctrl_unsigned_lo_imm16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N54
cyclonev_lcell_comb \u0|cpu|cpu|Equal0~0 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [4]),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datae(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [5]),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal0~0 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal0~0 .lut_mask = 64'h0000000000000400;
defparam \u0|cpu|cpu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N42
cyclonev_lcell_comb \u0|cpu|cpu|F_ctrl_unsigned_lo_imm16~0 (
	.dataa(!\u0|cpu|cpu|F_ctrl_unsigned_lo_imm16~1_combout ),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [13]),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [12]),
	.datae(!\u0|cpu|cpu|Equal0~0_combout ),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ctrl_unsigned_lo_imm16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ctrl_unsigned_lo_imm16~0 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ctrl_unsigned_lo_imm16~0 .lut_mask = 64'h444444F444444444;
defparam \u0|cpu|cpu|F_ctrl_unsigned_lo_imm16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N43
dffeas \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_ctrl_unsigned_lo_imm16~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N33
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_shift_right_arith~0 (
	.dataa(!\u0|cpu|cpu|D_iw [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|Equal95~0_combout ),
	.dataf(!\u0|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_shift_right_arith~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_shift_right_arith~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_shift_right_arith~0 .lut_mask = 64'h000000000000AAAA;
defparam \u0|cpu|cpu|D_ctrl_shift_right_arith~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N3
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[31]~23 (
	.dataa(!\u0|cpu|cpu|D_iw [11]),
	.datab(!\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~q ),
	.datac(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datad(!\u0|cpu|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ctrl_shift_right_arith~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[31]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[31]~23 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[31]~23 .lut_mask = 64'h000C000C00040004;
defparam \u0|cpu|cpu|D_src2[31]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N12
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_late_result~2 (
	.dataa(!\u0|cpu|cpu|D_iw [11]),
	.datab(!\u0|cpu|cpu|D_iw [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|D_iw [12]),
	.dataf(!\u0|cpu|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_late_result~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_late_result~2 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_late_result~2 .lut_mask = 64'h0000000000001111;
defparam \u0|cpu|cpu|D_ctrl_late_result~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N30
cyclonev_lcell_comb \u0|cpu|cpu|Equal95~6 (
	.dataa(!\u0|cpu|cpu|D_iw [4]),
	.datab(!\u0|cpu|cpu|D_iw [3]),
	.datac(!\u0|cpu|cpu|D_iw [5]),
	.datad(!\u0|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.datae(!\u0|cpu|cpu|D_iw [2]),
	.dataf(!\u0|cpu|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal95~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal95~6 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal95~6 .lut_mask = 64'h0000080000000000;
defparam \u0|cpu|cpu|Equal95~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N42
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_mul_lsw~0 (
	.dataa(!\u0|cpu|cpu|D_ctrl_late_result~2_combout ),
	.datab(!\u0|cpu|cpu|Equal95~6_combout ),
	.datac(!\u0|cpu|cpu|Equal95~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_mul_lsw~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_mul_lsw~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_mul_lsw~0 .lut_mask = 64'h3737373737373737;
defparam \u0|cpu|cpu|D_ctrl_mul_lsw~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y14_N44
dffeas \u0|cpu|cpu|E_ctrl_mul_lsw (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_mul_lsw~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_ctrl_mul_lsw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_mul_lsw .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_ctrl_mul_lsw .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N46
dffeas \u0|cpu|cpu|M_ctrl_mul_lsw (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_ctrl_mul_lsw~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_ctrl_mul_lsw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_ctrl_mul_lsw .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_ctrl_mul_lsw .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N13
dffeas \u0|cpu|cpu|A_ctrl_mul_lsw (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_ctrl_mul_lsw~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_ctrl_mul_lsw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_ctrl_mul_lsw .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_ctrl_mul_lsw .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N54
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_shift_rot~0 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|D_iw [13]),
	.datac(!\u0|cpu|cpu|Equal95~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_shift_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_shift_rot~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_shift_rot~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \u0|cpu|cpu|D_ctrl_shift_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N56
dffeas \u0|cpu|cpu|E_ctrl_shift_rot (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_shift_rot~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_shift_rot .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N10
dffeas \u0|cpu|cpu|M_ctrl_shift_rot (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_ctrl_shift_rot~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_ctrl_shift_rot .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N16
dffeas \u0|cpu|cpu|A_ctrl_shift_rot (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_ctrl_shift_rot~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_ctrl_shift_rot .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N12
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[1]~0 (
	.dataa(!\u0|cpu|cpu|A_exc_any~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_ctrl_mul_lsw~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[1]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[1]~0 .lut_mask = 64'h00AA00AAAAAAAAAA;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N5
dffeas \u0|cpu|cpu|A_ctrl_ld (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_ctrl_ld~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_ctrl_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_ctrl_ld .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_ctrl_ld .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y14_N57
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_sel_nxt~0 (
	.dataa(!\u0|cpu|cpu|A_mem_stall~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_sel_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_sel_nxt~0 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_sel_nxt~0 .lut_mask = 64'h0000000055555555;
defparam \u0|cpu|cpu|A_slow_inst_sel_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N58
dffeas \u0|cpu|cpu|A_slow_inst_sel (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_sel_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_sel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_sel .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_sel .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N15
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[1]~1 (
	.dataa(!\u0|cpu|cpu|A_exc_any~q ),
	.datab(!\u0|cpu|cpu|A_slow_inst_sel~q ),
	.datac(!\u0|cpu|cpu|A_ctrl_mul_lsw~q ),
	.datad(!\u0|cpu|cpu|A_ctrl_shift_rot~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[1]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[1]~1 .lut_mask = 64'h20A020A020A020A0;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N59
dffeas \u0|cpu|cpu|E_iw[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_iw [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_iw[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_iw[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N28
dffeas \u0|cpu|cpu|E_iw[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_iw[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_iw[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N58
dffeas \u0|cpu|cpu|E_iw[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_iw [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_iw[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_iw[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N30
cyclonev_lcell_comb \u0|cpu|cpu|Equal212~0 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_iw [0]),
	.datac(!\u0|cpu|cpu|E_iw [1]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_iw [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal212~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal212~0 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal212~0 .lut_mask = 64'h0303000003030000;
defparam \u0|cpu|cpu|Equal212~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N26
dffeas \u0|cpu|cpu|M_ctrl_ld8_ld16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|Equal212~0_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_ctrl_ld8_ld16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_ctrl_ld8_ld16 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_ctrl_ld8_ld16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N0
cyclonev_lcell_comb \u0|cpu|cpu|M_ld_align_byte2_byte3_fill (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|M_ctrl_ld8_ld16~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_exc_any~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_ld_align_byte2_byte3_fill~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_ld_align_byte2_byte3_fill .extended_lut = "off";
defparam \u0|cpu|cpu|M_ld_align_byte2_byte3_fill .lut_mask = 64'h0F0F0F0F00000000;
defparam \u0|cpu|cpu|M_ld_align_byte2_byte3_fill .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N1
dffeas \u0|cpu|cpu|A_ld_align_byte2_byte3_fill (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_ld_align_byte2_byte3_fill~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_ld_align_byte2_byte3_fill .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_ld_align_byte2_byte3_fill .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N56
dffeas \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][56] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][56] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][56] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~2_combout  = ( \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][56]~q  ) ) # ( 
// !\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~0_combout  ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][56]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~2 .lut_mask = 64'h3333333300FF00FF;
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N5
dffeas \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][56] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][56] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][56] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  = (\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg [0] & ((!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][56]~q ) # 
// (!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][74]~q )))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][56]~q ),
	.datad(!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][74]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0 .lut_mask = 64'h3330333033303330;
defparam \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N21
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[31]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N30
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~13_sumout ),
	.cout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~13 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N33
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~5_sumout ),
	.cout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~5 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N12
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N14
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N34
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~5_sumout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y7_N45
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[1]~1 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[1]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[1]~1 .lut_mask = 64'h555500005555FFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N1
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [40]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N36
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~9_sumout ),
	.cout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~9 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N20
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y7_N36
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_data[41] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_data [41] = ( \u0|cpu|cpu|A_mem_baddr [5] & ( ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u0|cpu|cpu|ic_fill_line [0])) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]) ) ) # ( !\u0|cpu|cpu|A_mem_baddr 
// [5] & ( (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u0|cpu|cpu|ic_fill_line [0]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(!\u0|cpu|cpu|ic_fill_line [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_data [41]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[41] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[41] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[41] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N7
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [41]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N39
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~21_sumout ),
	.cout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~21 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N40
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~21_sumout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N57
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[3]~3 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [3]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[3]~3 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[3]~3 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N42
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~25_sumout ),
	.cout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~25 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N43
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~25_sumout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N36
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[6]~feeder (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|D_iw [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[6]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|cpu|cpu|E_src2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N3
cyclonev_lcell_comb \u0|cpu|cpu|M_regnum_b_cmp_F~1 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [25]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [26]),
	.datad(!\u0|cpu|cpu|M_dst_regnum [3]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_dst_regnum [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_regnum_b_cmp_F~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_regnum_b_cmp_F~1 .extended_lut = "off";
defparam \u0|cpu|cpu|M_regnum_b_cmp_F~1 .lut_mask = 64'hA050A0500A050A05;
defparam \u0|cpu|cpu|M_regnum_b_cmp_F~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N23
dffeas \u0|cpu|cpu|M_dst_regnum[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_dst_regnum [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_dst_regnum[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N33
cyclonev_lcell_comb \u0|cpu|cpu|M_regnum_b_cmp_F~0 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [22]),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [23]),
	.datac(!\u0|cpu|cpu|M_dst_regnum [1]),
	.datad(!\u0|cpu|cpu|M_dst_regnum [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_regnum_b_cmp_F~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_regnum_b_cmp_F~0 .extended_lut = "off";
defparam \u0|cpu|cpu|M_regnum_b_cmp_F~0 .lut_mask = 64'h8241824182418241;
defparam \u0|cpu|cpu|M_regnum_b_cmp_F~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N12
cyclonev_lcell_comb \u0|cpu|cpu|M_regnum_b_cmp_F (
	.dataa(!\u0|cpu|cpu|M_regnum_b_cmp_F~1_combout ),
	.datab(!\u0|cpu|cpu|M_wr_dst_reg~0_combout ),
	.datac(!\u0|cpu|cpu|M_dst_regnum [2]),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [24]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_regnum_b_cmp_F~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_regnum_b_cmp_F~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_regnum_b_cmp_F .extended_lut = "off";
defparam \u0|cpu|cpu|M_regnum_b_cmp_F .lut_mask = 64'h0000000040044004;
defparam \u0|cpu|cpu|M_regnum_b_cmp_F .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y15_N14
dffeas \u0|cpu|cpu|A_regnum_b_cmp_D (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_regnum_b_cmp_F~combout ),
	.asdata(\u0|cpu|cpu|M_regnum_b_cmp_D~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|F_stall~0_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_regnum_b_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_regnum_b_cmp_D .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_regnum_b_cmp_D .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y14_N12
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[20]~6 (
	.dataa(!\u0|cpu|cpu|A_regnum_b_cmp_D~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|D_ctrl_b_is_dst~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_regnum_b_cmp_D~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[20]~6 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[20]~6 .lut_mask = 64'h55005500FF00FF00;
defparam \u0|cpu|cpu|D_src2_reg[20]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y14_N15
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[20]~7 (
	.dataa(!\u0|cpu|cpu|A_regnum_b_cmp_D~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|W_regnum_b_cmp_D~q ),
	.datad(!\u0|cpu|cpu|D_ctrl_b_is_dst~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_regnum_b_cmp_D~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[20]~7 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[20]~7 .lut_mask = 64'h5F005F0000000000;
defparam \u0|cpu|cpu|D_src2_reg[20]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N51
cyclonev_lcell_comb \u0|cpu|cpu|E_extra_pc[4]~feeder (
	.dataa(!\u0|cpu|cpu|D_br_taken_waddr_partial [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_extra_pc[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_extra_pc[4]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_extra_pc[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|E_extra_pc[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N14
dffeas \u0|cpu|cpu|D_pc_plus_one[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc_plus_one [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc_plus_one[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc_plus_one[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N52
dffeas \u0|cpu|cpu|E_extra_pc[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_extra_pc[4]~feeder_combout ),
	.asdata(\u0|cpu|cpu|D_pc_plus_one [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|D_br_pred_not_taken~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_extra_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_extra_pc[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_extra_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y17_N45
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_shift_right_arith~1 (
	.dataa(!\u0|cpu|cpu|D_ctrl_shift_right_arith~0_combout ),
	.datab(!\u0|cpu|cpu|D_iw [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_shift_right_arith~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_shift_right_arith~1 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_shift_right_arith~1 .lut_mask = 64'h1111111111111111;
defparam \u0|cpu|cpu|D_ctrl_shift_right_arith~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y17_N47
dffeas \u0|cpu|cpu|E_ctrl_shift_rot_right (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_shift_right_arith~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_ctrl_shift_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_shift_rot_right .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_ctrl_shift_rot_right .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N29
dffeas \u0|cpu|cpu|D_iw[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N8
dffeas \u0|cpu|cpu|W_wr_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[2]~4_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N39
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[12]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[12]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N30
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[7]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|E_src2[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N48
cyclonev_lcell_comb \u0|cpu|cpu|F_ctrl_hi_imm16~0 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [3]),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [4]),
	.datae(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [5]),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ctrl_hi_imm16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ctrl_hi_imm16~0 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ctrl_hi_imm16~0 .lut_mask = 64'h0000000000000888;
defparam \u0|cpu|cpu|F_ctrl_hi_imm16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N49
dffeas \u0|cpu|cpu|D_ctrl_hi_imm16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_ctrl_hi_imm16~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_ctrl_hi_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_hi_imm16 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_ctrl_hi_imm16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N51
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[12]~1 (
	.dataa(!\u0|cpu|cpu|D_iw [11]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datad(!\u0|cpu|cpu|D_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ctrl_shift_right_arith~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[12]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[12]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[12]~1 .lut_mask = 64'h000F000F0A0F0A0F;
defparam \u0|cpu|cpu|E_src2[12]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \u0|cpu|cpu|E_src2[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_src2[7]~feeder_combout ),
	.asdata(\u0|cpu|cpu|D_src2_reg[7]~24_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_src2[12]~1_combout ),
	.sload(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N21
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[5]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|E_src2[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N48
cyclonev_lcell_comb \u0|cpu|cpu|M_st_data[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_src2_reg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_st_data[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[15]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_st_data[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|cpu|cpu|M_st_data[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y17_N24
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_rot~0 (
	.dataa(!\u0|cpu|cpu|D_iw [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ctrl_shift_right_arith~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_rot~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_rot~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \u0|cpu|cpu|D_ctrl_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y17_N26
dffeas \u0|cpu|cpu|E_ctrl_rot (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_rot~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_ctrl_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_rot .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_ctrl_rot .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N52
dffeas \u0|cpu|cpu|E_pc[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_pc [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_pc[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N45
cyclonev_lcell_comb \u0|cpu|cpu|E_pc[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_pc[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_pc[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_pc[4]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_pc[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|cpu|cpu|E_pc[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N46
dffeas \u0|cpu|cpu|E_pc[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_pc[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_pc[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_pc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N2
dffeas \u0|cpu|cpu|E_pc[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_pc [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_pc[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_pc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N41
dffeas \u0|cpu|cpu|D_pc[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_pc [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N44
dffeas \u0|cpu|cpu|E_pc[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_pc [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_pc[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_pc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N44
dffeas \u0|cpu|cpu|E_pc[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_pc [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_pc[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N21
cyclonev_lcell_comb \u0|cpu|cpu|D_pc[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|F_pc [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_pc[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc[0]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|D_pc[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|D_pc[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N22
dffeas \u0|cpu|cpu|D_pc[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_pc[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N3
cyclonev_lcell_comb \u0|cpu|cpu|E_pc[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_pc[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_pc[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_pc[0]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_pc[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|E_pc[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N4
dffeas \u0|cpu|cpu|E_pc[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_pc[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_pc[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_pc[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_pc[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N0
cyclonev_lcell_comb \u0|cpu|cpu|Add7~1 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_pc [1]),
	.datac(!\u0|cpu|cpu|E_pc[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add7~1_sumout ),
	.cout(\u0|cpu|cpu|Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add7~1 .extended_lut = "off";
defparam \u0|cpu|cpu|Add7~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u0|cpu|cpu|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N3
cyclonev_lcell_comb \u0|cpu|cpu|Add7~5 (
	.dataa(!\u0|cpu|cpu|E_pc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add7~5_sumout ),
	.cout(\u0|cpu|cpu|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add7~5 .extended_lut = "off";
defparam \u0|cpu|cpu|Add7~5 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|cpu|cpu|Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N6
cyclonev_lcell_comb \u0|cpu|cpu|Add7~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_pc [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add7~9_sumout ),
	.cout(\u0|cpu|cpu|Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add7~9 .extended_lut = "off";
defparam \u0|cpu|cpu|Add7~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|cpu|cpu|Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N9
cyclonev_lcell_comb \u0|cpu|cpu|Add7~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_pc [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add7~13_sumout ),
	.cout(\u0|cpu|cpu|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add7~13 .extended_lut = "off";
defparam \u0|cpu|cpu|Add7~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|cpu|cpu|Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N12
cyclonev_lcell_comb \u0|cpu|cpu|Add7~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_pc [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add7~17_sumout ),
	.cout(\u0|cpu|cpu|Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add7~17 .extended_lut = "off";
defparam \u0|cpu|cpu|Add7~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|cpu|cpu|Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N13
dffeas \u0|cpu|cpu|M_pc_plus_one[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add7~17_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pc_plus_one [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pc_plus_one[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pc_plus_one[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N15
cyclonev_lcell_comb \u0|cpu|cpu|A_inst_result[7]~feeder (
	.dataa(!\u0|cpu|cpu|M_pc_plus_one [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_inst_result[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[7]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|A_inst_result[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|A_inst_result[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N54
cyclonev_lcell_comb \u0|cpu|cpu|E_op_rdctl~1 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_iw [12]),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|E_op_rdctl~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_op_rdctl~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_op_rdctl~1 .extended_lut = "off";
defparam \u0|cpu|cpu|E_op_rdctl~1 .lut_mask = 64'h0033003300000000;
defparam \u0|cpu|cpu|E_op_rdctl~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N42
cyclonev_lcell_comb \u0|cpu|cpu|E_op_rdctl (
	.dataa(!\u0|cpu|cpu|E_iw [14]),
	.datab(!\u0|cpu|cpu|E_op_rdctl~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_op_rdctl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_op_rdctl .extended_lut = "off";
defparam \u0|cpu|cpu|E_op_rdctl .lut_mask = 64'h2222222222222222;
defparam \u0|cpu|cpu|E_op_rdctl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N43
dffeas \u0|cpu|cpu|M_ctrl_rd_ctl_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_ctrl_rd_ctl_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_ctrl_rd_ctl_reg .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_ctrl_rd_ctl_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N27
cyclonev_lcell_comb \u0|cpu|cpu|A_inst_result[7]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|M_ctrl_rd_ctl_reg~q ),
	.dataf(!\u0|cpu|cpu|M_exc_any~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_inst_result[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[7]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|A_inst_result[7]~0 .lut_mask = 64'h0000FFFF00000000;
defparam \u0|cpu|cpu|A_inst_result[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N16
dffeas \u0|cpu|cpu|A_inst_result[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_inst_result[7]~feeder_combout ),
	.asdata(\u0|cpu|cpu|M_alu_result [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|A_inst_result[7]~0_combout ),
	.sload(!\u0|cpu|cpu|M_exc_any~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y17_N42
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_shift_rot_left~0 (
	.dataa(!\u0|cpu|cpu|D_ctrl_shift_right_arith~0_combout ),
	.datab(!\u0|cpu|cpu|D_iw [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_shift_rot_left~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_shift_rot_left~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_shift_rot_left~0 .lut_mask = 64'h4444444444444444;
defparam \u0|cpu|cpu|D_ctrl_shift_rot_left~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y17_N44
dffeas \u0|cpu|cpu|E_ctrl_shift_rot_left (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_shift_rot_left~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_ctrl_shift_rot_left~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_shift_rot_left .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_ctrl_shift_rot_left .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y17_N30
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_sel_fill0~0 (
	.dataa(!\u0|cpu|cpu|E_src2 [3]),
	.datab(!\u0|cpu|cpu|E_src2 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_ctrl_shift_rot_left~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_sel_fill0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_sel_fill0~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_sel_fill0~0 .lut_mask = 64'h0000000077777777;
defparam \u0|cpu|cpu|E_rot_sel_fill0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y17_N31
dffeas \u0|cpu|cpu|M_rot_sel_fill0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_sel_fill0~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_sel_fill0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_sel_fill0 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_sel_fill0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N54
cyclonev_lcell_comb \u0|cpu|cpu|Add10~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datad(!\u0|cpu|cpu|E_src2 [0]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Add10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add10~0 .extended_lut = "off";
defparam \u0|cpu|cpu|Add10~0 .lut_mask = 64'h000F000FFFF0FFF0;
defparam \u0|cpu|cpu|Add10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N15
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[24]~0 (
	.dataa(!\u0|cpu|cpu|D_iw [11]),
	.datab(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datac(!\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ctrl_shift_right_arith~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[24]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[24]~0 .lut_mask = 64'h0303030323232323;
defparam \u0|cpu|cpu|E_src2[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N18
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_mem16~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_iw [3]),
	.datad(!\u0|cpu|cpu|D_iw [4]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_mem16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_mem16~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_mem16~0 .lut_mask = 64'h000000000F000F00;
defparam \u0|cpu|cpu|D_ctrl_mem16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N19
dffeas \u0|cpu|cpu|E_ctrl_mem16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_mem16~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_ctrl_mem16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_mem16 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_ctrl_mem16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N45
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result~8 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_logic_result[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result~8 .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result~8 .lut_mask = 64'h0000000033333333;
defparam \u0|cpu|cpu|E_alu_result~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y14_N45
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[0]~1 (
	.dataa(!\u0|cpu|cpu|D_ctrl_b_is_dst~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_regnum_b_cmp_D~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|Equal304~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[0]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[0]~1 .lut_mask = 64'h0A0A0A0A00000000;
defparam \u0|cpu|cpu|D_src2_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y17_N6
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_pass3~0 (
	.dataa(!\u0|cpu|cpu|E_ctrl_rot~q ),
	.datab(!\u0|cpu|cpu|E_src2 [4]),
	.datac(!\u0|cpu|cpu|E_src2 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_ctrl_shift_rot_left~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_pass3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_pass3~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_pass3~0 .lut_mask = 64'h55555555FDFDFDFD;
defparam \u0|cpu|cpu|E_rot_pass3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y17_N7
dffeas \u0|cpu|cpu|M_rot_pass3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_pass3~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_pass3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_pass3 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_pass3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y17_N36
cyclonev_lcell_comb \u0|cpu|cpu|Add10~2 (
	.dataa(!\u0|cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datab(!\u0|cpu|cpu|E_src2 [1]),
	.datac(!\u0|cpu|cpu|E_src2 [3]),
	.datad(!\u0|cpu|cpu|E_src2 [0]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Add10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add10~2 .extended_lut = "off";
defparam \u0|cpu|cpu|Add10~2 .lut_mask = 64'h1E5A1E5A5A5A5A5A;
defparam \u0|cpu|cpu|Add10~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y17_N37
dffeas \u0|cpu|cpu|M_rot_rn[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add10~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_rn [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_rn[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_rn[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y17_N48
cyclonev_lcell_comb \u0|cpu|cpu|Add10~3 (
	.dataa(!\u0|cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datab(!\u0|cpu|cpu|E_src2 [2]),
	.datac(!\u0|cpu|cpu|E_src2 [3]),
	.datad(!\u0|cpu|cpu|E_src2 [1]),
	.datae(!\u0|cpu|cpu|E_src2 [0]),
	.dataf(!\u0|cpu|cpu|E_src2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Add10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add10~3 .extended_lut = "off";
defparam \u0|cpu|cpu|Add10~3 .lut_mask = 64'h15555555EAAAAAAA;
defparam \u0|cpu|cpu|Add10~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y17_N49
dffeas \u0|cpu|cpu|M_rot_rn[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add10~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_rn [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_rn[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_rn[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N34
dffeas \u0|cpu|cpu|E_iw[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_iw [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_iw[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_iw[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N9
cyclonev_lcell_comb \u0|cpu|cpu|Equal219~0 (
	.dataa(!\u0|cpu|cpu|E_iw [1]),
	.datab(!\u0|cpu|cpu|E_iw [0]),
	.datac(!\u0|cpu|cpu|E_iw [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal219~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal219~0 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal219~0 .lut_mask = 64'h0101010101010101;
defparam \u0|cpu|cpu|Equal219~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N3
cyclonev_lcell_comb \u0|cpu|cpu|Equal219~1 (
	.dataa(!\u0|cpu|cpu|E_iw [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|Equal219~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal219~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal219~1 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal219~1 .lut_mask = 64'h0000000055555555;
defparam \u0|cpu|cpu|Equal219~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N4
dffeas \u0|cpu|cpu|M_ctrl_ld32 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Equal219~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_ctrl_ld32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_ctrl_ld32 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_ctrl_ld32 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N44
dffeas \u0|cpu|cpu|A_ctrl_ld32 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_ctrl_ld32~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_ctrl_ld32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_ctrl_ld32 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_ctrl_ld32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N3
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[20]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[20]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[20]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N3
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[8]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|E_src2[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N4
dffeas \u0|cpu|cpu|E_src2[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_src2[8]~feeder_combout ),
	.asdata(\u0|cpu|cpu|D_src2_reg[8]~36_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_src2[12]~1_combout ),
	.sload(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N24
cyclonev_lcell_comb \u0|cpu|cpu|Add9~29 (
	.dataa(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_src2 [7]),
	.datad(!\u0|cpu|cpu|E_src1 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~29_sumout ),
	.cout(\u0|cpu|cpu|Add9~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~29 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~29 .lut_mask = 64'h0000A5A5000000FF;
defparam \u0|cpu|cpu|Add9~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N27
cyclonev_lcell_comb \u0|cpu|cpu|Add9~25 (
	.dataa(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|E_src2 [8]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src1[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~25_sumout ),
	.cout(\u0|cpu|cpu|Add9~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~25 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~25 .lut_mask = 64'h0000FF00000055AA;
defparam \u0|cpu|cpu|Add9~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N28
dffeas \u0|cpu|cpu|M_mem_baddr[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add9~25_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_mem_baddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_mem_baddr[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_mem_baddr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N23
dffeas \u0|cpu|cpu|A_mem_baddr[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_mem_baddr [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mem_baddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_baddr[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mem_baddr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_data[44] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_data [44] = ( \u0|cpu|cpu|ic_fill_line [3] & ( ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu|cpu|A_mem_baddr [8])) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]) ) ) # ( 
// !\u0|cpu|cpu|ic_fill_line [3] & ( (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu|cpu|A_mem_baddr [8]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_mem_baddr [8]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|ic_fill_line [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_data [44]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[44] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[44] .lut_mask = 64'h0033003355775577;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[44] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N49
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [44]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N45
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~29_sumout ),
	.cout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~29 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N15
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~38 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~38 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~38 .lut_mask = 64'h0202020200000000;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N24
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[30]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[30]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N26
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N57
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N6
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_iw [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[9]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|cpu|cpu|E_src2[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N7
dffeas \u0|cpu|cpu|E_src2[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_src2[9]~feeder_combout ),
	.asdata(\u0|cpu|cpu|D_src2_reg[9]~40_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_src2[12]~1_combout ),
	.sload(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N6
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result~12 (
	.dataa(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datab(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|E_src2 [9]),
	.datad(!\u0|cpu|cpu|E_src1 [9]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result~12 .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result~12 .lut_mask = 64'h4001400105540554;
defparam \u0|cpu|cpu|E_alu_result~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N42
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[9] (
	.dataa(!\u0|cpu|cpu|E_extra_pc [7]),
	.datab(!\u0|cpu|cpu|E_ctrl_retaddr~q ),
	.datac(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datad(!\u0|cpu|cpu|E_alu_result~12_combout ),
	.datae(!\u0|cpu|cpu|Add9~21_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[9] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[9] .lut_mask = 64'h11FF1FFF11FF1FFF;
defparam \u0|cpu|cpu|E_alu_result[9] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N1
dffeas \u0|cpu|cpu|M_alu_result[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_alu_result [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N0
cyclonev_lcell_comb \u0|cpu|cpu|E_pc[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_pc [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_pc[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_pc[7]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_pc[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|E_pc[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N1
dffeas \u0|cpu|cpu|E_pc[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_pc[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_pc[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_pc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N34
dffeas \u0|cpu|cpu|E_pc[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_pc [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_pc[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N15
cyclonev_lcell_comb \u0|cpu|cpu|Add7~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_pc [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add7~21_sumout ),
	.cout(\u0|cpu|cpu|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add7~21 .extended_lut = "off";
defparam \u0|cpu|cpu|Add7~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|cpu|cpu|Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N18
cyclonev_lcell_comb \u0|cpu|cpu|Add7~29 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_pc [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add7~29_sumout ),
	.cout(\u0|cpu|cpu|Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add7~29 .extended_lut = "off";
defparam \u0|cpu|cpu|Add7~29 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|cpu|cpu|Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N19
dffeas \u0|cpu|cpu|M_pc_plus_one[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add7~29_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pc_plus_one [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pc_plus_one[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pc_plus_one[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N27
cyclonev_lcell_comb \u0|cpu|cpu|A_inst_result[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|M_pc_plus_one [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_inst_result[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[9]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|A_inst_result[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|cpu|cpu|A_inst_result[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N28
dffeas \u0|cpu|cpu|A_inst_result[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_inst_result[9]~feeder_combout ),
	.asdata(\u0|cpu|cpu|M_alu_result [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|A_inst_result[7]~0_combout ),
	.sload(!\u0|cpu|cpu|M_exc_any~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N20
dffeas \u0|cpu|cpu|E_iw[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_iw [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_iw[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_iw[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N54
cyclonev_lcell_comb \u0|cpu|cpu|Equal215~0 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|Equal212~0_combout ),
	.datac(!\u0|cpu|cpu|E_iw [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal215~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal215~0 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal215~0 .lut_mask = 64'h0303030303030303;
defparam \u0|cpu|cpu|Equal215~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N55
dffeas \u0|cpu|cpu|M_ctrl_ld16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Equal215~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_ctrl_ld16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_ctrl_ld16 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_ctrl_ld16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N36
cyclonev_lcell_comb \u0|cpu|cpu|Equal212~1 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|Equal212~0_combout ),
	.datac(!\u0|cpu|cpu|E_iw [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal212~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal212~1 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal212~1 .lut_mask = 64'h3030303030303030;
defparam \u0|cpu|cpu|Equal212~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N37
dffeas \u0|cpu|cpu|M_ctrl_ld8 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Equal212~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_ctrl_ld8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_ctrl_ld8 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_ctrl_ld8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N24
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[25]~15 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~q ),
	.datac(!\u0|cpu|cpu|D_ctrl_hi_imm16~q ),
	.datad(!\u0|cpu|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[25]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[25]~15 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[25]~15 .lut_mask = 64'h00C000C03FFF3FFF;
defparam \u0|cpu|cpu|D_src2[25]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N3
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_mask[3]~3 (
	.dataa(!\u0|cpu|cpu|E_src2 [1]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_src2 [2]),
	.datad(!\u0|cpu|cpu|E_src2 [0]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_mask[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_mask[3]~3 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_mask[3]~3 .lut_mask = 64'h0F0F0F0F050F050F;
defparam \u0|cpu|cpu|E_rot_mask[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N4
dffeas \u0|cpu|cpu|M_rot_mask[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_mask[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_mask [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_mask[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_mask[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y17_N57
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_sel_fill1~0 (
	.dataa(!\u0|cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datab(!\u0|cpu|cpu|E_ctrl_shift_rot_left~q ),
	.datac(!\u0|cpu|cpu|E_src2 [4]),
	.datad(!\u0|cpu|cpu|E_src2 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_sel_fill1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_sel_fill1~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_sel_fill1~0 .lut_mask = 64'h0307030703070307;
defparam \u0|cpu|cpu|E_rot_sel_fill1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y17_N58
dffeas \u0|cpu|cpu|M_rot_sel_fill1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_sel_fill1~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_sel_fill1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_sel_fill1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_sel_fill1 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N38
dffeas \u0|cpu|cpu|M_rot_rn[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add10~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_rn[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_rn[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_rn[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N56
dffeas \u0|cpu|cpu|E_src2_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[5]~20_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y12_N51
cyclonev_lcell_comb \u0|cpu|cpu|M_st_data[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_src2_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_st_data[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[13]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_st_data[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|cpu|cpu|M_st_data[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N39
cyclonev_lcell_comb \u0|cpu|cpu|M_st_data[16]~feeder (
	.dataa(!\u0|cpu|cpu|E_src2_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_st_data[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[16]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_st_data[16]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|M_st_data[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N24
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[10]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|E_src2[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N26
dffeas \u0|cpu|cpu|E_src2[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_src2[10]~feeder_combout ),
	.asdata(\u0|cpu|cpu|D_src2_reg[10]~38_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_src2[12]~1_combout ),
	.sload(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N0
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[17]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[17]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[17]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N38
dffeas \u0|cpu|cpu|D_iw[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N12
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_mem8~0 (
	.dataa(!\u0|cpu|cpu|D_iw [1]),
	.datab(!\u0|cpu|cpu|D_iw [2]),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|D_iw [3]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_mem8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_mem8~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_mem8~0 .lut_mask = 64'h0000000077007700;
defparam \u0|cpu|cpu|D_ctrl_mem8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N14
dffeas \u0|cpu|cpu|E_ctrl_mem8 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_mem8~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|D_iw [4]),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_ctrl_mem8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_mem8 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_ctrl_mem8 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N0
cyclonev_lcell_comb \u0|cpu|cpu|Add9~134 (
	.dataa(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u0|cpu|cpu|Add9~134_cout ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~134 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~134 .lut_mask = 64'h0000000000005555;
defparam \u0|cpu|cpu|Add9~134 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N3
cyclonev_lcell_comb \u0|cpu|cpu|Add9~65 (
	.dataa(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_src1 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2 [0]),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~134_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~65_sumout ),
	.cout(\u0|cpu|cpu|Add9~66 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~65 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~65 .lut_mask = 64'h0000AA5500000F0F;
defparam \u0|cpu|cpu|Add9~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N9
cyclonev_lcell_comb \u0|cpu|cpu|E_mem_byte_en~0 (
	.dataa(!\u0|cpu|cpu|E_ctrl_mem16~q ),
	.datab(!\u0|cpu|cpu|E_ctrl_mem8~q ),
	.datac(!\u0|cpu|cpu|Add9~65_sumout ),
	.datad(!\u0|cpu|cpu|Add9~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_mem_byte_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_mem_byte_en~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_mem_byte_en~0 .lut_mask = 64'hFD99FD99FD99FD99;
defparam \u0|cpu|cpu|E_mem_byte_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N10
dffeas \u0|cpu|cpu|M_mem_byte_en[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_mem_byte_en~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_mem_byte_en [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_mem_byte_en[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_mem_byte_en[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N31
dffeas \u0|cpu|cpu|A_mem_byte_en[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_mem_byte_en [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mem_byte_en [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_byte_en[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mem_byte_en[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_data[32] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_data [32] = ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu|cpu|A_mem_byte_en [0])) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(!\u0|cpu|cpu|A_mem_byte_en [0]),
	.datac(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_data [32]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[32] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[32] .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[32] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N49
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N39
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N33
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Equal0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE_q ),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Equal0~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Equal0~0 .lut_mask = 64'h00000000F000F000;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N7
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N33
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [3]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~5 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~5 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N2
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N58
dffeas \u0|cpu|cpu|M_st_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_src2_reg [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N34
dffeas \u0|cpu|cpu|A_st_data[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[5]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~12 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout  = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \u0|cpu|cpu|A_st_data[5]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.dataf(!\u0|cpu|cpu|A_st_data[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~12 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~12 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N28
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N16
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_rd (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_rd .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_rd .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N4
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_rd_d1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_rd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_rd_d1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N3
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2 .lut_mask = 64'h05F505F505F505F5;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N31
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[5]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N0
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [5]),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~11 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~11 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N56
dffeas \u0|cpu|cpu|E_src2_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[6]~22_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N25
dffeas \u0|cpu|cpu|M_st_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_src2_reg [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N59
dffeas \u0|cpu|cpu|A_st_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~13 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout  = ( \u0|cpu|cpu|A_st_data [6] & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~13 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N50
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N49
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N21
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~7 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~7 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~7 .lut_mask = 64'h00000000C0C00000;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N55
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N3
cyclonev_lcell_comb \u0|cpu|cpu|E_mem_byte_en[1]~3 (
	.dataa(!\u0|cpu|cpu|E_ctrl_mem16~q ),
	.datab(!\u0|cpu|cpu|E_ctrl_mem8~q ),
	.datac(!\u0|cpu|cpu|Add9~65_sumout ),
	.datad(!\u0|cpu|cpu|Add9~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_mem_byte_en[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_mem_byte_en[1]~3 .extended_lut = "off";
defparam \u0|cpu|cpu|E_mem_byte_en[1]~3 .lut_mask = 64'hDF99DF99DF99DF99;
defparam \u0|cpu|cpu|E_mem_byte_en[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N5
dffeas \u0|cpu|cpu|M_mem_byte_en[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_mem_byte_en[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_mem_byte_en [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_mem_byte_en[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_mem_byte_en[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N2
dffeas \u0|cpu|cpu|A_mem_byte_en[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_mem_byte_en [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mem_byte_en [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_byte_en[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mem_byte_en[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_data[33] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_data [33] = ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu|cpu|A_mem_byte_en [1])) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(!\u0|cpu|cpu|A_mem_byte_en [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_data [33]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[33] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[33] .lut_mask = 64'h3737373737373737;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[33] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N44
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N51
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~3 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~3 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~3 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~23 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout  = ( \u0|cpu|cpu|A_st_data [9] & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~23 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~23 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N49
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y7_N15
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~22 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~22 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~22 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N21
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[13]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N23
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y7_N48
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[10]~feeder (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[10]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N43
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y7_N6
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N36
cyclonev_lcell_comb \u0|cpu|cpu|W_wr_data[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_wr_data_unfiltered[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|W_wr_data[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[4]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|W_wr_data[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|W_wr_data[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y15_N38
dffeas \u0|cpu|cpu|W_wr_data[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|W_wr_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y14_N12
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[4]~17 (
	.dataa(!\u0|cpu|cpu|W_wr_data[4]~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_wr_data_unfiltered[4]~6_combout ),
	.datae(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.dataf(!\u0|cpu|cpu|M_alu_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[4]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[4]~17 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[4]~17 .lut_mask = 64'h555500335555CCFF;
defparam \u0|cpu|cpu|D_src2_reg[4]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N18
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[4]~18 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[0]~8_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datad(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datae(!\u0|cpu|cpu|E_alu_result [4]),
	.dataf(!\u0|cpu|cpu|D_src2_reg[4]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[4]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[4]~18 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[4]~18 .lut_mask = 64'h0300CF005755DF55;
defparam \u0|cpu|cpu|D_src2_reg[4]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y14_N19
dffeas \u0|cpu|cpu|E_src2_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[4]~18_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N33
cyclonev_lcell_comb \u0|cpu|cpu|M_st_data[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_st_data[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[12]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_st_data[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_st_data[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N48
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[12]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|E_src2[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N49
dffeas \u0|cpu|cpu|E_src2[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_src2[12]~feeder_combout ),
	.asdata(\u0|cpu|cpu|D_src2_reg[12]~42_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_src2[12]~1_combout ),
	.sload(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N57
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[14]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[14]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[14]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~27 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout  = ( \u0|cpu|cpu|A_st_data [13] & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~27 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~27 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N31
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N54
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~26 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [13]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~26 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~26 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N27
cyclonev_lcell_comb \u0|cpu|cpu|M_st_data[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_st_data[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[14]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_st_data[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_st_data[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N51
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[29]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[29]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[29]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~28 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout  = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \u0|cpu|cpu|A_st_data [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_st_data [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~28 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~28 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N49
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y7_N12
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~27 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [15]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~27 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~27 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~15 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout  = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \u0|cpu|cpu|A_st_data [24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_st_data [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~15 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~15 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N8
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y7_N27
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N48
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~16 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout  = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \u0|cpu|cpu|A_st_data [26] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_st_data [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~16 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~16 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N56
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N57
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~15 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [26]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~15 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~15 .lut_mask = 64'h505050505F5F5F5F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~29 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~29_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_st_data [27])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_st_data [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~29 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~29 .lut_mask = 64'h0055005500550055;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1]~0_combout  = !\u0|mm_interconnect_0|router_001|Equal1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N50
dffeas \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N55
dffeas \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout  = (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~q  & 
// \u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]))

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0 .lut_mask = 64'h0088008800880088;
defparam \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted (
// Equation(s):
// \u0|mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout  = ( \u0|mm_interconnect_0|router_001|Equal1~0_combout  & ( \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout  & ( 
// (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id [1]) # (!\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q ))) ) ) ) # ( 
// !\u0|mm_interconnect_0|router_001|Equal1~0_combout  & ( \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout  & ( (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & (\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout  & 
// ((!\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q ) # (\u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id [1])))) ) ) ) # ( !\u0|mm_interconnect_0|router_001|Equal1~0_combout  & ( 
// !\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout  & ( (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & (\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout  & 
// ((!\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q ) # (\u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id [1])))) ) ) )

	.dataa(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id [1]),
	.datab(!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout ),
	.datad(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q ),
	.datae(!\u0|mm_interconnect_0|router_001|Equal1~0_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted .lut_mask = 64'h0301000003013322;
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N36
cyclonev_lcell_comb \u0|cpu|cpu|ic_fill_ap_offset_nxt[0]~0 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|D_pc[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|ic_fill_ap_offset [0]),
	.dataf(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_fill_ap_offset_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_ap_offset_nxt[0]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_fill_ap_offset_nxt[0]~0 .lut_mask = 64'h33333333FFFF0000;
defparam \u0|cpu|cpu|ic_fill_ap_offset_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N0
cyclonev_lcell_comb \u0|cpu|cpu|ic_fill_ap_offset[1]~0 (
	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout ),
	.datac(!\u0|cpu|cpu|D_ic_fill_starting~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_fill_ap_offset[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_ap_offset[1]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_fill_ap_offset[1]~0 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \u0|cpu|cpu|ic_fill_ap_offset[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N38
dffeas \u0|cpu|cpu|ic_fill_ap_offset[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_fill_ap_offset_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|ic_fill_ap_offset[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_ap_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_ap_offset[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_ap_offset[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N6
cyclonev_lcell_comb \u0|cpu|cpu|Add9~69 (
	.dataa(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_src2 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src1 [1]),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~69_sumout ),
	.cout(\u0|cpu|cpu|Add9~70 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~69 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~69 .lut_mask = 64'h0000FF0000005A5A;
defparam \u0|cpu|cpu|Add9~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N9
cyclonev_lcell_comb \u0|cpu|cpu|Add9~57 (
	.dataa(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_src1 [2]),
	.datad(!\u0|cpu|cpu|E_src2 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~57_sumout ),
	.cout(\u0|cpu|cpu|Add9~58 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~57 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~57 .lut_mask = 64'h0000F0F0000055AA;
defparam \u0|cpu|cpu|Add9~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N11
dffeas \u0|cpu|cpu|M_mem_baddr[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add9~57_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_mem_baddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_mem_baddr[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_mem_baddr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N0
cyclonev_lcell_comb \u0|cpu|cpu|A_mem_baddr[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_mem_baddr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_mem_baddr[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_baddr[2]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|A_mem_baddr[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|A_mem_baddr[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N1
dffeas \u0|cpu|cpu|A_mem_baddr[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_mem_baddr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mem_baddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_baddr[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mem_baddr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[38] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [38] = ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & ( ((\u0|cpu|cpu|ic_fill_ap_offset [0] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1])) # (\u0|cpu|cpu|A_mem_baddr [2]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & ( (\u0|cpu|cpu|ic_fill_ap_offset [0] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]) ) )

	.dataa(!\u0|cpu|cpu|ic_fill_ap_offset [0]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datad(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [38]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[38] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[38] .lut_mask = 64'h005500550F5F0F5F;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[38] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N3
cyclonev_lcell_comb \u0|cpu|cpu|ic_fill_ap_offset_nxt[1]~2 (
	.dataa(!\u0|cpu|cpu|ic_fill_ap_offset [0]),
	.datab(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|ic_fill_ap_offset [1]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_pc [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_fill_ap_offset_nxt[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_ap_offset_nxt[1]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_fill_ap_offset_nxt[1]~2 .lut_mask = 64'h11221122DDEEDDEE;
defparam \u0|cpu|cpu|ic_fill_ap_offset_nxt[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N5
dffeas \u0|cpu|cpu|ic_fill_ap_offset[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_fill_ap_offset_nxt[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|ic_fill_ap_offset[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_ap_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_ap_offset[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_ap_offset[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[39] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [39] = ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ( \u0|cpu|cpu|A_mem_baddr [3] & ( (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ) # (\u0|cpu|cpu|ic_fill_ap_offset [1]) ) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ( \u0|cpu|cpu|A_mem_baddr [3] & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ( !\u0|cpu|cpu|A_mem_baddr [3] & ( 
// \u0|cpu|cpu|ic_fill_ap_offset [1] ) ) )

	.dataa(!\u0|cpu|cpu|ic_fill_ap_offset [1]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [39]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[39] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[39] .lut_mask = 64'h000055550F0F5F5F;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[39] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout  = !\u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N14
dffeas \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|update_grant~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout  = ( \u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout  & ( !\u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~q  ) ) # ( !\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout  & ( 
// (\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout  & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datac(!\u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~q ),
	.datad(!\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|update_grant~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|update_grant~0 .lut_mask = 64'h00770077F0F0F0F0;
defparam \u0|mm_interconnect_0|cmd_mux_003|update_grant~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N20
dffeas \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N12
cyclonev_lcell_comb \u0|cpu|cpu|M_st_data[22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_st_data[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[22]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_st_data[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_st_data[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~21 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~21_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_st_data [14])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_st_data [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~21 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~21 .lut_mask = 64'h0055005500550055;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[41] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [41] = ( \u0|cpu|cpu|ic_fill_line [0] & ( \u0|cpu|cpu|A_mem_baddr [5] & ( (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ) ) ) ) # ( 
// !\u0|cpu|cpu|ic_fill_line [0] & ( \u0|cpu|cpu|A_mem_baddr [5] & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  ) ) ) # ( \u0|cpu|cpu|ic_fill_line [0] & ( !\u0|cpu|cpu|A_mem_baddr [5] & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] ) 
// ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|ic_fill_line [0]),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [41]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[41] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[41] .lut_mask = 64'h00000F0F33333F3F;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[41] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y11_N56
dffeas \u0|cpu|cpu|A_mem_baddr[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_mem_baddr [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mem_baddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_baddr[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mem_baddr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[42] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [42] = ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ( ((\u0|cpu|cpu|A_mem_baddr [6] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q )) # (\u0|cpu|cpu|ic_fill_line [1]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ( (\u0|cpu|cpu|A_mem_baddr [6] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ) ) )

	.dataa(!\u0|cpu|cpu|A_mem_baddr [6]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datad(!\u0|cpu|cpu|ic_fill_line [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [42]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[42] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[42] .lut_mask = 64'h0505050505FF05FF;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[42] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[43] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [43] = ( \u0|cpu|cpu|ic_fill_line [2] & ( ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_mem_baddr [7])) # (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]) ) ) # ( 
// !\u0|cpu|cpu|ic_fill_line [2] & ( (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_mem_baddr [7]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_mem_baddr [7]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|ic_fill_line [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [43]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[43] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[43] .lut_mask = 64'h0033003355775577;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[43] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[44] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [44] = ( \u0|cpu|cpu|ic_fill_line [3] & ( ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_mem_baddr [8])) # (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]) ) ) # ( 
// !\u0|cpu|cpu|ic_fill_line [3] & ( (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_mem_baddr [8]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_mem_baddr [8]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|ic_fill_line [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [44]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[44] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[44] .lut_mask = 64'h0033003355775577;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[44] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[45] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [45] = (!\u0|cpu|cpu|ic_fill_line [4] & (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & ((\u0|cpu|cpu|A_mem_baddr [9])))) # (\u0|cpu|cpu|ic_fill_line [4] & 
// (((\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_mem_baddr [9])) # (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1])))

	.dataa(!\u0|cpu|cpu|ic_fill_line [4]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(!\u0|cpu|cpu|A_mem_baddr [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [45]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[45] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[45] .lut_mask = 64'h0537053705370537;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[45] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[46] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [46] = ( \u0|cpu|cpu|A_mem_baddr [10] & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  ) ) # ( !\u0|cpu|cpu|A_mem_baddr [10] & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u0|cpu|cpu|ic_fill_line [5]) ) ) ) # ( \u0|cpu|cpu|A_mem_baddr [10] & ( !\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & 
// \u0|cpu|cpu|ic_fill_line [5]) ) ) ) # ( !\u0|cpu|cpu|A_mem_baddr [10] & ( !\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u0|cpu|cpu|ic_fill_line [5]) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|ic_fill_line [5]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_mem_baddr [10]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [46]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[46] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[46] .lut_mask = 64'h050505050505FFFF;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[46] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N24
cyclonev_lcell_comb \u0|cpu|cpu|Add3~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|F_pc [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add3~33_sumout ),
	.cout(\u0|cpu|cpu|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add3~33 .extended_lut = "off";
defparam \u0|cpu|cpu|Add3~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|cpu|cpu|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N27
cyclonev_lcell_comb \u0|cpu|cpu|Add3~41 (
	.dataa(!\u0|cpu|cpu|F_pc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add3~41_sumout ),
	.cout(\u0|cpu|cpu|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add3~41 .extended_lut = "off";
defparam \u0|cpu|cpu|Add3~41 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|cpu|cpu|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N21
cyclonev_lcell_comb \u0|cpu|cpu|Add0~33 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|Add3~29_sumout ),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add0~33_sumout ),
	.cout(\u0|cpu|cpu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add0~33 .extended_lut = "off";
defparam \u0|cpu|cpu|Add0~33 .lut_mask = 64'h0000FF0000005555;
defparam \u0|cpu|cpu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N24
cyclonev_lcell_comb \u0|cpu|cpu|Add0~29 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [16]),
	.datac(!\u0|cpu|cpu|Add3~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add0~29_sumout ),
	.cout(\u0|cpu|cpu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add0~29 .extended_lut = "off";
defparam \u0|cpu|cpu|Add0~29 .lut_mask = 64'h0000F0F000003333;
defparam \u0|cpu|cpu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N27
cyclonev_lcell_comb \u0|cpu|cpu|Add0~37 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [17]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|Add3~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add0~37_sumout ),
	.cout(\u0|cpu|cpu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add0~37 .extended_lut = "off";
defparam \u0|cpu|cpu|Add0~37 .lut_mask = 64'h0000F0F000005555;
defparam \u0|cpu|cpu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N29
dffeas \u0|cpu|cpu|D_br_taken_waddr_partial[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_br_taken_waddr_partial [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_br_taken_waddr_partial[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_br_taken_waddr_partial[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N27
cyclonev_lcell_comb \u0|cpu|cpu|E_extra_pc[9]~feeder (
	.dataa(!\u0|cpu|cpu|D_br_taken_waddr_partial [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_extra_pc[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_extra_pc[9]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_extra_pc[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|E_extra_pc[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N8
dffeas \u0|cpu|cpu|D_pc_plus_one[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|Add3~41_sumout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc_plus_one [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc_plus_one[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc_plus_one[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N28
dffeas \u0|cpu|cpu|E_extra_pc[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_extra_pc[9]~feeder_combout ),
	.asdata(\u0|cpu|cpu|D_pc_plus_one [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|D_br_pred_not_taken~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_extra_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_extra_pc[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_extra_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y12_N18
cyclonev_lcell_comb \u0|cpu|cpu|M_pipe_flush_waddr[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_extra_pc [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_pipe_flush_waddr[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_pipe_flush_waddr[9]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_pipe_flush_waddr[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_pipe_flush_waddr[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y12_N19
dffeas \u0|cpu|cpu|M_pipe_flush_waddr[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_pipe_flush_waddr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pipe_flush_waddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pipe_flush_waddr[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pipe_flush_waddr[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N45
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result~14 (
	.dataa(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|E_logic_op [1]),
	.datac(!\u0|cpu|cpu|E_src1 [11]),
	.datad(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result~14 .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result~14 .lut_mask = 64'h0083008300360036;
defparam \u0|cpu|cpu|E_alu_result~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N6
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[11] (
	.dataa(!\u0|cpu|cpu|E_alu_result~14_combout ),
	.datab(!\u0|cpu|cpu|E_extra_pc [9]),
	.datac(!\u0|cpu|cpu|Add9~13_sumout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.dataf(!\u0|cpu|cpu|E_ctrl_retaddr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[11] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[11] .lut_mask = 64'h55555F5F77777F7F;
defparam \u0|cpu|cpu|E_alu_result[11] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y12_N7
dffeas \u0|cpu|cpu|M_alu_result[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_alu_result [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[11]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N31
dffeas \u0|cpu|cpu|W_wr_data[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[11]~22_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N2
dffeas \u0|cpu|cpu|D_iw[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [31]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N0
cyclonev_lcell_comb \u0|cpu|cpu|rf_a_rd_port_addr[4]~4 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|F_stall~0_combout ),
	.datac(!\u0|cpu|cpu|D_iw [31]),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|rf_a_rd_port_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|rf_a_rd_port_addr[4]~4 .extended_lut = "off";
defparam \u0|cpu|cpu|rf_a_rd_port_addr[4]~4 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \u0|cpu|cpu|rf_a_rd_port_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y17_N36
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[3]~25 (
	.dataa(!\u0|cpu|cpu|E_src1 [2]),
	.datab(!\u0|cpu|cpu|E_src1 [0]),
	.datac(!\u0|cpu|cpu|E_src1 [3]),
	.datad(!\u0|cpu|cpu|Add10~0_combout ),
	.datae(!\u0|cpu|cpu|E_src1 [1]),
	.dataf(!\u0|cpu|cpu|E_src2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[3]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[3]~25 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[3]~25 .lut_mask = 64'h0F000FFF55335533;
defparam \u0|cpu|cpu|E_rot_step1[3]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y17_N42
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[7]~30 (
	.dataa(!\u0|cpu|cpu|E_src2 [0]),
	.datab(!\u0|cpu|cpu|E_src1 [7]),
	.datac(!\u0|cpu|cpu|E_src1 [4]),
	.datad(!\u0|cpu|cpu|Add10~0_combout ),
	.datae(!\u0|cpu|cpu|E_src1 [6]),
	.dataf(!\u0|cpu|cpu|E_src1 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[7]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[7]~30 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[7]~30 .lut_mask = 64'h2205770522AF77AF;
defparam \u0|cpu|cpu|E_rot_step1[7]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N9
cyclonev_lcell_comb \u0|cpu|cpu|Add10~1 (
	.dataa(!\u0|cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datab(!\u0|cpu|cpu|E_src2 [0]),
	.datac(!\u0|cpu|cpu|E_src2 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Add10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add10~1 .extended_lut = "off";
defparam \u0|cpu|cpu|Add10~1 .lut_mask = 64'hE1E1E1E1A5A5A5A5;
defparam \u0|cpu|cpu|Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N38
dffeas \u0|cpu|cpu|M_rot_prestep2[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[3]~25_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[7]~30_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y17_N6
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[11]~31 (
	.dataa(!\u0|cpu|cpu|E_src1 [9]),
	.datab(!\u0|cpu|cpu|Add10~0_combout ),
	.datac(!\u0|cpu|cpu|E_src2 [0]),
	.datad(!\u0|cpu|cpu|E_src1[10]~DUPLICATE_q ),
	.datae(!\u0|cpu|cpu|E_src1[8]~DUPLICATE_q ),
	.dataf(!\u0|cpu|cpu|E_src1 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[11]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[11]~31 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[11]~31 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \u0|cpu|cpu|E_rot_step1[11]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y17_N39
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_mask[0]~0 (
	.dataa(!\u0|cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_src2 [1]),
	.datad(!\u0|cpu|cpu|E_src2 [0]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_mask[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_mask[0]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_mask[0]~0 .lut_mask = 64'h0AAA0AAAAAAAAAAA;
defparam \u0|cpu|cpu|E_rot_mask[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y17_N40
dffeas \u0|cpu|cpu|M_rot_mask[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_mask[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_mask [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_mask[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_mask[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N42
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[12]~4 (
	.dataa(!\u0|cpu|cpu|E_src1 [11]),
	.datab(!\u0|cpu|cpu|E_src1[10]~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|E_src1 [9]),
	.datad(!\u0|cpu|cpu|E_src1 [12]),
	.datae(!\u0|cpu|cpu|Add10~0_combout ),
	.dataf(!\u0|cpu|cpu|E_src2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[12]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[12]~4 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[12]~4 .lut_mask = 64'h00FF333355550F0F;
defparam \u0|cpu|cpu|E_rot_step1[12]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N48
cyclonev_lcell_comb \u0|cpu|cpu|M_st_data[18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_st_data[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[18]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_st_data[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_st_data[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y17_N12
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_pass2~0 (
	.dataa(!\u0|cpu|cpu|E_ctrl_rot~q ),
	.datab(!\u0|cpu|cpu|E_src2 [4]),
	.datac(!\u0|cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datad(!\u0|cpu|cpu|E_src2 [3]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_ctrl_shift_rot_left~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_pass2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_pass2~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_pass2~0 .lut_mask = 64'h5D555D55DDDDDDDD;
defparam \u0|cpu|cpu|E_rot_pass2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y17_N13
dffeas \u0|cpu|cpu|M_rot_pass2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_pass2~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_pass2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_pass2 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_pass2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y17_N54
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_sel_fill2~0 (
	.dataa(!\u0|cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datab(!\u0|cpu|cpu|E_ctrl_shift_rot_left~q ),
	.datac(!\u0|cpu|cpu|E_src2 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_sel_fill2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_sel_fill2~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_sel_fill2~0 .lut_mask = 64'h0000000057575757;
defparam \u0|cpu|cpu|E_rot_sel_fill2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y17_N55
dffeas \u0|cpu|cpu|M_rot_sel_fill2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_sel_fill2~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_sel_fill2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_sel_fill2 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_sel_fill2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N6
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_mask[1]~1 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_src2 [0]),
	.datac(!\u0|cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datad(!\u0|cpu|cpu|E_src2 [2]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_mask[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_mask[1]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_mask[1]~1 .lut_mask = 64'h00F000F0F0F3F0F3;
defparam \u0|cpu|cpu|E_rot_mask[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N7
dffeas \u0|cpu|cpu|M_rot_mask[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_mask[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_mask [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_mask[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_mask[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N45
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[18]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[18]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[18]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~14 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout  = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \u0|cpu|cpu|A_st_data [7] ) )

	.dataa(gnd),
	.datab(!\u0|cpu|cpu|A_st_data [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~14 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~14 .lut_mask = 64'h0000000033333333;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y7_N26
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y7_N39
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N3
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N5
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N9
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~5 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~5 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~5 .lut_mask = 64'h3000300000000000;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N15
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~6 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [21]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~6 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~6 .lut_mask = 64'h01AB01AB55FF55FF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N16
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N26
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N9
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~24 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [20]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [18]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~24 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~24 .lut_mask = 64'h0C550C553F553F55;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N42
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~17 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~17 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~17 .lut_mask = 64'h5500550045004500;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N6
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~14 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~14 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~14 .lut_mask = 64'h0000777500000000;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N11
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~17_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N38
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y7_N54
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[16]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N9
cyclonev_lcell_comb \u0|cpu|cpu|M_st_data[17]~feeder (
	.dataa(!\u0|cpu|cpu|E_src2_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_st_data[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[17]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_st_data[17]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|M_st_data[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N47
dffeas \u0|cpu|cpu|W_wr_data[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[17]~15_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N45
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[17]~32 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.datab(!\u0|cpu|cpu|W_wr_data [17]),
	.datac(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datad(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[17]~15_combout ),
	.dataf(!\u0|cpu|cpu|M_alu_result [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[17]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[17]~32 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[17]~32 .lut_mask = 64'h0022002700720077;
defparam \u0|cpu|cpu|D_src2_reg[17]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N18
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[17]~78 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[17]~32_combout ),
	.datab(!\u0|cpu|cpu|E_alu_result [17]),
	.datac(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[17]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[17]~78 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[17]~78 .lut_mask = 64'h7575757500F000F0;
defparam \u0|cpu|cpu|D_src2_reg[17]~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N19
dffeas \u0|cpu|cpu|E_src2_reg[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[17]~78_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N45
cyclonev_lcell_comb \u0|cpu|cpu|E_st_data[23]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_ctrl_mem16~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_ctrl_mem8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_st_data[23]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_st_data[23]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_st_data[23]~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \u0|cpu|cpu|E_st_data[23]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N10
dffeas \u0|cpu|cpu|M_st_data[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_st_data[17]~feeder_combout ),
	.asdata(\u0|cpu|cpu|E_src2_reg [17]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N55
dffeas \u0|cpu|cpu|A_st_data[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [17]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y8_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~10 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout  = ( \u0|cpu|cpu|A_st_data [17] & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~10 .lut_mask = 64'h0000000033333333;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y8_N49
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y7_N27
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~8 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [17]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [17]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~8 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~8 .lut_mask = 64'h0F0F55550F0F5555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~9 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout  = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \u0|cpu|cpu|A_st_data [18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_st_data [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~9 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y7_N2
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N3
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [18]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~7 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~7 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N21
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N23
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y7_N24
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N39
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N41
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y7_N57
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N51
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y7_N58
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout ),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N24
cyclonev_lcell_comb \u0|cpu|cpu|M_st_data[20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_st_data[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[20]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_st_data[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_st_data[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y17_N38
dffeas \u0|cpu|cpu|W_wr_data[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[21]~13_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N48
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[21]~30 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datab(!\u0|cpu|cpu|M_alu_result [21]),
	.datac(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datad(!\u0|cpu|cpu|A_wr_data_unfiltered[21]~13_combout ),
	.datae(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.dataf(!\u0|cpu|cpu|W_wr_data [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[21]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[21]~30 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[21]~30 .lut_mask = 64'h000002070F0F0207;
defparam \u0|cpu|cpu|D_src2_reg[21]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N54
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[21]~31 (
	.dataa(!\u0|cpu|cpu|D_ctrl_hi_imm16~q ),
	.datab(!\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~q ),
	.datac(!\u0|cpu|cpu|D_iw [21]),
	.datad(!\u0|cpu|cpu|D_iw [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[21]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[21]~31 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[21]~31 .lut_mask = 64'h087F087F087F087F;
defparam \u0|cpu|cpu|D_src2[21]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N36
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[13]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|E_src2[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N37
dffeas \u0|cpu|cpu|E_src2[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_src2[13]~feeder_combout ),
	.asdata(\u0|cpu|cpu|D_src2_reg[13]~48_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_src2[12]~1_combout ),
	.sload(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N39
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_iw [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[15]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|cpu|cpu|E_src2[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N40
dffeas \u0|cpu|cpu|E_src2[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_src2[15]~feeder_combout ),
	.asdata(\u0|cpu|cpu|D_src2_reg[15]~51_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_src2[12]~1_combout ),
	.sload(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[15] .power_up = "low";
// synopsys translate_on

// Location: DSP_X20_Y12_N0
cyclonev_mac \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u0|cpu|cpu|E_src2 [15],\u0|cpu|cpu|E_src2 [14],\u0|cpu|cpu|E_src2 [13],\u0|cpu|cpu|E_src2 [12],\u0|cpu|cpu|E_src2 [11],\u0|cpu|cpu|E_src2 [10],\u0|cpu|cpu|E_src2 [9],\u0|cpu|cpu|E_src2 [8],\u0|cpu|cpu|E_src2 [7],\u0|cpu|cpu|E_src2 [6],\u0|cpu|cpu|E_src2 [5],\u0|cpu|cpu|E_src2 [4],\u0|cpu|cpu|E_src2 [3],
\u0|cpu|cpu|E_src2 [2],\u0|cpu|cpu|E_src2 [1],\u0|cpu|cpu|E_src2 [0]}),
	.ay({\u0|cpu|cpu|E_src1 [15],\u0|cpu|cpu|E_src1 [14],\u0|cpu|cpu|E_src1 [13],\u0|cpu|cpu|E_src1 [12],\u0|cpu|cpu|E_src1 [11],\u0|cpu|cpu|E_src1[10]~DUPLICATE_q ,\u0|cpu|cpu|E_src1 [9],\u0|cpu|cpu|E_src1[8]~DUPLICATE_q ,\u0|cpu|cpu|E_src1 [7],\u0|cpu|cpu|E_src1 [6],\u0|cpu|cpu|E_src1 [5],
\u0|cpu|cpu|E_src1 [4],\u0|cpu|cpu|E_src1 [3],\u0|cpu|cpu|E_src1 [2],\u0|cpu|cpu|E_src1 [1],\u0|cpu|cpu|E_src1 [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({\u0|rst_controller|r_sync_rst~q ,gnd}),
	.ena({vcc,vcc,!\u0|cpu|cpu|A_mem_stall~q }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .accumulate_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .ax_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .ax_width = 16;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .ay_scan_in_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .ay_scan_in_width = 16;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .ay_use_scan_in = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .az_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .bx_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .by_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .by_use_scan_in = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .bz_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_a_0 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_a_1 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_a_2 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_a_3 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_a_4 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_a_5 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_a_6 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_a_7 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_b_0 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_b_1 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_b_2 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_b_3 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_b_4 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_b_5 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_b_6 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_b_7 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_sel_a_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_sel_b_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .delay_scan_out_ay = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .delay_scan_out_by = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .enable_double_accum = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .load_const_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .load_const_value = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .mode_sub_location = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .negate_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .operand_source_max = "input";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .operand_source_may = "input";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .operand_source_mbx = "input";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .operand_source_mby = "input";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .operation_mode = "m18x18_full";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .output_clock = "0";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .preadder_subtract_a = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .preadder_subtract_b = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .result_a_width = 64;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .signed_max = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .signed_may = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .signed_mbx = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .signed_mby = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .sub_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X16_Y15_N49
dffeas \u0|cpu|cpu|W_wr_data[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[19]~17_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N0
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[0]~5 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[0]~5 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[0]~5 .lut_mask = 64'h00000000CCCCCCCC;
defparam \u0|cpu|cpu|D_src2_reg[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N35
dffeas \u0|cpu|cpu|E_src2[23]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_src2[23]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2[23]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[23]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[23]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N17
dffeas \u0|cpu|cpu|W_wr_data[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[23]~11_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y17_N21
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_mask[4]~4 (
	.dataa(!\u0|cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_src2 [1]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_src2 [0]),
	.dataf(!\u0|cpu|cpu|E_src2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_mask[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_mask[4]~4 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_mask[4]~4 .lut_mask = 64'h000000005F5FFFFF;
defparam \u0|cpu|cpu|E_rot_mask[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y17_N22
dffeas \u0|cpu|cpu|M_rot_mask[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_mask[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_mask [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_mask[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_mask[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y17_N33
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_sel_fill3~0 (
	.dataa(!\u0|cpu|cpu|E_src2 [3]),
	.datab(!\u0|cpu|cpu|E_src2 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_sel_fill3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_sel_fill3~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_sel_fill3~0 .lut_mask = 64'h0000000077777777;
defparam \u0|cpu|cpu|E_rot_sel_fill3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y17_N34
dffeas \u0|cpu|cpu|M_rot_sel_fill3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_sel_fill3~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_sel_fill3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_sel_fill3 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_sel_fill3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N54
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result~24 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_src1[31]~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|E_src2[31]~_Duplicate_1_q ),
	.datad(!\u0|cpu|cpu|E_logic_op [1]),
	.datae(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.dataf(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result~24 .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result~24 .lut_mask = 64'h00000000C03F033C;
defparam \u0|cpu|cpu|E_alu_result~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N6
cyclonev_lcell_comb \u0|cpu|cpu|Equal149~3 (
	.dataa(!\u0|cpu|cpu|D_iw [15]),
	.datab(!\u0|cpu|cpu|D_iw [16]),
	.datac(!\u0|cpu|cpu|D_iw [11]),
	.datad(!\u0|cpu|cpu|D_iw [14]),
	.datae(!\u0|cpu|cpu|D_iw [13]),
	.dataf(!\u0|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal149~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal149~3 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal149~3 .lut_mask = 64'h4000000000000000;
defparam \u0|cpu|cpu|Equal149~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N27
cyclonev_lcell_comb \u0|cpu|cpu|Equal149~4 (
	.dataa(!\u0|cpu|cpu|D_iw [11]),
	.datab(!\u0|cpu|cpu|D_iw [15]),
	.datac(!\u0|cpu|cpu|D_iw [13]),
	.datad(!\u0|cpu|cpu|D_iw [12]),
	.datae(!\u0|cpu|cpu|D_iw [16]),
	.dataf(!\u0|cpu|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal149~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal149~4 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal149~4 .lut_mask = 64'h0000000080000000;
defparam \u0|cpu|cpu|Equal149~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N51
cyclonev_lcell_comb \u0|cpu|cpu|Equal95~2 (
	.dataa(!\u0|cpu|cpu|D_iw [5]),
	.datab(!\u0|cpu|cpu|D_iw [2]),
	.datac(!\u0|cpu|cpu|D_iw [0]),
	.datad(!\u0|cpu|cpu|D_iw [1]),
	.datae(!\u0|cpu|cpu|D_iw [4]),
	.dataf(!\u0|cpu|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal95~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal95~2 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal95~2 .lut_mask = 64'h0000800000000000;
defparam \u0|cpu|cpu|Equal95~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N9
cyclonev_lcell_comb \u0|cpu|cpu|Equal95~5 (
	.dataa(!\u0|cpu|cpu|D_iw [5]),
	.datab(!\u0|cpu|cpu|D_iw [2]),
	.datac(!\u0|cpu|cpu|D_iw [0]),
	.datad(!\u0|cpu|cpu|D_iw [1]),
	.datae(!\u0|cpu|cpu|D_iw [4]),
	.dataf(!\u0|cpu|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal95~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal95~5 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal95~5 .lut_mask = 64'h0000002000000000;
defparam \u0|cpu|cpu|Equal95~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N6
cyclonev_lcell_comb \u0|cpu|cpu|Equal95~3 (
	.dataa(!\u0|cpu|cpu|D_iw [5]),
	.datab(!\u0|cpu|cpu|D_iw [2]),
	.datac(!\u0|cpu|cpu|D_iw [1]),
	.datad(!\u0|cpu|cpu|D_iw [0]),
	.datae(!\u0|cpu|cpu|D_iw [3]),
	.dataf(!\u0|cpu|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal95~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal95~3 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal95~3 .lut_mask = 64'h0000020000000000;
defparam \u0|cpu|cpu|Equal95~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N48
cyclonev_lcell_comb \u0|cpu|cpu|Equal95~1 (
	.dataa(!\u0|cpu|cpu|D_iw [5]),
	.datab(!\u0|cpu|cpu|D_iw [2]),
	.datac(!\u0|cpu|cpu|D_iw [1]),
	.datad(!\u0|cpu|cpu|D_iw [0]),
	.datae(!\u0|cpu|cpu|D_iw [3]),
	.dataf(!\u0|cpu|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal95~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal95~1 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal95~1 .lut_mask = 64'h0000800000000000;
defparam \u0|cpu|cpu|Equal95~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N21
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_alu_signed_comparison~0 (
	.dataa(!\u0|cpu|cpu|Equal95~2_combout ),
	.datab(!\u0|cpu|cpu|Equal95~5_combout ),
	.datac(!\u0|cpu|cpu|Equal95~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|Equal95~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_alu_signed_comparison~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_alu_signed_comparison~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_alu_signed_comparison~0 .lut_mask = 64'h8080808000000000;
defparam \u0|cpu|cpu|D_ctrl_alu_signed_comparison~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N36
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_alu_signed_comparison~1 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|Equal149~3_combout ),
	.datac(!\u0|cpu|cpu|Equal95~0_combout ),
	.datad(!\u0|cpu|cpu|Equal149~4_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ctrl_alu_signed_comparison~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_alu_signed_comparison~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_alu_signed_comparison~1 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_alu_signed_comparison~1 .lut_mask = 64'hFFFFFFFF030F030F;
defparam \u0|cpu|cpu|D_ctrl_alu_signed_comparison~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N37
dffeas \u0|cpu|cpu|E_ctrl_alu_signed_comparison (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_alu_signed_comparison~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_ctrl_alu_signed_comparison~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_alu_signed_comparison .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_ctrl_alu_signed_comparison .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y14_N30
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[31]~57 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[31]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[31]~57 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[31]~57 .lut_mask = 64'h0000333300003333;
defparam \u0|cpu|cpu|D_src2_reg[31]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N27
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[29]~17 (
	.dataa(!\u0|cpu|cpu|D_ctrl_hi_imm16~q ),
	.datab(!\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|D_iw [19]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[29]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[29]~17 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[29]~17 .lut_mask = 64'h0077007788FF88FF;
defparam \u0|cpu|cpu|D_src2[29]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y14_N44
dffeas \u0|cpu|cpu|W_wr_data[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[29]~29_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u0|cpu|cpu|A_wr_dst_reg~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u0|cpu|cpu|A_wr_data_unfiltered[31]~32_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[30]~33_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[29]~29_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[28]~30_combout ,
\u0|cpu|cpu|A_wr_data_unfiltered[27]~31_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[26]~27_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[25]~28_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[24]~10_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[23]~11_combout ,
\u0|cpu|cpu|A_wr_data_unfiltered[22]~12_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[21]~13_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[20]~16_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[19]~17_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[18]~14_combout ,
\u0|cpu|cpu|A_wr_data_unfiltered[17]~15_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[16]~25_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[15]~26_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[14]~23_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[13]~24_combout ,
\u0|cpu|cpu|A_wr_data_unfiltered[12]~21_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[11]~22_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[10]~19_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[9]~20_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[8]~18_combout ,
\u0|cpu|cpu|A_wr_data_unfiltered[7]~9_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[6]~8_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[5]~7_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[4]~6_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[3]~5_combout ,
\u0|cpu|cpu|A_wr_data_unfiltered[2]~4_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[1]~3_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[0]~2_combout }),
	.portaaddr({\u0|cpu|cpu|A_dst_regnum~4_combout ,\u0|cpu|cpu|A_dst_regnum~3_combout ,\u0|cpu|cpu|A_dst_regnum~2_combout ,\u0|cpu|cpu|A_dst_regnum~1_combout ,\u0|cpu|cpu|A_dst_regnum~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\u0|cpu|cpu|rf_a_rd_port_addr[4]~4_combout ,\u0|cpu|cpu|rf_a_rd_port_addr[3]~3_combout ,\u0|cpu|cpu|rf_a_rd_port_addr[2]~2_combout ,\u0|cpu|cpu|rf_a_rd_port_addr[1]~1_combout ,\u0|cpu|cpu|rf_a_rd_port_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "cpu:u0|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X13_Y14_N12
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[29]~22 (
	.dataa(!\u0|cpu|cpu|A_wr_data_unfiltered[29]~29_combout ),
	.datab(!\u0|cpu|cpu|W_wr_data [29]),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29]),
	.datad(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.datae(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.dataf(!\u0|cpu|cpu|M_alu_result [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[29]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[29]~22 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[29]~22 .lut_mask = 64'h0F3300550F33FF55;
defparam \u0|cpu|cpu|D_src1_reg[29]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N44
dffeas \u0|cpu|cpu|D_iw[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [27]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N15
cyclonev_lcell_comb \u0|cpu|cpu|Equal303~0 (
	.dataa(!\u0|cpu|cpu|D_iw [30]),
	.datab(!\u0|cpu|cpu|D_iw [28]),
	.datac(!\u0|cpu|cpu|D_iw [29]),
	.datad(!\u0|cpu|cpu|D_iw [31]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal303~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal303~0 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal303~0 .lut_mask = 64'h8000800000000000;
defparam \u0|cpu|cpu|Equal303~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N42
cyclonev_lcell_comb \u0|cpu|cpu|Equal302~0 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|D_dst_regnum[4]~1_combout ),
	.datac(!\u0|cpu|cpu|D_dst_regnum[0]~2_combout ),
	.datad(!\u0|cpu|cpu|D_dst_regnum[3]~4_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_dst_regnum[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal302~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal302~0 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal302~0 .lut_mask = 64'hC000C00000000000;
defparam \u0|cpu|cpu|Equal302~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N30
cyclonev_lcell_comb \u0|cpu|cpu|F_ctrl_ignore_dst (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ctrl_ignore_dst~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ctrl_ignore_dst .extended_lut = "off";
defparam \u0|cpu|cpu|F_ctrl_ignore_dst .lut_mask = 64'h2222222266666666;
defparam \u0|cpu|cpu|F_ctrl_ignore_dst .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N32
dffeas \u0|cpu|cpu|D_ctrl_ignore_dst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_ctrl_ignore_dst~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_ctrl_ignore_dst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_ignore_dst .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_ctrl_ignore_dst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N45
cyclonev_lcell_comb \u0|cpu|cpu|D_wr_dst_reg (
	.dataa(!\u0|cpu|cpu|D_dst_regnum[1]~0_combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_valid~combout ),
	.datad(!\u0|cpu|cpu|Equal302~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ctrl_ignore_dst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_wr_dst_reg~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_wr_dst_reg .extended_lut = "off";
defparam \u0|cpu|cpu|D_wr_dst_reg .lut_mask = 64'h0F050F0500000000;
defparam \u0|cpu|cpu|D_wr_dst_reg .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N6
cyclonev_lcell_comb \u0|cpu|cpu|D_regnum_a_cmp_F~0 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [29]),
	.datab(!\u0|cpu|cpu|D_dst_regnum[2]~3_combout ),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [27]),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [30]),
	.datae(!\u0|cpu|cpu|D_dst_regnum[3]~4_combout ),
	.dataf(!\u0|cpu|cpu|D_dst_regnum[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_regnum_a_cmp_F~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_regnum_a_cmp_F~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_regnum_a_cmp_F~0 .lut_mask = 64'h9000009009000009;
defparam \u0|cpu|cpu|D_regnum_a_cmp_F~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N30
cyclonev_lcell_comb \u0|cpu|cpu|D_regnum_a_cmp_F (
	.dataa(!\u0|cpu|cpu|D_dst_regnum[1]~0_combout ),
	.datab(!\u0|cpu|cpu|D_dst_regnum[4]~1_combout ),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [28]),
	.datad(!\u0|cpu|cpu|D_wr_dst_reg~combout ),
	.datae(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [31]),
	.dataf(!\u0|cpu|cpu|D_regnum_a_cmp_F~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_regnum_a_cmp_F~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_regnum_a_cmp_F .extended_lut = "off";
defparam \u0|cpu|cpu|D_regnum_a_cmp_F .lut_mask = 64'h0000000000840021;
defparam \u0|cpu|cpu|D_regnum_a_cmp_F .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N31
dffeas \u0|cpu|cpu|E_regnum_a_cmp_D (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_regnum_a_cmp_F~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|F_stall~0_combout ),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_regnum_a_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_regnum_a_cmp_D .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_regnum_a_cmp_D .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N6
cyclonev_lcell_comb \u0|cpu|cpu|F_ctrl_a_not_src~0 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [3]),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [4]),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [5]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ctrl_a_not_src~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ctrl_a_not_src~0 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ctrl_a_not_src~0 .lut_mask = 64'h8000800000000000;
defparam \u0|cpu|cpu|F_ctrl_a_not_src~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N7
dffeas \u0|cpu|cpu|D_ctrl_a_not_src (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_ctrl_a_not_src~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_ctrl_a_not_src~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_a_not_src .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_ctrl_a_not_src .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N15
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_hazard_E (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_regnum_a_cmp_D~q ),
	.datad(!\u0|cpu|cpu|D_ctrl_a_not_src~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_hazard_E .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_hazard_E .lut_mask = 64'h0F000F000F000F00;
defparam \u0|cpu|cpu|D_src1_hazard_E .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y14_N13
dffeas \u0|cpu|cpu|E_src1[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[29]~22_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [29]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N50
dffeas \u0|cpu|cpu|W_wr_data[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[28]~30_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N18
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[28]~19 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~q ),
	.datac(!\u0|cpu|cpu|D_ctrl_hi_imm16~q ),
	.datad(!\u0|cpu|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[28]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[28]~19 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[28]~19 .lut_mask = 64'h00C000C03FFF3FFF;
defparam \u0|cpu|cpu|D_src2[28]~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u0|cpu|cpu|A_wr_dst_reg~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u0|cpu|cpu|A_wr_data_unfiltered[31]~32_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[30]~33_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[29]~29_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[28]~30_combout ,
\u0|cpu|cpu|A_wr_data_unfiltered[27]~31_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[26]~27_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[25]~28_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[24]~10_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[23]~11_combout ,
\u0|cpu|cpu|A_wr_data_unfiltered[22]~12_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[21]~13_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[20]~16_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[19]~17_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[18]~14_combout ,
\u0|cpu|cpu|A_wr_data_unfiltered[17]~15_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[16]~25_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[15]~26_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[14]~23_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[13]~24_combout ,
\u0|cpu|cpu|A_wr_data_unfiltered[12]~21_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[11]~22_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[10]~19_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[9]~20_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[8]~18_combout ,
\u0|cpu|cpu|A_wr_data_unfiltered[7]~9_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[6]~8_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[5]~7_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[4]~6_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[3]~5_combout ,
\u0|cpu|cpu|A_wr_data_unfiltered[2]~4_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[1]~3_combout ,\u0|cpu|cpu|A_wr_data_unfiltered[0]~2_combout }),
	.portaaddr({\u0|cpu|cpu|A_dst_regnum~4_combout ,\u0|cpu|cpu|A_dst_regnum~3_combout ,\u0|cpu|cpu|A_dst_regnum~2_combout ,\u0|cpu|cpu|A_dst_regnum~1_combout ,\u0|cpu|cpu|A_dst_regnum~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\u0|cpu|cpu|rf_b_rd_port_addr[4]~4_combout ,\u0|cpu|cpu|rf_b_rd_port_addr[3]~3_combout ,\u0|cpu|cpu|rf_b_rd_port_addr[2]~2_combout ,\u0|cpu|cpu|rf_b_rd_port_addr[1]~1_combout ,\u0|cpu|cpu|rf_b_rd_port_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "cpu:u0|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_b_module:cpu_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X13_Y14_N48
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[28]~61 (
	.dataa(!\u0|cpu|cpu|A_regnum_b_cmp_D~q ),
	.datab(!\u0|cpu|cpu|M_regnum_b_cmp_D~q ),
	.datac(!\u0|cpu|cpu|D_ctrl_b_is_dst~q ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|W_wr_data [28]),
	.dataf(!\u0|cpu|cpu|M_alu_result [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[28]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[28]~61 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[28]~61 .lut_mask = 64'h00008F8F3030BFBF;
defparam \u0|cpu|cpu|D_src2_reg[28]~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y14_N27
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[28]~62 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[0]~8_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[31]~57_combout ),
	.datac(!\u0|cpu|cpu|A_wr_data_unfiltered[28]~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_src2_reg[28]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[28]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[28]~62 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[28]~62 .lut_mask = 64'h0101010155555555;
defparam \u0|cpu|cpu|D_src2_reg[28]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N21
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[27]~21 (
	.dataa(!\u0|cpu|cpu|D_ctrl_hi_imm16~q ),
	.datab(!\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~q ),
	.datac(!\u0|cpu|cpu|D_iw [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[27]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[27]~21 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[27]~21 .lut_mask = 64'h070707078F8F8F8F;
defparam \u0|cpu|cpu|D_src2[27]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y14_N43
dffeas \u0|cpu|cpu|W_wr_data[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[27]~31_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y14_N36
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[27]~25 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27]),
	.datab(!\u0|cpu|cpu|M_alu_result [27]),
	.datac(!\u0|cpu|cpu|A_wr_data_unfiltered[27]~31_combout ),
	.datad(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datae(!\u0|cpu|cpu|W_wr_data [27]),
	.dataf(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[27]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[27]~25 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[27]~25 .lut_mask = 64'h55335533000FFF0F;
defparam \u0|cpu|cpu|D_src1_reg[27]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y14_N37
dffeas \u0|cpu|cpu|E_src1[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[27]~25_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [27]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N33
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result~23 (
	.dataa(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datab(!\u0|cpu|cpu|E_logic_op [1]),
	.datac(!\u0|cpu|cpu|E_src2[27]~_Duplicate_1_q ),
	.datad(!\u0|cpu|cpu|E_src1 [27]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result~23 .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result~23 .lut_mask = 64'h4111411101140114;
defparam \u0|cpu|cpu|E_alu_result~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y15_N30
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[24] (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|Add9~77_sumout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.dataf(!\u0|cpu|cpu|E_alu_result~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[24] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[24] .lut_mask = 64'h00000F0FFFFFFFFF;
defparam \u0|cpu|cpu|E_alu_result[24] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y15_N32
dffeas \u0|cpu|cpu|M_alu_result[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_alu_result [24]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y15_N57
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[24]~26 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.datab(!\u0|cpu|cpu|W_wr_data [24]),
	.datac(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datad(!\u0|cpu|cpu|A_wr_data_unfiltered[24]~10_combout ),
	.datae(!\u0|cpu|cpu|D_src2_reg[0]~8_combout ),
	.dataf(!\u0|cpu|cpu|M_alu_result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[24]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[24]~26 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[24]~26 .lut_mask = 64'h0000222700007277;
defparam \u0|cpu|cpu|D_src2_reg[24]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N45
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[24]~0 (
	.dataa(!\u0|cpu|cpu|D_ctrl_hi_imm16~q ),
	.datab(!\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~q ),
	.datac(!\u0|cpu|cpu|D_iw [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[24]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[24]~0 .lut_mask = 64'h070707078F8F8F8F;
defparam \u0|cpu|cpu|D_src2[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N18
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[24]~1 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[24]~25_combout ),
	.datab(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datac(!\u0|cpu|cpu|D_src2_reg[24]~26_combout ),
	.datad(!\u0|cpu|cpu|D_src2_reg[0]~5_combout ),
	.datae(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.dataf(!\u0|cpu|cpu|D_src2[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[24]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[24]~1 .lut_mask = 64'h4C4C4CCC7F7F7FFF;
defparam \u0|cpu|cpu|D_src2[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y15_N36
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[24]~SCLR_LUT (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_src2[24]~0_combout ),
	.dataf(!\u0|cpu|cpu|D_src2[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[24]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[24]~SCLR_LUT .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[24]~SCLR_LUT .lut_mask = 64'h00000000FFFF0000;
defparam \u0|cpu|cpu|E_src2[24]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N38
dffeas \u0|cpu|cpu|E_src2[24]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_src2[24]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2[24]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[24]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[24]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N23
dffeas \u0|cpu|cpu|E_src2[19]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_src2[19]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2[19]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[19]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[19]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N45
cyclonev_lcell_comb \u0|cpu|cpu|Add9~45 (
	.dataa(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_src2 [14]),
	.datad(!\u0|cpu|cpu|E_src1 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~45_sumout ),
	.cout(\u0|cpu|cpu|Add9~46 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~45 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~45 .lut_mask = 64'h0000A5A5000000FF;
defparam \u0|cpu|cpu|Add9~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N48
cyclonev_lcell_comb \u0|cpu|cpu|Add9~41 (
	.dataa(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_src2 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src1 [15]),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~41_sumout ),
	.cout(\u0|cpu|cpu|Add9~42 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~41 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~41 .lut_mask = 64'h0000FF0000005A5A;
defparam \u0|cpu|cpu|Add9~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N51
cyclonev_lcell_comb \u0|cpu|cpu|Add9~37 (
	.dataa(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_src1[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2[16]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~37_sumout ),
	.cout(\u0|cpu|cpu|Add9~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~37 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~37 .lut_mask = 64'h0000AA5500000F0F;
defparam \u0|cpu|cpu|Add9~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N54
cyclonev_lcell_comb \u0|cpu|cpu|Add9~97 (
	.dataa(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_src1 [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2[17]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~97_sumout ),
	.cout(\u0|cpu|cpu|Add9~98 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~97 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~97 .lut_mask = 64'h0000AA5500000F0F;
defparam \u0|cpu|cpu|Add9~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N57
cyclonev_lcell_comb \u0|cpu|cpu|Add9~93 (
	.dataa(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_src2[18]~_Duplicate_1_q ),
	.datad(!\u0|cpu|cpu|E_src1 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~93_sumout ),
	.cout(\u0|cpu|cpu|Add9~94 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~93 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~93 .lut_mask = 64'h0000A5A5000000FF;
defparam \u0|cpu|cpu|Add9~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N0
cyclonev_lcell_comb \u0|cpu|cpu|Add9~105 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datac(!\u0|cpu|cpu|E_src1 [19]),
	.datad(!\u0|cpu|cpu|E_src2[19]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~105_sumout ),
	.cout(\u0|cpu|cpu|Add9~106 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~105 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~105 .lut_mask = 64'h0000F0F0000033CC;
defparam \u0|cpu|cpu|Add9~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N3
cyclonev_lcell_comb \u0|cpu|cpu|Add9~101 (
	.dataa(!\u0|cpu|cpu|E_src1 [20]),
	.datab(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2[20]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~101_sumout ),
	.cout(\u0|cpu|cpu|Add9~102 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~101 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~101 .lut_mask = 64'h0000CC3300005555;
defparam \u0|cpu|cpu|Add9~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N6
cyclonev_lcell_comb \u0|cpu|cpu|Add9~89 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datac(!\u0|cpu|cpu|E_src2[21]~_Duplicate_1_q ),
	.datad(!\u0|cpu|cpu|E_src1 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~89_sumout ),
	.cout(\u0|cpu|cpu|Add9~90 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~89 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~89 .lut_mask = 64'h0000C3C3000000FF;
defparam \u0|cpu|cpu|Add9~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N9
cyclonev_lcell_comb \u0|cpu|cpu|Add9~85 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|E_src1 [22]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2[22]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~85_sumout ),
	.cout(\u0|cpu|cpu|Add9~86 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~85 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~85 .lut_mask = 64'h0000CC33000000FF;
defparam \u0|cpu|cpu|Add9~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N12
cyclonev_lcell_comb \u0|cpu|cpu|Add9~81 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datac(!\u0|cpu|cpu|E_src1 [23]),
	.datad(!\u0|cpu|cpu|E_src2[23]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~81_sumout ),
	.cout(\u0|cpu|cpu|Add9~82 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~81 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~81 .lut_mask = 64'h0000F0F0000033CC;
defparam \u0|cpu|cpu|Add9~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N15
cyclonev_lcell_comb \u0|cpu|cpu|Add9~77 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|E_src1 [24]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2[24]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~77_sumout ),
	.cout(\u0|cpu|cpu|Add9~78 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~77 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~77 .lut_mask = 64'h0000CC33000000FF;
defparam \u0|cpu|cpu|Add9~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N18
cyclonev_lcell_comb \u0|cpu|cpu|Add9~113 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datac(!\u0|cpu|cpu|E_src1 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2[25]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~113_sumout ),
	.cout(\u0|cpu|cpu|Add9~114 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~113 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~113 .lut_mask = 64'h0000CC3300000F0F;
defparam \u0|cpu|cpu|Add9~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N21
cyclonev_lcell_comb \u0|cpu|cpu|Add9~109 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datac(!\u0|cpu|cpu|E_src1 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2[26]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~109_sumout ),
	.cout(\u0|cpu|cpu|Add9~110 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~109 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~109 .lut_mask = 64'h0000CC3300000F0F;
defparam \u0|cpu|cpu|Add9~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N24
cyclonev_lcell_comb \u0|cpu|cpu|Add9~125 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datac(!\u0|cpu|cpu|E_src2[27]~_Duplicate_1_q ),
	.datad(!\u0|cpu|cpu|E_src1 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~125_sumout ),
	.cout(\u0|cpu|cpu|Add9~126 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~125 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~125 .lut_mask = 64'h0000C3C3000000FF;
defparam \u0|cpu|cpu|Add9~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y14_N12
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[27] (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_alu_result~23_combout ),
	.datad(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|Add9~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[27] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[27] .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \u0|cpu|cpu|E_alu_result[27] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y14_N14
dffeas \u0|cpu|cpu|M_alu_result[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_alu_result [27]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y14_N15
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[27]~64 (
	.dataa(!\u0|cpu|cpu|M_regnum_b_cmp_D~q ),
	.datab(!\u0|cpu|cpu|W_wr_data [27]),
	.datac(!\u0|cpu|cpu|D_ctrl_b_is_dst~q ),
	.datad(!\u0|cpu|cpu|A_regnum_b_cmp_D~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_alu_result [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[27]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[27]~64 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[27]~64 .lut_mask = 64'h2303230373537353;
defparam \u0|cpu|cpu|D_src2_reg[27]~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y14_N24
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[27]~65 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[0]~8_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[31]~57_combout ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_wr_data_unfiltered[27]~31_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_src2_reg[27]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[27]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[27]~65 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[27]~65 .lut_mask = 64'h0011001155555555;
defparam \u0|cpu|cpu|D_src2_reg[27]~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y14_N51
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[27]~63 (
	.dataa(!\u0|cpu|cpu|Add9~125_sumout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_src2_reg[0]~1_combout ),
	.datad(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_alu_result~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[27]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[27]~63 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[27]~63 .lut_mask = 64'h000500050F0F0F0F;
defparam \u0|cpu|cpu|D_src2_reg[27]~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y14_N30
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[27]~22 (
	.dataa(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datab(!\u0|cpu|cpu|D_src2[27]~21_combout ),
	.datac(!\u0|cpu|cpu|D_src2_reg[27]~65_combout ),
	.datad(!\u0|cpu|cpu|D_src2_reg[0]~5_combout ),
	.datae(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.dataf(!\u0|cpu|cpu|D_src2_reg[27]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[27]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[27]~22 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[27]~22 .lut_mask = 64'h1B1B1BBBBBBBBBBB;
defparam \u0|cpu|cpu|D_src2[27]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N15
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[27]~SCLR_LUT (
	.dataa(!\u0|cpu|cpu|E_src2[24]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|D_src2[27]~22_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[27]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[27]~SCLR_LUT .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[27]~SCLR_LUT .lut_mask = 64'h0000AAAA0000AAAA;
defparam \u0|cpu|cpu|E_src2[27]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N17
dffeas \u0|cpu|cpu|E_src2[27]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_src2[27]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2[27]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[27]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[27]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N27
cyclonev_lcell_comb \u0|cpu|cpu|Add9~121 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datac(!\u0|cpu|cpu|E_src1 [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2[28]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~121_sumout ),
	.cout(\u0|cpu|cpu|Add9~122 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~121 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~121 .lut_mask = 64'h0000CC3300000F0F;
defparam \u0|cpu|cpu|Add9~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y14_N24
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[28]~60 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_src2_reg[0]~1_combout ),
	.datad(!\u0|cpu|cpu|E_alu_result~22_combout ),
	.datae(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.dataf(!\u0|cpu|cpu|Add9~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[28]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[28]~60 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[28]~60 .lut_mask = 64'h000F000F000F0F0F;
defparam \u0|cpu|cpu|D_src2_reg[28]~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y14_N42
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[28]~20 (
	.dataa(!\u0|cpu|cpu|D_src2[28]~19_combout ),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datac(!\u0|cpu|cpu|D_src2_reg[28]~62_combout ),
	.datad(!\u0|cpu|cpu|D_src2_reg[28]~60_combout ),
	.datae(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.dataf(!\u0|cpu|cpu|D_src2_reg[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[28]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[28]~20 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[28]~20 .lut_mask = 64'h0FFF55553FFF5555;
defparam \u0|cpu|cpu|D_src2[28]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N33
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[28]~SCLR_LUT (
	.dataa(!\u0|cpu|cpu|E_src2[24]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_src2[28]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[28]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[28]~SCLR_LUT .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[28]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \u0|cpu|cpu|E_src2[28]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N35
dffeas \u0|cpu|cpu|E_src2[28]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_src2[28]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2[28]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[28]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[28]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N39
cyclonev_lcell_comb \u0|cpu|cpu|E_logic_result[28]~5 (
	.dataa(!\u0|cpu|cpu|E_src2[28]~_Duplicate_1_q ),
	.datab(!\u0|cpu|cpu|E_logic_op [1]),
	.datac(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src1 [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[28]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[28]~5 .extended_lut = "off";
defparam \u0|cpu|cpu|E_logic_result[28]~5 .lut_mask = 64'h9191919136363636;
defparam \u0|cpu|cpu|E_logic_result[28]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N30
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result~22 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_logic_result[28]~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result~22 .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result~22 .lut_mask = 64'h0000000033333333;
defparam \u0|cpu|cpu|E_alu_result~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y14_N33
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[28] (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_alu_result~22_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.dataf(!\u0|cpu|cpu|Add9~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[28] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[28] .lut_mask = 64'h333333333333FFFF;
defparam \u0|cpu|cpu|E_alu_result[28] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y14_N35
dffeas \u0|cpu|cpu|M_alu_result[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_alu_result [28]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y14_N18
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[28]~23 (
	.dataa(!\u0|cpu|cpu|W_wr_data [28]),
	.datab(!\u0|cpu|cpu|A_wr_data_unfiltered[28]~30_combout ),
	.datac(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datad(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.datae(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28]),
	.dataf(!\u0|cpu|cpu|M_alu_result [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[28]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[28]~23 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[28]~23 .lut_mask = 64'h0053F0530F53FF53;
defparam \u0|cpu|cpu|D_src1_reg[28]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y14_N19
dffeas \u0|cpu|cpu|E_src1[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[28]~23_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [28]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N30
cyclonev_lcell_comb \u0|cpu|cpu|Add9~117 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datac(!\u0|cpu|cpu|E_src1 [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2[29]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~117_sumout ),
	.cout(\u0|cpu|cpu|Add9~118 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~117 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~117 .lut_mask = 64'h0000CC3300000F0F;
defparam \u0|cpu|cpu|Add9~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y14_N0
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[29]~56 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_alu_result~21_combout ),
	.datac(!\u0|cpu|cpu|D_src2_reg[0]~1_combout ),
	.datad(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|Add9~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[29]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[29]~56 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[29]~56 .lut_mask = 64'h03030303030F030F;
defparam \u0|cpu|cpu|D_src2_reg[29]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y14_N42
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[29]~58 (
	.dataa(!\u0|cpu|cpu|A_regnum_b_cmp_D~q ),
	.datab(!\u0|cpu|cpu|M_regnum_b_cmp_D~q ),
	.datac(!\u0|cpu|cpu|D_ctrl_b_is_dst~q ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|W_wr_data [29]),
	.dataf(!\u0|cpu|cpu|M_alu_result [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[29]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[29]~58 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[29]~58 .lut_mask = 64'h00008F8F3030BFBF;
defparam \u0|cpu|cpu|D_src2_reg[29]~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y14_N48
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[29]~59 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|D_src2_reg[31]~57_combout ),
	.datac(!\u0|cpu|cpu|D_src2_reg[29]~58_combout ),
	.datad(!\u0|cpu|cpu|A_wr_data_unfiltered[29]~29_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_src2_reg[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[29]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[29]~59 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[29]~59 .lut_mask = 64'h000000000F3F0F3F;
defparam \u0|cpu|cpu|D_src2_reg[29]~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y14_N18
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[29]~18 (
	.dataa(!\u0|cpu|cpu|D_src2[29]~17_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[0]~5_combout ),
	.datac(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datad(!\u0|cpu|cpu|D_src2_reg[29]~56_combout ),
	.datae(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.dataf(!\u0|cpu|cpu|D_src2_reg[29]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[29]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[29]~18 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[29]~18 .lut_mask = 64'h05F535F5F5F5F5F5;
defparam \u0|cpu|cpu|D_src2[29]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N27
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[29]~SCLR_LUT (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|E_src2[24]~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_src2[29]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[29]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[29]~SCLR_LUT .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[29]~SCLR_LUT .lut_mask = 64'h00000000FF00FF00;
defparam \u0|cpu|cpu|E_src2[29]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N29
dffeas \u0|cpu|cpu|E_src2[29]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_src2[29]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2[29]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[29]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[29]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N24
cyclonev_lcell_comb \u0|cpu|cpu|E_logic_result[29]~4 (
	.dataa(!\u0|cpu|cpu|E_src2[29]~_Duplicate_1_q ),
	.datab(!\u0|cpu|cpu|E_logic_op [1]),
	.datac(!\u0|cpu|cpu|E_src1 [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[29]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[29]~4 .extended_lut = "off";
defparam \u0|cpu|cpu|E_logic_result[29]~4 .lut_mask = 64'h9393939316161616;
defparam \u0|cpu|cpu|E_logic_result[29]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N36
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_logic_result[29]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result~21 .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result~21 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|cpu|cpu|E_alu_result~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y14_N39
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[29] (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datac(!\u0|cpu|cpu|E_alu_result~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|Add9~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[29] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[29] .lut_mask = 64'h0F0F0F0F3F3F3F3F;
defparam \u0|cpu|cpu|E_alu_result[29] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y14_N41
dffeas \u0|cpu|cpu|M_alu_result[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_alu_result [29]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y14_N18
cyclonev_lcell_comb \u0|cpu|cpu|A_inst_result[31]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|M_exc_any~combout ),
	.dataf(!\u0|cpu|cpu|M_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_inst_result[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[31]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|A_inst_result[31]~1 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \u0|cpu|cpu|A_inst_result[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N4
dffeas \u0|cpu|cpu|A_inst_result[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_alu_result [29]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|A_inst_result[31]~1_combout ),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N30
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_mask[5]~5 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_src2 [0]),
	.datac(!\u0|cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datad(!\u0|cpu|cpu|E_src2 [2]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_mask[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_mask[5]~5 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_mask[5]~5 .lut_mask = 64'h000F000F03FF03FF;
defparam \u0|cpu|cpu|E_rot_mask[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N32
dffeas \u0|cpu|cpu|M_rot_mask[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_mask[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_mask [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_mask[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_mask[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N33
cyclonev_lcell_comb \u0|cpu|cpu|Add9~129 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datac(!\u0|cpu|cpu|E_src2[30]~_Duplicate_1_q ),
	.datad(!\u0|cpu|cpu|E_src1 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~129_sumout ),
	.cout(\u0|cpu|cpu|Add9~130 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~129 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~129 .lut_mask = 64'h0000C3C3000000FF;
defparam \u0|cpu|cpu|Add9~129 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N12
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result~25 (
	.dataa(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datab(!\u0|cpu|cpu|E_logic_op [1]),
	.datac(!\u0|cpu|cpu|E_src2[30]~_Duplicate_1_q ),
	.datad(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src1 [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result~25 .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result~25 .lut_mask = 64'h4101410111141114;
defparam \u0|cpu|cpu|E_alu_result~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N3
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[30] (
	.dataa(!\u0|cpu|cpu|Add9~129_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_alu_result~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[30] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[30] .lut_mask = 64'h00550055FFFFFFFF;
defparam \u0|cpu|cpu|E_alu_result[30] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N5
dffeas \u0|cpu|cpu|M_alu_result[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_alu_result [30]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y16_N54
cyclonev_lcell_comb \u0|cpu|cpu|W_wr_data[30]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_wr_data_unfiltered[30]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|W_wr_data[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[30]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|W_wr_data[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|W_wr_data[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y16_N55
dffeas \u0|cpu|cpu|W_wr_data[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|W_wr_data[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y16_N24
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[30]~27 (
	.dataa(!\u0|cpu|cpu|M_alu_result [30]),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30]),
	.datac(!\u0|cpu|cpu|A_wr_data_unfiltered[30]~33_combout ),
	.datad(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.datae(!\u0|cpu|cpu|W_wr_data [30]),
	.dataf(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[30]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[30]~27 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[30]~27 .lut_mask = 64'h330033FF550F550F;
defparam \u0|cpu|cpu|D_src1_reg[30]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \u0|cpu|cpu|E_src1[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[30]~27_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [30]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N6
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[1]~9 (
	.dataa(!\u0|cpu|cpu|Add10~0_combout ),
	.datab(!\u0|cpu|cpu|E_src2 [0]),
	.datac(!\u0|cpu|cpu|E_src1 [30]),
	.datad(!\u0|cpu|cpu|E_src1 [0]),
	.datae(!\u0|cpu|cpu|E_src1[31]~DUPLICATE_q ),
	.dataf(!\u0|cpu|cpu|E_src1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[1]~9 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[1]~9 .lut_mask = 64'h0123456789ABCDEF;
defparam \u0|cpu|cpu|E_rot_step1[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y17_N54
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[5]~14 (
	.dataa(!\u0|cpu|cpu|E_src1 [2]),
	.datab(!\u0|cpu|cpu|Add10~0_combout ),
	.datac(!\u0|cpu|cpu|E_src1 [5]),
	.datad(!\u0|cpu|cpu|E_src1 [4]),
	.datae(!\u0|cpu|cpu|E_src1 [3]),
	.dataf(!\u0|cpu|cpu|E_src2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[5]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[5]~14 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[5]~14 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \u0|cpu|cpu|E_rot_step1[5]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N8
dffeas \u0|cpu|cpu|M_rot_prestep2[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[1]~9_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[5]~14_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N6
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[25]~11 (
	.dataa(!\u0|cpu|cpu|Add10~0_combout ),
	.datab(!\u0|cpu|cpu|E_src1 [25]),
	.datac(!\u0|cpu|cpu|E_src1 [24]),
	.datad(!\u0|cpu|cpu|E_src1 [23]),
	.datae(!\u0|cpu|cpu|E_src2 [0]),
	.dataf(!\u0|cpu|cpu|E_src1 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[25]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[25]~11 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[25]~11 .lut_mask = 64'h22770A0A22775F5F;
defparam \u0|cpu|cpu|E_rot_step1[25]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N8
dffeas \u0|cpu|cpu|M_rot_prestep2[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[25]~11_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[29]~8_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N6
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[17]~13 (
	.dataa(!\u0|cpu|cpu|E_src2 [0]),
	.datab(!\u0|cpu|cpu|E_src1[16]~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|E_src1 [17]),
	.datad(!\u0|cpu|cpu|Add10~0_combout ),
	.datae(!\u0|cpu|cpu|E_src1 [14]),
	.dataf(!\u0|cpu|cpu|E_src1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[17]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[17]~13 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[17]~13 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \u0|cpu|cpu|E_rot_step1[17]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N8
dffeas \u0|cpu|cpu|M_rot_prestep2[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[17]~13_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[21]~10_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y17_N30
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[9]~15 (
	.dataa(!\u0|cpu|cpu|E_src1[8]~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|E_src1 [7]),
	.datac(!\u0|cpu|cpu|E_src2 [0]),
	.datad(!\u0|cpu|cpu|Add10~0_combout ),
	.datae(!\u0|cpu|cpu|E_src1 [6]),
	.dataf(!\u0|cpu|cpu|E_src1 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[9]~15 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[9]~15 .lut_mask = 64'h0530053FF530F53F;
defparam \u0|cpu|cpu|E_rot_step1[9]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N30
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[13]~12 (
	.dataa(!\u0|cpu|cpu|E_src1 [11]),
	.datab(!\u0|cpu|cpu|E_src1[10]~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|E_src2 [0]),
	.datad(!\u0|cpu|cpu|Add10~0_combout ),
	.datae(!\u0|cpu|cpu|E_src1 [12]),
	.dataf(!\u0|cpu|cpu|E_src1 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[13]~12 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[13]~12 .lut_mask = 64'h00530F53F053FF53;
defparam \u0|cpu|cpu|E_rot_step1[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N32
dffeas \u0|cpu|cpu|M_rot_prestep2[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[9]~15_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[13]~12_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y17_N6
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[5]~27 (
	.dataa(!\u0|cpu|cpu|M_rot_prestep2 [5]),
	.datab(!\u0|cpu|cpu|M_rot_prestep2 [29]),
	.datac(!\u0|cpu|cpu|M_rot_rn [3]),
	.datad(!\u0|cpu|cpu|M_rot_prestep2 [21]),
	.datae(!\u0|cpu|cpu|M_rot_rn [4]),
	.dataf(!\u0|cpu|cpu|M_rot_prestep2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[5]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[5]~27 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[5]~27 .lut_mask = 64'h303F0505303FF5F5;
defparam \u0|cpu|cpu|M_rot[5]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N54
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~27 (
	.dataa(!\u0|cpu|cpu|M_rot_mask [5]),
	.datab(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datac(!\u0|cpu|cpu|M_rot_sel_fill3~q ),
	.datad(!\u0|cpu|cpu|M_rot_pass3~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot[5]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~27 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~27 .lut_mask = 64'h13001300B3FFB3FF;
defparam \u0|cpu|cpu|A_shift_rot_result~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y17_N55
dffeas \u0|cpu|cpu|A_shift_rot_result[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~27_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N15
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[29]~27 (
	.dataa(!\u0|cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.datab(!\u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout ),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_payload~32_combout ),
	.datad(!\u0|cpu|cpu|A_ctrl_ld32~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|d_readdata_d1 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[29]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[29]~27 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[29]~27 .lut_mask = 64'h110F110FBB0FBB0F;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[29]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N16
dffeas \u0|cpu|cpu|A_slow_inst_result[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[29]~27_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[29] .power_up = "low";
// synopsys translate_on

// Location: DSP_X20_Y14_N0
cyclonev_mac \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u0|cpu|cpu|E_src2 [15],\u0|cpu|cpu|E_src2 [14],\u0|cpu|cpu|E_src2 [13],\u0|cpu|cpu|E_src2 [12],\u0|cpu|cpu|E_src2 [11],\u0|cpu|cpu|E_src2 [10],\u0|cpu|cpu|E_src2 [9],\u0|cpu|cpu|E_src2 [8],\u0|cpu|cpu|E_src2 [7],\u0|cpu|cpu|E_src2 [6],\u0|cpu|cpu|E_src2 [5],\u0|cpu|cpu|E_src2 [4],\u0|cpu|cpu|E_src2 [3],
\u0|cpu|cpu|E_src2 [2],\u0|cpu|cpu|E_src2 [1],\u0|cpu|cpu|E_src2 [0]}),
	.ay({\u0|cpu|cpu|E_src1[31]~DUPLICATE_q ,\u0|cpu|cpu|E_src1 [30],\u0|cpu|cpu|E_src1 [29],\u0|cpu|cpu|E_src1 [28],\u0|cpu|cpu|E_src1 [27],\u0|cpu|cpu|E_src1 [26],\u0|cpu|cpu|E_src1 [25],\u0|cpu|cpu|E_src1 [24],\u0|cpu|cpu|E_src1 [23],\u0|cpu|cpu|E_src1 [22],\u0|cpu|cpu|E_src1 [21],\u0|cpu|cpu|E_src1 [20],
\u0|cpu|cpu|E_src1 [19],\u0|cpu|cpu|E_src1 [18],\u0|cpu|cpu|E_src1 [17],\u0|cpu|cpu|E_src1[16]~DUPLICATE_q }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({\u0|rst_controller|r_sync_rst~q ,gnd}),
	.ena({vcc,vcc,!\u0|cpu|cpu|A_mem_stall~q }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .accumulate_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .ax_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .ax_width = 16;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .ay_scan_in_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .ay_scan_in_width = 16;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .ay_use_scan_in = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .az_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .bx_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .by_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .by_use_scan_in = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .bz_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_a_0 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_a_1 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_a_2 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_a_3 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_a_4 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_a_5 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_a_6 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_a_7 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_b_0 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_b_1 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_b_2 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_b_3 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_b_4 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_b_5 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_b_6 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_b_7 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_sel_a_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_sel_b_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .delay_scan_out_ay = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .delay_scan_out_by = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .enable_double_accum = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .load_const_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .load_const_value = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .mode_sub_location = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .negate_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .operand_source_max = "input";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .operand_source_may = "input";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .operand_source_mbx = "input";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .operand_source_mby = "input";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .operation_mode = "m18x18_full";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .output_clock = "0";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .preadder_subtract_a = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .preadder_subtract_b = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .result_a_width = 64;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .signed_max = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .signed_may = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .signed_mbx = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .signed_mby = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .sub_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X19_Y14_N58
dffeas \u0|cpu|cpu|A_mul_cell_p3[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [13]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p3[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p3[13] .power_up = "low";
// synopsys translate_on

// Location: DSP_X20_Y16_N0
cyclonev_mac \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u0|cpu|cpu|D_src2[31]~24_combout ,\u0|cpu|cpu|E_src2[30]~SCLR_LUT_combout ,\u0|cpu|cpu|E_src2[29]~SCLR_LUT_combout ,\u0|cpu|cpu|E_src2[28]~SCLR_LUT_combout ,\u0|cpu|cpu|E_src2[27]~SCLR_LUT_combout ,\u0|cpu|cpu|E_src2[26]~SCLR_LUT_combout ,
\u0|cpu|cpu|E_src2[25]~SCLR_LUT_combout ,\u0|cpu|cpu|E_src2[24]~SCLR_LUT_combout ,\u0|cpu|cpu|E_src2[23]~SCLR_LUT_combout ,\u0|cpu|cpu|E_src2[22]~SCLR_LUT_combout ,\u0|cpu|cpu|E_src2[21]~SCLR_LUT_combout ,\u0|cpu|cpu|E_src2[20]~SCLR_LUT_combout ,
\u0|cpu|cpu|E_src2[19]~SCLR_LUT_combout ,\u0|cpu|cpu|E_src2[18]~SCLR_LUT_combout ,\u0|cpu|cpu|E_src2[17]~SCLR_LUT_combout ,\u0|cpu|cpu|E_src2[16]~SCLR_LUT_combout }),
	.ay({\u0|cpu|cpu|E_src1 [15],\u0|cpu|cpu|E_src1 [14],\u0|cpu|cpu|E_src1 [13],\u0|cpu|cpu|E_src1 [12],\u0|cpu|cpu|E_src1 [11],\u0|cpu|cpu|E_src1[10]~DUPLICATE_q ,\u0|cpu|cpu|E_src1 [9],\u0|cpu|cpu|E_src1[8]~DUPLICATE_q ,\u0|cpu|cpu|E_src1 [7],\u0|cpu|cpu|E_src1 [6],\u0|cpu|cpu|E_src1 [5],
\u0|cpu|cpu|E_src1 [4],\u0|cpu|cpu|E_src1 [3],\u0|cpu|cpu|E_src1 [2],\u0|cpu|cpu|E_src1 [1],\u0|cpu|cpu|E_src1 [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({\u0|rst_controller|r_sync_rst~q ,\u0|rst_controller|r_sync_rst~q }),
	.ena({vcc,vcc,!\u0|cpu|cpu|A_mem_stall~q }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .accumulate_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .ax_clock = "0";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .ax_width = 16;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .ay_scan_in_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .ay_scan_in_width = 16;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .ay_use_scan_in = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .az_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .bx_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .by_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .by_use_scan_in = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .bz_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_a_0 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_a_1 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_a_2 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_a_3 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_a_4 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_a_5 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_a_6 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_a_7 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_b_0 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_b_1 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_b_2 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_b_3 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_b_4 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_b_5 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_b_6 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_b_7 = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_sel_a_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .coef_sel_b_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .delay_scan_out_ay = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .delay_scan_out_by = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .enable_double_accum = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .load_const_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .load_const_value = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .mode_sub_location = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .negate_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .operand_source_max = "input";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .operand_source_may = "input";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .operand_source_mbx = "input";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .operand_source_mby = "input";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .operation_mode = "m18x18_full";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .output_clock = "0";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .preadder_subtract_a = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .preadder_subtract_b = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .result_a_width = 64;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .signed_max = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .signed_may = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .signed_mbx = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .signed_mby = "false";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .sub_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N0
cyclonev_lcell_comb \u0|cpu|cpu|Add11~33 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [0]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add11~33_sumout ),
	.cout(\u0|cpu|cpu|Add11~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add11~33 .extended_lut = "off";
defparam \u0|cpu|cpu|Add11~33 .lut_mask = 64'h0000F0F000005555;
defparam \u0|cpu|cpu|Add11~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N3
cyclonev_lcell_comb \u0|cpu|cpu|Add11~21 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [1]),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add11~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add11~21_sumout ),
	.cout(\u0|cpu|cpu|Add11~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add11~21 .extended_lut = "off";
defparam \u0|cpu|cpu|Add11~21 .lut_mask = 64'h0000CCCC000000FF;
defparam \u0|cpu|cpu|Add11~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N6
cyclonev_lcell_comb \u0|cpu|cpu|Add11~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [2]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add11~17_sumout ),
	.cout(\u0|cpu|cpu|Add11~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add11~17 .extended_lut = "off";
defparam \u0|cpu|cpu|Add11~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \u0|cpu|cpu|Add11~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N9
cyclonev_lcell_comb \u0|cpu|cpu|Add11~29 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [3]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add11~29_sumout ),
	.cout(\u0|cpu|cpu|Add11~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add11~29 .extended_lut = "off";
defparam \u0|cpu|cpu|Add11~29 .lut_mask = 64'h0000F0F000005555;
defparam \u0|cpu|cpu|Add11~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N12
cyclonev_lcell_comb \u0|cpu|cpu|Add11~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [4]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add11~25_sumout ),
	.cout(\u0|cpu|cpu|Add11~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add11~25 .extended_lut = "off";
defparam \u0|cpu|cpu|Add11~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \u0|cpu|cpu|Add11~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N15
cyclonev_lcell_comb \u0|cpu|cpu|Add11~13 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [21]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add11~13_sumout ),
	.cout(\u0|cpu|cpu|Add11~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add11~13 .extended_lut = "off";
defparam \u0|cpu|cpu|Add11~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u0|cpu|cpu|Add11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N18
cyclonev_lcell_comb \u0|cpu|cpu|Add11~9 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [6]),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add11~9_sumout ),
	.cout(\u0|cpu|cpu|Add11~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add11~9 .extended_lut = "off";
defparam \u0|cpu|cpu|Add11~9 .lut_mask = 64'h0000FF0000003333;
defparam \u0|cpu|cpu|Add11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N21
cyclonev_lcell_comb \u0|cpu|cpu|Add11~5 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [23]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add11~5_sumout ),
	.cout(\u0|cpu|cpu|Add11~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add11~5 .extended_lut = "off";
defparam \u0|cpu|cpu|Add11~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u0|cpu|cpu|Add11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N24
cyclonev_lcell_comb \u0|cpu|cpu|Add11~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [8]),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add11~1_sumout ),
	.cout(\u0|cpu|cpu|Add11~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add11~1 .extended_lut = "off";
defparam \u0|cpu|cpu|Add11~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \u0|cpu|cpu|Add11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N27
cyclonev_lcell_comb \u0|cpu|cpu|Add11~41 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [25]),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add11~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add11~41_sumout ),
	.cout(\u0|cpu|cpu|Add11~42 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add11~41 .extended_lut = "off";
defparam \u0|cpu|cpu|Add11~41 .lut_mask = 64'h0000FF0000005555;
defparam \u0|cpu|cpu|Add11~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N30
cyclonev_lcell_comb \u0|cpu|cpu|Add11~37 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [26]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add11~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add11~37_sumout ),
	.cout(\u0|cpu|cpu|Add11~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add11~37 .extended_lut = "off";
defparam \u0|cpu|cpu|Add11~37 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u0|cpu|cpu|Add11~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N33
cyclonev_lcell_comb \u0|cpu|cpu|Add11~53 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [11]),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add11~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add11~53_sumout ),
	.cout(\u0|cpu|cpu|Add11~54 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add11~53 .extended_lut = "off";
defparam \u0|cpu|cpu|Add11~53 .lut_mask = 64'h0000F0F000003333;
defparam \u0|cpu|cpu|Add11~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N36
cyclonev_lcell_comb \u0|cpu|cpu|Add11~49 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [12]),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add11~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add11~49_sumout ),
	.cout(\u0|cpu|cpu|Add11~50 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add11~49 .extended_lut = "off";
defparam \u0|cpu|cpu|Add11~49 .lut_mask = 64'h0000F0F000003333;
defparam \u0|cpu|cpu|Add11~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N39
cyclonev_lcell_comb \u0|cpu|cpu|Add11~45 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [29]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add11~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add11~45_sumout ),
	.cout(\u0|cpu|cpu|Add11~46 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add11~45 .extended_lut = "off";
defparam \u0|cpu|cpu|Add11~45 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u0|cpu|cpu|Add11~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y16_N40
dffeas \u0|cpu|cpu|A_mul_s1[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add11~45_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_s1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_s1[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_s1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N38
dffeas \u0|cpu|cpu|A_mul_s1[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add11~49_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_s1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_s1[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_s1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N35
dffeas \u0|cpu|cpu|A_mul_cell_p3[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p3[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N35
dffeas \u0|cpu|cpu|A_mul_s1[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add11~53_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_s1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_s1[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_s1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N52
dffeas \u0|cpu|cpu|A_mul_cell_p3[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p3[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N58
dffeas \u0|cpu|cpu|A_mul_cell_p3[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [10]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p3[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N32
dffeas \u0|cpu|cpu|A_mul_s1[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add11~37_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_s1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_s1[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_s1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N47
dffeas \u0|cpu|cpu|A_mul_cell_p3[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p3[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N28
dffeas \u0|cpu|cpu|A_mul_s1[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add11~41_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_s1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_s1[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_s1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N11
dffeas \u0|cpu|cpu|A_mul_cell_p3[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p3[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N26
dffeas \u0|cpu|cpu|A_mul_s1[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add11~1_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_s1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_s1[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_s1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N16
dffeas \u0|cpu|cpu|A_mul_cell_p3[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p3[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N20
dffeas \u0|cpu|cpu|A_mul_cell_p3[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p3[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N17
dffeas \u0|cpu|cpu|A_mul_s1[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add11~13_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_s1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_s1[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_s1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y14_N51
cyclonev_lcell_comb \u0|cpu|cpu|A_mul_cell_p3[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_mul_cell_p3[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p3[5]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|A_mul_cell_p3[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|A_mul_cell_p3[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y14_N52
dffeas \u0|cpu|cpu|A_mul_cell_p3[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_mul_cell_p3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p3[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N13
dffeas \u0|cpu|cpu|A_mul_s1[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add11~25_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_s1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_s1[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_s1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N41
dffeas \u0|cpu|cpu|A_mul_cell_p3[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p3[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N10
dffeas \u0|cpu|cpu|A_mul_cell_p3[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p3[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N11
dffeas \u0|cpu|cpu|A_mul_s1[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add11~29_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_s1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_s1[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_s1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N47
dffeas \u0|cpu|cpu|A_mul_cell_p3[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p3[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N7
dffeas \u0|cpu|cpu|A_mul_s1[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add11~17_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_s1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_s1[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_s1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N5
dffeas \u0|cpu|cpu|A_mul_cell_p3[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p3[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N5
dffeas \u0|cpu|cpu|A_mul_s1[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add11~21_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_s1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_s1[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_s1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N2
dffeas \u0|cpu|cpu|A_mul_s1[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add11~33_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_s1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_s1[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_s1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N2
dffeas \u0|cpu|cpu|A_mul_cell_p3[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p3[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p3[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N0
cyclonev_lcell_comb \u0|cpu|cpu|Add12~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_mul_s1 [0]),
	.datad(!\u0|cpu|cpu|A_mul_cell_p3 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add12~33_sumout ),
	.cout(\u0|cpu|cpu|Add12~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add12~33 .extended_lut = "off";
defparam \u0|cpu|cpu|Add12~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \u0|cpu|cpu|Add12~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N3
cyclonev_lcell_comb \u0|cpu|cpu|Add12~21 (
	.dataa(!\u0|cpu|cpu|A_mul_cell_p3 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_mul_s1 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add12~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add12~21_sumout ),
	.cout(\u0|cpu|cpu|Add12~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add12~21 .extended_lut = "off";
defparam \u0|cpu|cpu|Add12~21 .lut_mask = 64'h0000AAAA000000FF;
defparam \u0|cpu|cpu|Add12~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N6
cyclonev_lcell_comb \u0|cpu|cpu|Add12~17 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|A_mul_cell_p3 [2]),
	.datac(!\u0|cpu|cpu|A_mul_s1 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add12~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add12~17_sumout ),
	.cout(\u0|cpu|cpu|Add12~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add12~17 .extended_lut = "off";
defparam \u0|cpu|cpu|Add12~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u0|cpu|cpu|Add12~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N9
cyclonev_lcell_comb \u0|cpu|cpu|Add12~29 (
	.dataa(!\u0|cpu|cpu|A_mul_cell_p3 [3]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_mul_s1 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add12~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add12~29_sumout ),
	.cout(\u0|cpu|cpu|Add12~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add12~29 .extended_lut = "off";
defparam \u0|cpu|cpu|Add12~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u0|cpu|cpu|Add12~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N12
cyclonev_lcell_comb \u0|cpu|cpu|Add12~25 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|A_mul_s1 [4]),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_mul_cell_p3 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add12~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add12~25_sumout ),
	.cout(\u0|cpu|cpu|Add12~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add12~25 .extended_lut = "off";
defparam \u0|cpu|cpu|Add12~25 .lut_mask = 64'h0000CCCC000000FF;
defparam \u0|cpu|cpu|Add12~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N15
cyclonev_lcell_comb \u0|cpu|cpu|Add12~13 (
	.dataa(!\u0|cpu|cpu|A_mul_s1 [5]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_mul_cell_p3 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add12~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add12~13_sumout ),
	.cout(\u0|cpu|cpu|Add12~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add12~13 .extended_lut = "off";
defparam \u0|cpu|cpu|Add12~13 .lut_mask = 64'h0000F0F000005555;
defparam \u0|cpu|cpu|Add12~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N18
cyclonev_lcell_comb \u0|cpu|cpu|Add12~9 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|A_mul_s1 [6]),
	.datac(!\u0|cpu|cpu|A_mul_cell_p3 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add12~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add12~9_sumout ),
	.cout(\u0|cpu|cpu|Add12~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add12~9 .extended_lut = "off";
defparam \u0|cpu|cpu|Add12~9 .lut_mask = 64'h0000F0F000003333;
defparam \u0|cpu|cpu|Add12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N21
cyclonev_lcell_comb \u0|cpu|cpu|Add12~5 (
	.dataa(!\u0|cpu|cpu|A_mul_s1 [7]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_mul_cell_p3 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add12~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add12~5_sumout ),
	.cout(\u0|cpu|cpu|Add12~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add12~5 .extended_lut = "off";
defparam \u0|cpu|cpu|Add12~5 .lut_mask = 64'h0000F0F000005555;
defparam \u0|cpu|cpu|Add12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N24
cyclonev_lcell_comb \u0|cpu|cpu|Add12~1 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|A_mul_cell_p3 [8]),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_mul_s1 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add12~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add12~1_sumout ),
	.cout(\u0|cpu|cpu|Add12~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add12~1 .extended_lut = "off";
defparam \u0|cpu|cpu|Add12~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \u0|cpu|cpu|Add12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N27
cyclonev_lcell_comb \u0|cpu|cpu|Add12~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_mul_cell_p3 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_mul_s1 [9]),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add12~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add12~41_sumout ),
	.cout(\u0|cpu|cpu|Add12~42 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add12~41 .extended_lut = "off";
defparam \u0|cpu|cpu|Add12~41 .lut_mask = 64'h0000FF0000000F0F;
defparam \u0|cpu|cpu|Add12~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N30
cyclonev_lcell_comb \u0|cpu|cpu|Add12~37 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|A_mul_cell_p3 [10]),
	.datac(!\u0|cpu|cpu|A_mul_s1 [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add12~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add12~37_sumout ),
	.cout(\u0|cpu|cpu|Add12~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add12~37 .extended_lut = "off";
defparam \u0|cpu|cpu|Add12~37 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u0|cpu|cpu|Add12~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N33
cyclonev_lcell_comb \u0|cpu|cpu|Add12~53 (
	.dataa(!\u0|cpu|cpu|A_mul_s1 [11]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_mul_cell_p3 [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add12~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add12~53_sumout ),
	.cout(\u0|cpu|cpu|Add12~54 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add12~53 .extended_lut = "off";
defparam \u0|cpu|cpu|Add12~53 .lut_mask = 64'h0000F0F000005555;
defparam \u0|cpu|cpu|Add12~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N36
cyclonev_lcell_comb \u0|cpu|cpu|Add12~49 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|A_mul_s1 [12]),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_mul_cell_p3 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add12~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add12~49_sumout ),
	.cout(\u0|cpu|cpu|Add12~50 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add12~49 .extended_lut = "off";
defparam \u0|cpu|cpu|Add12~49 .lut_mask = 64'h0000CCCC000000FF;
defparam \u0|cpu|cpu|Add12~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N39
cyclonev_lcell_comb \u0|cpu|cpu|Add12~45 (
	.dataa(!\u0|cpu|cpu|A_mul_cell_p3 [13]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_mul_s1 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add12~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add12~45_sumout ),
	.cout(\u0|cpu|cpu|Add12~46 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add12~45 .extended_lut = "off";
defparam \u0|cpu|cpu|Add12~45 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u0|cpu|cpu|Add12~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y14_N54
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[29]~29 (
	.dataa(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.datab(!\u0|cpu|cpu|A_inst_result [29]),
	.datac(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datad(!\u0|cpu|cpu|A_shift_rot_result [29]),
	.datae(!\u0|cpu|cpu|A_slow_inst_result [29]),
	.dataf(!\u0|cpu|cpu|Add12~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[29]~29 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[29]~29 .lut_mask = 64'h202570752A2F7A7F;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N30
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result~20 (
	.dataa(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datab(!\u0|cpu|cpu|E_logic_op [1]),
	.datac(!\u0|cpu|cpu|E_src2[25]~_Duplicate_1_q ),
	.datad(!\u0|cpu|cpu|E_src1 [25]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result~20 .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result~20 .lut_mask = 64'h4111411101140114;
defparam \u0|cpu|cpu|E_alu_result~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N45
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[25] (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_alu_result~20_combout ),
	.datad(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|Add9~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[25] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[25] .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \u0|cpu|cpu|E_alu_result[25] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y17_N47
dffeas \u0|cpu|cpu|M_alu_result[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_alu_result [25]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N18
cyclonev_lcell_comb \u0|cpu|cpu|W_wr_data[25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_wr_data_unfiltered[25]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|W_wr_data[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[25]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|W_wr_data[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|W_wr_data[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y16_N19
dffeas \u0|cpu|cpu|W_wr_data[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|W_wr_data[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N18
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[25]~21 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.datab(!\u0|cpu|cpu|A_wr_data_unfiltered[25]~28_combout ),
	.datac(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.datad(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datae(!\u0|cpu|cpu|M_alu_result [25]),
	.dataf(!\u0|cpu|cpu|W_wr_data [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[25]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[25]~21 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[25]~21 .lut_mask = 64'h500350F35F035FF3;
defparam \u0|cpu|cpu|D_src1_reg[25]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N19
dffeas \u0|cpu|cpu|E_src1[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[25]~21_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [25]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N44
dffeas \u0|cpu|cpu|A_mul_cell_p3[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p3[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p3[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N42
cyclonev_lcell_comb \u0|cpu|cpu|Add11~61 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [30]),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add11~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add11~61_sumout ),
	.cout(\u0|cpu|cpu|Add11~62 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add11~61 .extended_lut = "off";
defparam \u0|cpu|cpu|Add11~61 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u0|cpu|cpu|Add11~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y16_N43
dffeas \u0|cpu|cpu|A_mul_s1[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add11~61_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_s1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_s1[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_s1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N42
cyclonev_lcell_comb \u0|cpu|cpu|Add12~61 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|A_mul_cell_p3 [14]),
	.datac(!\u0|cpu|cpu|A_mul_s1 [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add12~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add12~61_sumout ),
	.cout(\u0|cpu|cpu|Add12~62 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add12~61 .extended_lut = "off";
defparam \u0|cpu|cpu|Add12~61 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u0|cpu|cpu|Add12~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y14_N19
dffeas \u0|cpu|cpu|A_inst_result[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_alu_result [30]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|A_inst_result[31]~1_combout ),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y14_N24
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[30]~70 (
	.dataa(!\u0|cpu|cpu|M_alu_result [30]),
	.datab(!\u0|cpu|cpu|W_wr_data [30]),
	.datac(!\u0|cpu|cpu|A_regnum_b_cmp_D~q ),
	.datad(!\u0|cpu|cpu|D_ctrl_b_is_dst~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_regnum_b_cmp_D~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[30]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[30]~70 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[30]~70 .lut_mask = 64'h3033303355335533;
defparam \u0|cpu|cpu|D_src2_reg[30]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y14_N51
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[30]~69 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_alu_result~25_combout ),
	.datac(!\u0|cpu|cpu|Add9~129_sumout ),
	.datad(!\u0|cpu|cpu|D_src2_reg[0]~1_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[30]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[30]~69 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[30]~69 .lut_mask = 64'h00330033003F003F;
defparam \u0|cpu|cpu|D_src2_reg[30]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y14_N0
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[30]~84 (
	.dataa(!\u0|cpu|cpu|A_wr_data_unfiltered[30]~33_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datac(!\u0|cpu|cpu|D_src2_reg[31]~57_combout ),
	.datad(!\u0|cpu|cpu|D_src2_reg[30]~70_combout ),
	.datae(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.dataf(!\u0|cpu|cpu|D_src2_reg[30]~69_combout ),
	.datag(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[30]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[30]~84 .extended_lut = "on";
defparam \u0|cpu|cpu|D_src2_reg[30]~84 .lut_mask = 64'h030304CCFFFFFFFF;
defparam \u0|cpu|cpu|D_src2_reg[30]~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y14_N1
dffeas \u0|cpu|cpu|E_src2_reg[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[30]~84_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N48
cyclonev_lcell_comb \u0|cpu|cpu|E_st_data[30]~8 (
	.dataa(!\u0|cpu|cpu|E_src2_reg [14]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_src2_reg [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_ctrl_mem16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_st_data[30]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_st_data[30]~8 .extended_lut = "off";
defparam \u0|cpu|cpu|E_st_data[30]~8 .lut_mask = 64'h0F0F0F0F55555555;
defparam \u0|cpu|cpu|E_st_data[30]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N49
dffeas \u0|cpu|cpu|M_st_data[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_st_data[30]~8_combout ),
	.asdata(\u0|cpu|cpu|E_src2_reg [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_ctrl_mem8~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N41
dffeas \u0|cpu|cpu|A_st_data[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [30]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~31 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~31_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_st_data [30])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_st_data [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~31 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~31 .lut_mask = 64'h0055005500550055;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N43
dffeas \u0|cpu|cpu|M_target_pcb[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_src1 [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_target_pcb [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_target_pcb[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_target_pcb[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N0
cyclonev_lcell_comb \u0|cpu|cpu|E_ctrl_jmp_indirect_nxt~0 (
	.dataa(!\u0|cpu|cpu|Equal95~0_combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_iw [11]),
	.datad(!\u0|cpu|cpu|D_iw [16]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_ctrl_jmp_indirect_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_jmp_indirect_nxt~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_ctrl_jmp_indirect_nxt~0 .lut_mask = 64'h0500050000000000;
defparam \u0|cpu|cpu|E_ctrl_jmp_indirect_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N2
dffeas \u0|cpu|cpu|E_ctrl_jmp_indirect (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_ctrl_jmp_indirect_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_ctrl_jmp_indirect~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_jmp_indirect .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_ctrl_jmp_indirect .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N17
dffeas \u0|cpu|cpu|M_ctrl_jmp_indirect (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_ctrl_jmp_indirect~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_ctrl_jmp_indirect~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_ctrl_jmp_indirect .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_ctrl_jmp_indirect .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N51
cyclonev_lcell_comb \u0|cpu|cpu|E_pc[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_pc [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_pc[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_pc[10]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_pc[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|E_pc[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N53
dffeas \u0|cpu|cpu|E_pc[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_pc[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_pc[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_pc[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N10
dffeas \u0|cpu|cpu|E_pc[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_pc [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_pc[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_pc[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N56
dffeas \u0|cpu|cpu|D_pc[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_pc [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc[8]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N47
dffeas \u0|cpu|cpu|E_pc[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_pc[8]~DUPLICATE_q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_pc[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N21
cyclonev_lcell_comb \u0|cpu|cpu|Add7~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_pc [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add7~25_sumout ),
	.cout(\u0|cpu|cpu|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add7~25 .extended_lut = "off";
defparam \u0|cpu|cpu|Add7~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|cpu|cpu|Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N24
cyclonev_lcell_comb \u0|cpu|cpu|Add7~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_pc [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add7~37_sumout ),
	.cout(\u0|cpu|cpu|Add7~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add7~37 .extended_lut = "off";
defparam \u0|cpu|cpu|Add7~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|cpu|cpu|Add7~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N27
cyclonev_lcell_comb \u0|cpu|cpu|Add7~33 (
	.dataa(!\u0|cpu|cpu|E_pc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add7~33_sumout ),
	.cout(\u0|cpu|cpu|Add7~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add7~33 .extended_lut = "off";
defparam \u0|cpu|cpu|Add7~33 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|cpu|cpu|Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N28
dffeas \u0|cpu|cpu|M_pc_plus_one[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add7~33_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pc_plus_one [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pc_plus_one[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pc_plus_one[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N12
cyclonev_lcell_comb \u0|cpu|cpu|A_pipe_flush_waddr_nxt~11 (
	.dataa(!\u0|cpu|cpu|M_exc_any~combout ),
	.datab(!\u0|cpu|cpu|M_target_pcb [12]),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|M_ctrl_jmp_indirect~q ),
	.datae(!\u0|cpu|cpu|M_pc_plus_one [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~11 .extended_lut = "off";
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~11 .lut_mask = 64'h0022AA220022AA22;
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N13
dffeas \u0|cpu|cpu|A_pipe_flush_waddr[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~11_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|M_exc_break~0_combout ),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_pipe_flush_waddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_pipe_flush_waddr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N30
cyclonev_lcell_comb \u0|cpu|cpu|Add3~45 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|F_pc [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add3~45_sumout ),
	.cout(\u0|cpu|cpu|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add3~45 .extended_lut = "off";
defparam \u0|cpu|cpu|Add3~45 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|cpu|cpu|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N32
dffeas \u0|cpu|cpu|D_pc_plus_one[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add3~45_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc_plus_one [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc_plus_one[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc_plus_one[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N30
cyclonev_lcell_comb \u0|cpu|cpu|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add0~41 .extended_lut = "off";
defparam \u0|cpu|cpu|Add0~41 .lut_mask = 64'h0000FFFF00000000;
defparam \u0|cpu|cpu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N31
dffeas \u0|cpu|cpu|D_br_taken_waddr_partial[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_br_taken_waddr_partial [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_br_taken_waddr_partial[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_br_taken_waddr_partial[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N30
cyclonev_lcell_comb \u0|cpu|cpu|Add1~22 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_br_taken_waddr_partial [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u0|cpu|cpu|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~22 .extended_lut = "off";
defparam \u0|cpu|cpu|Add1~22 .lut_mask = 64'h0000000000000F0F;
defparam \u0|cpu|cpu|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N33
cyclonev_lcell_comb \u0|cpu|cpu|Add1~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_iw [18]),
	.datad(!\u0|cpu|cpu|D_pc_plus_one [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add1~1_sumout ),
	.cout(\u0|cpu|cpu|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~1 .extended_lut = "off";
defparam \u0|cpu|cpu|Add1~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \u0|cpu|cpu|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N0
cyclonev_lcell_comb \u0|cpu|cpu|F_ctrl_br_uncond~0 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [4]),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [5]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ctrl_br_uncond~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ctrl_br_uncond~0 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ctrl_br_uncond~0 .lut_mask = 64'h4000400000000000;
defparam \u0|cpu|cpu|F_ctrl_br_uncond~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N1
dffeas \u0|cpu|cpu|D_ctrl_br_uncond (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_ctrl_br_uncond~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_ctrl_br_uncond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_br_uncond .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_ctrl_br_uncond .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N33
cyclonev_lcell_comb \u0|cpu|cpu|F_ctrl_br~0 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ctrl_br~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ctrl_br~0 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ctrl_br~0 .lut_mask = 64'h0000000044444444;
defparam \u0|cpu|cpu|F_ctrl_br~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N34
dffeas \u0|cpu|cpu|D_ctrl_br (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_ctrl_br~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_ctrl_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_br .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_ctrl_br .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N32
dffeas \u0|cpu|cpu|M_target_pcb[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_src1 [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_target_pcb [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_target_pcb[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_target_pcb[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N46
dffeas \u0|cpu|cpu|D_pc[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_pc [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N25
dffeas \u0|cpu|cpu|E_pc[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_pc [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_pc[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_pc[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N53
dffeas \u0|cpu|cpu|D_pc[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_pc [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N33
cyclonev_lcell_comb \u0|cpu|cpu|Add3~49 (
	.dataa(!\u0|cpu|cpu|F_pc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add3~49_sumout ),
	.cout(\u0|cpu|cpu|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add3~49 .extended_lut = "off";
defparam \u0|cpu|cpu|Add3~49 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|cpu|cpu|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N33
cyclonev_lcell_comb \u0|cpu|cpu|F_kill~0 (
	.dataa(!\u0|cpu|cpu|D_iw_valid~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_valid_jmp_indirect~q ),
	.datad(!\u0|cpu|cpu|M_pipe_flush~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_kill~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_kill~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_kill~0 .extended_lut = "off";
defparam \u0|cpu|cpu|F_kill~0 .lut_mask = 64'h0050005000F000F0;
defparam \u0|cpu|cpu|F_kill~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N27
cyclonev_lcell_comb \u0|cpu|cpu|D_br_pred_taken~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_bht_data [1]),
	.datad(!\u0|cpu|cpu|D_ctrl_br_uncond~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ctrl_br~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_br_pred_taken~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_br_pred_taken~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_br_pred_taken~0 .lut_mask = 64'h00000000F0FFF0FF;
defparam \u0|cpu|cpu|D_br_pred_taken~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N54
cyclonev_lcell_comb \u0|cpu|cpu|F_older_non_sequential~0 (
	.dataa(!\u0|cpu|cpu|D_br_pred_taken~0_combout ),
	.datab(!\u0|cpu|cpu|D_iw [5]),
	.datac(!\u0|cpu|cpu|D_iw [3]),
	.datad(!\u0|cpu|cpu|D_iw [4]),
	.datae(!\u0|cpu|cpu|D_iw [2]),
	.dataf(!\u0|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_older_non_sequential~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_older_non_sequential~0 .extended_lut = "off";
defparam \u0|cpu|cpu|F_older_non_sequential~0 .lut_mask = 64'h2AAAAAAAAAAAAAAA;
defparam \u0|cpu|cpu|F_older_non_sequential~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N24
cyclonev_lcell_comb \u0|cpu|cpu|F_older_non_sequential~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_iw [16]),
	.datad(!\u0|cpu|cpu|D_iw [11]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_older_non_sequential~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_older_non_sequential~1 .extended_lut = "off";
defparam \u0|cpu|cpu|F_older_non_sequential~1 .lut_mask = 64'h00F000F000000000;
defparam \u0|cpu|cpu|F_older_non_sequential~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N27
cyclonev_lcell_comb \u0|cpu|cpu|F_kill (
	.dataa(!\u0|cpu|cpu|F_kill~0_combout ),
	.datab(!\u0|cpu|cpu|D_issue~q ),
	.datac(!\u0|cpu|cpu|Equal95~0_combout ),
	.datad(!\u0|cpu|cpu|F_older_non_sequential~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|F_older_non_sequential~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_kill~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_kill .extended_lut = "off";
defparam \u0|cpu|cpu|F_kill .lut_mask = 64'hBBAABBAABBABBBAB;
defparam \u0|cpu|cpu|F_kill .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N29
dffeas \u0|cpu|cpu|D_kill (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_kill~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_kill~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_kill .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_kill .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N24
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0 (
	.dataa(!\u0|cpu|cpu|D_iw_valid~q ),
	.datab(!\u0|cpu|cpu|D_kill~q ),
	.datac(!\u0|cpu|cpu|D_br_pred_taken~0_combout ),
	.datad(!\u0|cpu|cpu|D_issue~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ctrl_a_not_src~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0 .lut_mask = 64'h0007000700770077;
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N24
cyclonev_lcell_comb \u0|cpu|cpu|F_pc_nxt[11]~6 (
	.dataa(!\u0|cpu|cpu|D_pc [11]),
	.datab(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1_combout ),
	.datac(!\u0|cpu|cpu|D_iw [17]),
	.datad(!\u0|cpu|cpu|Add3~49_sumout ),
	.datae(!\u0|cpu|cpu|Add1~9_sumout ),
	.dataf(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_pc_nxt[11]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_nxt[11]~6 .extended_lut = "off";
defparam \u0|cpu|cpu|F_pc_nxt[11]~6 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \u0|cpu|cpu|F_pc_nxt[11]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N1
dffeas \u0|cpu|cpu|M_pipe_flush_waddr[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_extra_pc [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pipe_flush_waddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pipe_flush_waddr[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pipe_flush_waddr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N30
cyclonev_lcell_comb \u0|cpu|cpu|Add7~45 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_pc [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add7~45_sumout ),
	.cout(\u0|cpu|cpu|Add7~46 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add7~45 .extended_lut = "off";
defparam \u0|cpu|cpu|Add7~45 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|cpu|cpu|Add7~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N31
dffeas \u0|cpu|cpu|M_pc_plus_one[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add7~45_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pc_plus_one [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pc_plus_one[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pc_plus_one[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N56
dffeas \u0|cpu|cpu|M_target_pcb[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_src1 [13]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_target_pcb [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_target_pcb[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_target_pcb[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N57
cyclonev_lcell_comb \u0|cpu|cpu|A_pipe_flush_waddr_nxt~12 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|M_ctrl_jmp_indirect~q ),
	.datac(!\u0|cpu|cpu|M_pc_plus_one [11]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|M_target_pcb [13]),
	.dataf(!\u0|cpu|cpu|M_exc_any~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~12 .extended_lut = "off";
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~12 .lut_mask = 64'h0C0C3F3F00000000;
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N58
dffeas \u0|cpu|cpu|A_pipe_flush_waddr[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~12_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|M_exc_break~0_combout ),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_pipe_flush_waddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_pipe_flush_waddr[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N12
cyclonev_lcell_comb \u0|cpu|cpu|F_pc_nxt[11]~7 (
	.dataa(!\u0|cpu|cpu|E_src1 [13]),
	.datab(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4_combout ),
	.datac(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3_combout ),
	.datad(!\u0|cpu|cpu|F_pc_nxt[11]~6_combout ),
	.datae(!\u0|cpu|cpu|M_pipe_flush_waddr [11]),
	.dataf(!\u0|cpu|cpu|A_pipe_flush_waddr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_pc_nxt[11]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_nxt[11]~7 .extended_lut = "off";
defparam \u0|cpu|cpu|F_pc_nxt[11]~7 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \u0|cpu|cpu|F_pc_nxt[11]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N13
dffeas \u0|cpu|cpu|F_pc[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_pc_nxt[11]~7_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N52
dffeas \u0|cpu|cpu|D_pc[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_pc [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc[11]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N59
dffeas \u0|cpu|cpu|E_pc[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_pc[11]~DUPLICATE_q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_pc[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N33
cyclonev_lcell_comb \u0|cpu|cpu|Add7~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_pc [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add7~41_sumout ),
	.cout(\u0|cpu|cpu|Add7~42 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add7~41 .extended_lut = "off";
defparam \u0|cpu|cpu|Add7~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|cpu|cpu|Add7~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N34
dffeas \u0|cpu|cpu|M_pc_plus_one[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add7~41_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pc_plus_one [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pc_plus_one[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pc_plus_one[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N33
cyclonev_lcell_comb \u0|cpu|cpu|A_pipe_flush_waddr_nxt~13 (
	.dataa(!\u0|cpu|cpu|M_exc_any~combout ),
	.datab(!\u0|cpu|cpu|M_ctrl_jmp_indirect~q ),
	.datac(!\u0|cpu|cpu|M_target_pcb [14]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|M_pc_plus_one [12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~13 .extended_lut = "off";
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~13 .lut_mask = 64'h02028A8A02028A8A;
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N34
dffeas \u0|cpu|cpu|A_pipe_flush_waddr[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~13_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|M_exc_break~0_combout ),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_pipe_flush_waddr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_pipe_flush_waddr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N36
cyclonev_lcell_comb \u0|cpu|cpu|Add3~53 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|F_pc [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add3~53_sumout ),
	.cout(\u0|cpu|cpu|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add3~53 .extended_lut = "off";
defparam \u0|cpu|cpu|Add3~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|cpu|cpu|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N38
dffeas \u0|cpu|cpu|D_pc_plus_one[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add3~53_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc_plus_one [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc_plus_one[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc_plus_one[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N35
dffeas \u0|cpu|cpu|D_pc_plus_one[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add3~49_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc_plus_one [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc_plus_one[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc_plus_one[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N36
cyclonev_lcell_comb \u0|cpu|cpu|Add1~9 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|D_iw [19]),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|D_pc_plus_one [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add1~9_sumout ),
	.cout(\u0|cpu|cpu|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~9 .extended_lut = "off";
defparam \u0|cpu|cpu|Add1~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \u0|cpu|cpu|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N39
cyclonev_lcell_comb \u0|cpu|cpu|Add1~5 (
	.dataa(!\u0|cpu|cpu|D_pc_plus_one [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [20]),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add1~5_sumout ),
	.cout(\u0|cpu|cpu|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~5 .extended_lut = "off";
defparam \u0|cpu|cpu|Add1~5 .lut_mask = 64'h0000FF0000005555;
defparam \u0|cpu|cpu|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N41
dffeas \u0|cpu|cpu|E_extra_pc[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add1~5_sumout ),
	.asdata(\u0|cpu|cpu|D_pc_plus_one [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|D_br_pred_not_taken~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_extra_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_extra_pc[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_extra_pc[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N1
dffeas \u0|cpu|cpu|M_pipe_flush_waddr[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_extra_pc [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pipe_flush_waddr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pipe_flush_waddr[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pipe_flush_waddr[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N54
cyclonev_lcell_comb \u0|cpu|cpu|F_pc_nxt[12]~8 (
	.dataa(!\u0|cpu|cpu|Add3~53_sumout ),
	.datab(!\u0|cpu|cpu|Add1~5_sumout ),
	.datac(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0_combout ),
	.datad(!\u0|cpu|cpu|D_iw [18]),
	.datae(!\u0|cpu|cpu|D_pc [12]),
	.dataf(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_pc_nxt[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_nxt[12]~8 .extended_lut = "off";
defparam \u0|cpu|cpu|F_pc_nxt[12]~8 .lut_mask = 64'h505F505F0303F3F3;
defparam \u0|cpu|cpu|F_pc_nxt[12]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N0
cyclonev_lcell_comb \u0|cpu|cpu|F_pc_nxt[12]~9 (
	.dataa(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3_combout ),
	.datab(!\u0|cpu|cpu|E_src1 [14]),
	.datac(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4_combout ),
	.datad(!\u0|cpu|cpu|A_pipe_flush_waddr [12]),
	.datae(!\u0|cpu|cpu|M_pipe_flush_waddr [12]),
	.dataf(!\u0|cpu|cpu|F_pc_nxt[12]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_pc_nxt[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_nxt[12]~9 .extended_lut = "off";
defparam \u0|cpu|cpu|F_pc_nxt[12]~9 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \u0|cpu|cpu|F_pc_nxt[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N7
dffeas \u0|cpu|cpu|F_pc[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_pc_nxt[12]~9_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N39
cyclonev_lcell_comb \u0|cpu|cpu|Add3~57 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|F_pc [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add3~57_sumout ),
	.cout(\u0|cpu|cpu|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add3~57 .extended_lut = "off";
defparam \u0|cpu|cpu|Add3~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|cpu|cpu|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N42
cyclonev_lcell_comb \u0|cpu|cpu|Add3~37 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|F_pc [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add3~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add3~37 .extended_lut = "off";
defparam \u0|cpu|cpu|Add3~37 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|cpu|cpu|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N44
dffeas \u0|cpu|cpu|D_pc_plus_one[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add3~37_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc_plus_one [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc_plus_one[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc_plus_one[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N41
dffeas \u0|cpu|cpu|D_pc_plus_one[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add3~57_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc_plus_one [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc_plus_one[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc_plus_one[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N42
cyclonev_lcell_comb \u0|cpu|cpu|Add1~17 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|D_iw [21]),
	.datac(!\u0|cpu|cpu|D_pc_plus_one [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add1~17_sumout ),
	.cout(\u0|cpu|cpu|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~17 .extended_lut = "off";
defparam \u0|cpu|cpu|Add1~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u0|cpu|cpu|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N45
cyclonev_lcell_comb \u0|cpu|cpu|Add1~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_iw [21]),
	.datad(!\u0|cpu|cpu|D_pc_plus_one [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~13 .extended_lut = "off";
defparam \u0|cpu|cpu|Add1~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \u0|cpu|cpu|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N47
dffeas \u0|cpu|cpu|E_extra_pc[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add1~13_sumout ),
	.asdata(\u0|cpu|cpu|D_pc_plus_one [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|D_br_pred_not_taken~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_extra_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_extra_pc[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_extra_pc[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N32
dffeas \u0|cpu|cpu|M_pipe_flush_waddr[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_extra_pc [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pipe_flush_waddr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pipe_flush_waddr[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pipe_flush_waddr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N40
dffeas \u0|cpu|cpu|D_pc[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_pc [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc[14]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N4
dffeas \u0|cpu|cpu|E_pc[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_pc[14]~DUPLICATE_q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_pc[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_pc[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N56
dffeas \u0|cpu|cpu|E_pc[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_pc [13]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_pc[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_pc[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N36
cyclonev_lcell_comb \u0|cpu|cpu|Add7~53 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_pc [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add7~53_sumout ),
	.cout(\u0|cpu|cpu|Add7~54 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add7~53 .extended_lut = "off";
defparam \u0|cpu|cpu|Add7~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|cpu|cpu|Add7~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N39
cyclonev_lcell_comb \u0|cpu|cpu|Add7~49 (
	.dataa(!\u0|cpu|cpu|E_pc [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add7~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add7~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add7~49 .extended_lut = "off";
defparam \u0|cpu|cpu|Add7~49 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|cpu|cpu|Add7~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N41
dffeas \u0|cpu|cpu|M_pc_plus_one[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add7~49_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pc_plus_one [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pc_plus_one[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pc_plus_one[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N23
dffeas \u0|cpu|cpu|E_src1[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[16]~16_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [16]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N4
dffeas \u0|cpu|cpu|M_target_pcb[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_src1 [16]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_target_pcb [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_target_pcb[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_target_pcb[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N51
cyclonev_lcell_comb \u0|cpu|cpu|A_pipe_flush_waddr_nxt~9 (
	.dataa(!\u0|cpu|cpu|M_exc_any~combout ),
	.datab(!\u0|cpu|cpu|M_ctrl_jmp_indirect~q ),
	.datac(!\u0|cpu|cpu|M_pc_plus_one [14]),
	.datad(!\u0|cpu|cpu|M_target_pcb [16]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_exc_break~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~9 .extended_lut = "off";
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~9 .lut_mask = 64'h082A082AFFFFFFFF;
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N52
dffeas \u0|cpu|cpu|A_pipe_flush_waddr[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~9_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_pipe_flush_waddr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_pipe_flush_waddr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N41
dffeas \u0|cpu|cpu|D_pc[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_pc [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N33
cyclonev_lcell_comb \u0|cpu|cpu|F_pc_nxt[14]~0 (
	.dataa(!\u0|cpu|cpu|Add3~37_sumout ),
	.datab(!\u0|cpu|cpu|D_iw [20]),
	.datac(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1_combout ),
	.datad(!\u0|cpu|cpu|Add1~13_sumout ),
	.datae(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0_combout ),
	.dataf(!\u0|cpu|cpu|D_pc [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_pc_nxt[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_nxt[14]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|F_pc_nxt[14]~0 .lut_mask = 64'h5050303F5F5F303F;
defparam \u0|cpu|cpu|F_pc_nxt[14]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N42
cyclonev_lcell_comb \u0|cpu|cpu|F_pc_nxt[14]~1 (
	.dataa(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3_combout ),
	.datab(!\u0|cpu|cpu|E_src1[16]~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4_combout ),
	.datad(!\u0|cpu|cpu|M_pipe_flush_waddr [14]),
	.datae(!\u0|cpu|cpu|A_pipe_flush_waddr [14]),
	.dataf(!\u0|cpu|cpu|F_pc_nxt[14]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_pc_nxt[14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_nxt[14]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|F_pc_nxt[14]~1 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \u0|cpu|cpu|F_pc_nxt[14]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N43
dffeas \u0|cpu|cpu|F_pc[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_pc_nxt[14]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N7
dffeas \u0|cpu|cpu|M_pc_plus_one[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add7~9_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pc_plus_one [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pc_plus_one[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pc_plus_one[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N0
cyclonev_lcell_comb \u0|cpu|cpu|A_inst_result[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|M_pc_plus_one [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_inst_result[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[5]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|A_inst_result[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|cpu|cpu|A_inst_result[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N1
dffeas \u0|cpu|cpu|A_inst_result[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_inst_result[5]~feeder_combout ),
	.asdata(\u0|cpu|cpu|M_alu_result [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|A_inst_result[7]~0_combout ),
	.sload(!\u0|cpu|cpu|M_exc_any~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N12
cyclonev_lcell_comb \u0|cpu|cpu|ic_tag_wraddress_nxt~6 (
	.dataa(!\u0|cpu|cpu|A_valid_from_M~q ),
	.datab(!\u0|cpu|cpu|A_inst_result [5]),
	.datac(!\u0|cpu|cpu|A_ctrl_invalidate_i~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|ic_tag_wraddress_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_tag_wraddress_nxt~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt~6 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt~6 .lut_mask = 64'h01010101FBFBFBFB;
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N13
dffeas \u0|cpu|cpu|ic_tag_wraddress[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_tag_wraddress_nxt~6_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|clr_break_line~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_tag_wraddress [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_tag_wraddress[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_tag_wraddress[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N10
dffeas \u0|cpu|cpu|M_pc_plus_one[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add7~13_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pc_plus_one [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pc_plus_one[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pc_plus_one[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N45
cyclonev_lcell_comb \u0|cpu|cpu|A_inst_result[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_pc_plus_one [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_inst_result[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[6]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|A_inst_result[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|A_inst_result[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N46
dffeas \u0|cpu|cpu|A_inst_result[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_inst_result[6]~feeder_combout ),
	.asdata(\u0|cpu|cpu|M_alu_result [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|A_inst_result[7]~0_combout ),
	.sload(!\u0|cpu|cpu|M_exc_any~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N8
dffeas \u0|cpu|cpu|A_ctrl_invalidate_i (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_ctrl_invalidate_i~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_ctrl_invalidate_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_ctrl_invalidate_i .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_ctrl_invalidate_i .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N15
cyclonev_lcell_comb \u0|cpu|cpu|ic_tag_wraddress_nxt[1]~7 (
	.dataa(!\u0|cpu|cpu|A_inst_result [6]),
	.datab(!\u0|cpu|cpu|A_valid_from_M~q ),
	.datac(!\u0|cpu|cpu|ic_tag_wraddress_nxt~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_ctrl_invalidate_i~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_tag_wraddress_nxt[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt[1]~7 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt[1]~7 .lut_mask = 64'h0F0F0F0F1D1D1D1D;
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N16
dffeas \u0|cpu|cpu|ic_tag_wraddress[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_tag_wraddress_nxt[1]~7_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\u0|cpu|cpu|clr_break_line~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_tag_wraddress [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_tag_wraddress[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_tag_wraddress[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N42
cyclonev_lcell_comb \u0|cpu|cpu|ic_tag_wraddress_nxt[2]~8 (
	.dataa(!\u0|cpu|cpu|A_ctrl_invalidate_i~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|A_valid_from_M~q ),
	.datac(!\u0|cpu|cpu|ic_tag_wraddress_nxt~4_combout ),
	.datad(!\u0|cpu|cpu|A_inst_result [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_tag_wraddress_nxt[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt[2]~8 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt[2]~8 .lut_mask = 64'h0E1F0E1F0E1F0E1F;
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N44
dffeas \u0|cpu|cpu|ic_tag_wraddress[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_tag_wraddress_nxt[2]~8_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\u0|cpu|cpu|clr_break_line~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_tag_wraddress [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_tag_wraddress[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_tag_wraddress[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N16
dffeas \u0|cpu|cpu|M_pc_plus_one[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add7~21_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pc_plus_one [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pc_plus_one[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pc_plus_one[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N18
cyclonev_lcell_comb \u0|cpu|cpu|A_inst_result[8]~feeder (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|M_pc_plus_one [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_inst_result[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[8]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|A_inst_result[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|cpu|cpu|A_inst_result[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N48
cyclonev_lcell_comb \u0|cpu|cpu|M_alu_result[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_alu_result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_alu_result[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[8]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_alu_result[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_alu_result[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N49
dffeas \u0|cpu|cpu|M_alu_result[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_alu_result[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N19
dffeas \u0|cpu|cpu|A_inst_result[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_inst_result[8]~feeder_combout ),
	.asdata(\u0|cpu|cpu|M_alu_result [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|A_inst_result[7]~0_combout ),
	.sload(!\u0|cpu|cpu|M_exc_any~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N45
cyclonev_lcell_comb \u0|cpu|cpu|ic_tag_wraddress_nxt[3]~9 (
	.dataa(!\u0|cpu|cpu|A_ctrl_invalidate_i~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|A_valid_from_M~q ),
	.datac(!\u0|cpu|cpu|ic_tag_wraddress_nxt~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_inst_result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_tag_wraddress_nxt[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt[3]~9 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt[3]~9 .lut_mask = 64'h0E0E0E0E1F1F1F1F;
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N46
dffeas \u0|cpu|cpu|ic_tag_wraddress[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_tag_wraddress_nxt[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\u0|cpu|cpu|clr_break_line~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_tag_wraddress [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_tag_wraddress[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_tag_wraddress[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N36
cyclonev_lcell_comb \u0|cpu|cpu|ic_tag_wraddress_nxt[4]~10 (
	.dataa(!\u0|cpu|cpu|A_ctrl_invalidate_i~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|A_valid_from_M~q ),
	.datac(!\u0|cpu|cpu|ic_tag_wraddress_nxt~2_combout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_inst_result [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_tag_wraddress_nxt[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt[4]~10 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt[4]~10 .lut_mask = 64'h0E0E1F1F0E0E1F1F;
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N37
dffeas \u0|cpu|cpu|ic_tag_wraddress[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_tag_wraddress_nxt[4]~10_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\u0|cpu|cpu|clr_break_line~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_tag_wraddress [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_tag_wraddress[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_tag_wraddress[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N22
dffeas \u0|cpu|cpu|M_pc_plus_one[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add7~25_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pc_plus_one [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pc_plus_one[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pc_plus_one[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N24
cyclonev_lcell_comb \u0|cpu|cpu|A_inst_result[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|M_pc_plus_one [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_inst_result[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[10]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|A_inst_result[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|cpu|cpu|A_inst_result[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N38
dffeas \u0|cpu|cpu|E_src1[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[10]~10_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [10]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N9
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result~11 (
	.dataa(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datab(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|E_src2 [10]),
	.datad(!\u0|cpu|cpu|E_src1 [10]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result~11 .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result~11 .lut_mask = 64'h4001400105540554;
defparam \u0|cpu|cpu|E_alu_result~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N3
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[10] (
	.dataa(!\u0|cpu|cpu|E_extra_pc [8]),
	.datab(!\u0|cpu|cpu|E_alu_result~11_combout ),
	.datac(!\u0|cpu|cpu|E_ctrl_retaddr~q ),
	.datad(!\u0|cpu|cpu|Add9~17_sumout ),
	.datae(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[10] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[10] .lut_mask = 64'h373737FF373737FF;
defparam \u0|cpu|cpu|E_alu_result[10] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N58
dffeas \u0|cpu|cpu|M_alu_result[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_alu_result [10]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[10]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N25
dffeas \u0|cpu|cpu|A_inst_result[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_inst_result[10]~feeder_combout ),
	.asdata(\u0|cpu|cpu|M_alu_result[10]~DUPLICATE_q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|A_inst_result[7]~0_combout ),
	.sload(!\u0|cpu|cpu|M_exc_any~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N30
cyclonev_lcell_comb \u0|cpu|cpu|ic_tag_wraddress_nxt[5]~11 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|A_valid_from_M~q ),
	.datac(!\u0|cpu|cpu|A_ctrl_invalidate_i~DUPLICATE_q ),
	.datad(!\u0|cpu|cpu|A_inst_result [10]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|ic_tag_wraddress_nxt~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_tag_wraddress_nxt[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt[5]~11 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt[5]~11 .lut_mask = 64'h00030003FCFFFCFF;
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N31
dffeas \u0|cpu|cpu|ic_tag_wraddress[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_tag_wraddress_nxt[5]~11_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\u0|cpu|cpu|clr_break_line~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_tag_wraddress [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_tag_wraddress[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_tag_wraddress[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N35
dffeas \u0|cpu|cpu|ic_fill_tag[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_pc[11]~DUPLICATE_q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|D_ic_fill_starting~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_tag [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_tag[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_tag[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N17
dffeas \u0|cpu|cpu|ic_fill_tag[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_pc [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|D_ic_fill_starting~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_tag [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_tag[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_tag[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N37
dffeas \u0|cpu|cpu|ic_fill_tag[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_pc[14]~DUPLICATE_q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|D_ic_fill_starting~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_tag[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_tag[5]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_tag[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N45
cyclonev_lcell_comb \u0|cpu|cpu|ic_fill_valid_bits_nxt~6 (
	.dataa(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[0]~1_combout ),
	.datab(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[2]~0_combout ),
	.datac(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[1]~2_combout ),
	.datad(!\u0|cpu|cpu|ic_fill_valid_bits [0]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ic_fill_starting_d1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_fill_valid_bits_nxt~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_valid_bits_nxt~6 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_fill_valid_bits_nxt~6 .lut_mask = 64'h80FF80FF80808080;
defparam \u0|cpu|cpu|ic_fill_valid_bits_nxt~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N39
cyclonev_lcell_comb \u0|cpu|cpu|ic_fill_dp_offset_en~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_ic_fill_starting_d1~q ),
	.datad(!\u0|cpu|cpu|i_readdatavalid_d1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_fill_dp_offset_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_dp_offset_en~0 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_fill_dp_offset_en~0 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \u0|cpu|cpu|ic_fill_dp_offset_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N21
cyclonev_lcell_comb \u0|cpu|cpu|ic_fill_valid_bits_en (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|ic_tag_clr_valid_bits_nxt~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|ic_fill_dp_offset_en~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_fill_valid_bits_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_valid_bits_en .extended_lut = "off";
defparam \u0|cpu|cpu|ic_fill_valid_bits_en .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \u0|cpu|cpu|ic_fill_valid_bits_en .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N46
dffeas \u0|cpu|cpu|ic_fill_valid_bits[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_fill_valid_bits_nxt~6_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|ic_tag_clr_valid_bits_nxt~combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_valid_bits [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_valid_bits[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_valid_bits[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N39
cyclonev_lcell_comb \u0|cpu|cpu|ic_fill_valid_bits_nxt~4 (
	.dataa(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[0]~1_combout ),
	.datab(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[2]~0_combout ),
	.datac(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[1]~2_combout ),
	.datad(!\u0|cpu|cpu|ic_fill_valid_bits [1]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ic_fill_starting_d1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_fill_valid_bits_nxt~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_valid_bits_nxt~4 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_fill_valid_bits_nxt~4 .lut_mask = 64'h40FF40FF40404040;
defparam \u0|cpu|cpu|ic_fill_valid_bits_nxt~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N40
dffeas \u0|cpu|cpu|ic_fill_valid_bits[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_fill_valid_bits_nxt~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|ic_tag_clr_valid_bits_nxt~combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_valid_bits [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_valid_bits[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_valid_bits[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N24
cyclonev_lcell_comb \u0|cpu|cpu|ic_fill_valid_bits_nxt~7 (
	.dataa(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[0]~1_combout ),
	.datab(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[2]~0_combout ),
	.datac(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[1]~2_combout ),
	.datad(!\u0|cpu|cpu|ic_fill_valid_bits [2]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ic_fill_starting_d1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_fill_valid_bits_nxt~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_valid_bits_nxt~7 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_fill_valid_bits_nxt~7 .lut_mask = 64'h08FF08FF08080808;
defparam \u0|cpu|cpu|ic_fill_valid_bits_nxt~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N26
dffeas \u0|cpu|cpu|ic_fill_valid_bits[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_fill_valid_bits_nxt~7_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|ic_tag_clr_valid_bits_nxt~combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_valid_bits [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_valid_bits[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_valid_bits[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N42
cyclonev_lcell_comb \u0|cpu|cpu|ic_fill_valid_bits_nxt~5 (
	.dataa(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[0]~1_combout ),
	.datab(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[2]~0_combout ),
	.datac(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[1]~2_combout ),
	.datad(!\u0|cpu|cpu|ic_fill_valid_bits [3]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ic_fill_starting_d1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_fill_valid_bits_nxt~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_valid_bits_nxt~5 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_fill_valid_bits_nxt~5 .lut_mask = 64'h04FF04FF04040404;
defparam \u0|cpu|cpu|ic_fill_valid_bits_nxt~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N44
dffeas \u0|cpu|cpu|ic_fill_valid_bits[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_fill_valid_bits_nxt~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|ic_tag_clr_valid_bits_nxt~combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_valid_bits [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_valid_bits[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_valid_bits[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N9
cyclonev_lcell_comb \u0|cpu|cpu|ic_fill_valid_bits_nxt~2 (
	.dataa(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[0]~1_combout ),
	.datab(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[2]~0_combout ),
	.datac(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[1]~2_combout ),
	.datad(!\u0|cpu|cpu|ic_fill_valid_bits [4]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ic_fill_starting_d1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_fill_valid_bits_nxt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_valid_bits_nxt~2 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_fill_valid_bits_nxt~2 .lut_mask = 64'h20FF20FF20202020;
defparam \u0|cpu|cpu|ic_fill_valid_bits_nxt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N11
dffeas \u0|cpu|cpu|ic_fill_valid_bits[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_fill_valid_bits_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|ic_tag_clr_valid_bits_nxt~combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_valid_bits [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_valid_bits[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_valid_bits[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N27
cyclonev_lcell_comb \u0|cpu|cpu|ic_fill_valid_bits_nxt~0 (
	.dataa(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[0]~1_combout ),
	.datab(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[2]~0_combout ),
	.datac(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[1]~2_combout ),
	.datad(!\u0|cpu|cpu|ic_fill_valid_bits [5]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ic_fill_starting_d1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_fill_valid_bits_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_valid_bits_nxt~0 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_fill_valid_bits_nxt~0 .lut_mask = 64'h10FF10FF10101010;
defparam \u0|cpu|cpu|ic_fill_valid_bits_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N28
dffeas \u0|cpu|cpu|ic_fill_valid_bits[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_fill_valid_bits_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|ic_tag_clr_valid_bits_nxt~combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_valid_bits [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_valid_bits[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_valid_bits[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N36
cyclonev_lcell_comb \u0|cpu|cpu|ic_fill_valid_bits_nxt~3 (
	.dataa(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[0]~1_combout ),
	.datab(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[2]~0_combout ),
	.datac(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[1]~2_combout ),
	.datad(!\u0|cpu|cpu|ic_fill_valid_bits [6]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ic_fill_starting_d1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_fill_valid_bits_nxt~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_valid_bits_nxt~3 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_fill_valid_bits_nxt~3 .lut_mask = 64'h02FF02FF02020202;
defparam \u0|cpu|cpu|ic_fill_valid_bits_nxt~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N37
dffeas \u0|cpu|cpu|ic_fill_valid_bits[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_fill_valid_bits_nxt~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|ic_tag_clr_valid_bits_nxt~combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_valid_bits [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_valid_bits[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_valid_bits[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N6
cyclonev_lcell_comb \u0|cpu|cpu|ic_fill_valid_bits_nxt~1 (
	.dataa(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[0]~1_combout ),
	.datab(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[2]~0_combout ),
	.datac(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[1]~2_combout ),
	.datad(!\u0|cpu|cpu|ic_fill_valid_bits [7]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ic_fill_starting_d1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_fill_valid_bits_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_valid_bits_nxt~1 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_fill_valid_bits_nxt~1 .lut_mask = 64'h01FF01FF01010101;
defparam \u0|cpu|cpu|ic_fill_valid_bits_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N7
dffeas \u0|cpu|cpu|ic_fill_valid_bits[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_fill_valid_bits_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|ic_tag_clr_valid_bits_nxt~combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_valid_bits [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_valid_bits[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_valid_bits[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u0|cpu|cpu|ic_tag_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\u0|cpu|cpu|F_stall~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u0|cpu|cpu|ic_fill_valid_bits [7],\u0|cpu|cpu|ic_fill_valid_bits [6],\u0|cpu|cpu|ic_fill_valid_bits [5],\u0|cpu|cpu|ic_fill_valid_bits [4],\u0|cpu|cpu|ic_fill_valid_bits [3],
\u0|cpu|cpu|ic_fill_valid_bits [2],\u0|cpu|cpu|ic_fill_valid_bits [1],\u0|cpu|cpu|ic_fill_valid_bits [0],\u0|cpu|cpu|ic_fill_tag[5]~DUPLICATE_q ,\u0|cpu|cpu|ic_fill_tag [4],\u0|cpu|cpu|ic_fill_tag [3],\u0|cpu|cpu|ic_fill_tag [2],\u0|cpu|cpu|ic_fill_tag [1],\u0|cpu|cpu|ic_fill_tag [0]}),
	.portaaddr({\u0|cpu|cpu|ic_tag_wraddress [5],\u0|cpu|cpu|ic_tag_wraddress [4],\u0|cpu|cpu|ic_tag_wraddress [3],\u0|cpu|cpu|ic_tag_wraddress [2],\u0|cpu|cpu|ic_tag_wraddress [1],\u0|cpu|cpu|ic_tag_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~11_combout ,\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout ,\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout ,\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout ,\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout ,
\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "cpu:u0|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ldj1:auto_generated|ALTSYNCRAM";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 14;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 14;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N18
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_valid~4 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [9]),
	.datab(!\u0|cpu|cpu|F_pc [0]),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [8]),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [7]),
	.datae(!\u0|cpu|cpu|F_pc[1]~DUPLICATE_q ),
	.dataf(!\u0|cpu|cpu|F_pc [2]),
	.datag(!\u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [6]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_valid~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_valid~4 .extended_lut = "on";
defparam \u0|cpu|cpu|F_ic_valid~4 .lut_mask = 64'h0C3F1D1D33333333;
defparam \u0|cpu|cpu|F_ic_valid~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N12
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_valid~0 (
	.dataa(!\u0|cpu|cpu|F_pc [2]),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [11]),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [12]),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [13]),
	.datae(!\u0|cpu|cpu|F_pc[1]~DUPLICATE_q ),
	.dataf(!\u0|cpu|cpu|F_ic_valid~4_combout ),
	.datag(!\u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [10]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_valid~0 .extended_lut = "on";
defparam \u0|cpu|cpu|F_ic_valid~0 .lut_mask = 64'h05050505BBBBAAFF;
defparam \u0|cpu|cpu|F_ic_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N36
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_hit~0 (
	.dataa(!\u0|cpu|cpu|F_pc [11]),
	.datab(!\u0|cpu|cpu|F_pc [9]),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [1]),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [2]),
	.datae(!\u0|cpu|cpu|F_pc [10]),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_hit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_hit~0 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_hit~0 .lut_mask = 64'h8040080420100201;
defparam \u0|cpu|cpu|F_ic_hit~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N42
cyclonev_lcell_comb \u0|cpu|cpu|F_issue (
	.dataa(!\u0|cpu|cpu|F_pc [14]),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [5]),
	.datac(!\u0|cpu|cpu|F_ic_valid~0_combout ),
	.datad(!\u0|cpu|cpu|F_ic_hit~0_combout ),
	.datae(!\u0|cpu|cpu|F_kill~combout ),
	.dataf(!\u0|cpu|cpu|F_ic_hit~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_issue~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_issue .extended_lut = "off";
defparam \u0|cpu|cpu|F_issue .lut_mask = 64'h0000000000090000;
defparam \u0|cpu|cpu|F_issue .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N43
dffeas \u0|cpu|cpu|D_issue (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_issue~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_issue~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_issue .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_issue .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N42
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1 (
	.dataa(!\u0|cpu|cpu|D_ctrl_br_uncond~q ),
	.datab(!\u0|cpu|cpu|D_bht_data [1]),
	.datac(!\u0|cpu|cpu|D_iw_valid~q ),
	.datad(!\u0|cpu|cpu|D_ctrl_br~q ),
	.datae(!\u0|cpu|cpu|D_issue~q ),
	.dataf(!\u0|cpu|cpu|D_kill~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1 .lut_mask = 64'hF0F0F0FD000000DD;
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N48
cyclonev_lcell_comb \u0|cpu|cpu|F_pc_nxt[10]~4 (
	.dataa(!\u0|cpu|cpu|Add1~1_sumout ),
	.datab(!\u0|cpu|cpu|D_pc [10]),
	.datac(!\u0|cpu|cpu|Add3~45_sumout ),
	.datad(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1_combout ),
	.datae(!\u0|cpu|cpu|D_iw [16]),
	.dataf(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_pc_nxt[10]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_nxt[10]~4 .extended_lut = "off";
defparam \u0|cpu|cpu|F_pc_nxt[10]~4 .lut_mask = 64'h0F330F330055FF55;
defparam \u0|cpu|cpu|F_pc_nxt[10]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N35
dffeas \u0|cpu|cpu|E_extra_pc[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add1~1_sumout ),
	.asdata(\u0|cpu|cpu|D_pc_plus_one [10]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|D_br_pred_not_taken~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_extra_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_extra_pc[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_extra_pc[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N0
cyclonev_lcell_comb \u0|cpu|cpu|M_pipe_flush_waddr[10]~feeder (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_extra_pc [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_pipe_flush_waddr[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_pipe_flush_waddr[10]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_pipe_flush_waddr[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|cpu|cpu|M_pipe_flush_waddr[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N2
dffeas \u0|cpu|cpu|M_pipe_flush_waddr[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_pipe_flush_waddr[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pipe_flush_waddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pipe_flush_waddr[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pipe_flush_waddr[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N6
cyclonev_lcell_comb \u0|cpu|cpu|F_pc_nxt[10]~5 (
	.dataa(!\u0|cpu|cpu|A_pipe_flush_waddr [10]),
	.datab(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4_combout ),
	.datac(!\u0|cpu|cpu|F_pc_nxt[10]~4_combout ),
	.datad(!\u0|cpu|cpu|E_src1 [12]),
	.datae(!\u0|cpu|cpu|M_pipe_flush_waddr [10]),
	.dataf(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_pc_nxt[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_nxt[10]~5 .extended_lut = "off";
defparam \u0|cpu|cpu|F_pc_nxt[10]~5 .lut_mask = 64'h474747470033CCFF;
defparam \u0|cpu|cpu|F_pc_nxt[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N7
dffeas \u0|cpu|cpu|F_pc[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_pc_nxt[10]~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N59
dffeas \u0|cpu|cpu|D_pc[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_pc [10]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N32
dffeas \u0|cpu|cpu|ic_fill_tag[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_pc [10]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|D_ic_fill_starting~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_tag [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_tag[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_tag[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N40
dffeas \u0|cpu|cpu|M_mem_baddr[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add9~9_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_mem_baddr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_mem_baddr[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_mem_baddr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N27
cyclonev_lcell_comb \u0|cpu|cpu|A_mem_baddr[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_mem_baddr [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_mem_baddr[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_baddr[12]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|A_mem_baddr[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|A_mem_baddr[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y11_N28
dffeas \u0|cpu|cpu|A_mem_baddr[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_mem_baddr[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mem_baddr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_baddr[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mem_baddr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[48] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [48] = ( \u0|cpu|cpu|A_mem_baddr [12] & ( ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u0|cpu|cpu|ic_fill_tag [1])) # (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ) ) ) # ( 
// !\u0|cpu|cpu|A_mem_baddr [12] & ( (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u0|cpu|cpu|ic_fill_tag [1]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|ic_fill_tag [1]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [48]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[48] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[48] .lut_mask = 64'h0055005533773377;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[48] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N30
cyclonev_lcell_comb \u0|cpu|cpu|Add9~21 (
	.dataa(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_src2 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src1 [9]),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~21_sumout ),
	.cout(\u0|cpu|cpu|Add9~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~21 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~21 .lut_mask = 64'h0000FF0000005A5A;
defparam \u0|cpu|cpu|Add9~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N33
cyclonev_lcell_comb \u0|cpu|cpu|Add9~17 (
	.dataa(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_src1[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2 [10]),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~17_sumout ),
	.cout(\u0|cpu|cpu|Add9~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~17 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~17 .lut_mask = 64'h0000AA5500000F0F;
defparam \u0|cpu|cpu|Add9~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N36
cyclonev_lcell_comb \u0|cpu|cpu|Add9~13 (
	.dataa(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_src2 [11]),
	.datad(!\u0|cpu|cpu|E_src1 [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~13_sumout ),
	.cout(\u0|cpu|cpu|Add9~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~13 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~13 .lut_mask = 64'h0000A5A5000000FF;
defparam \u0|cpu|cpu|Add9~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N39
cyclonev_lcell_comb \u0|cpu|cpu|Add9~9 (
	.dataa(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_src2 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src1 [12]),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~9_sumout ),
	.cout(\u0|cpu|cpu|Add9~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~9 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~9 .lut_mask = 64'h0000FF0000005A5A;
defparam \u0|cpu|cpu|Add9~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N42
cyclonev_lcell_comb \u0|cpu|cpu|Add9~49 (
	.dataa(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_src1 [13]),
	.datad(!\u0|cpu|cpu|E_src2 [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~49_sumout ),
	.cout(\u0|cpu|cpu|Add9~50 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~49 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~49 .lut_mask = 64'h0000F0F0000055AA;
defparam \u0|cpu|cpu|Add9~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N43
dffeas \u0|cpu|cpu|M_mem_baddr[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add9~49_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_mem_baddr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_mem_baddr[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_mem_baddr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N50
dffeas \u0|cpu|cpu|A_mem_baddr[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_mem_baddr [13]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mem_baddr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_baddr[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mem_baddr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[49] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [49] = ( \u0|cpu|cpu|A_mem_baddr [13] & ( ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u0|cpu|cpu|ic_fill_tag [2])) # (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ) ) ) # ( 
// !\u0|cpu|cpu|A_mem_baddr [13] & ( (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u0|cpu|cpu|ic_fill_tag [2]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|ic_fill_tag [2]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [49]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[49] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[49] .lut_mask = 64'h0055005533773377;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[49] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[50] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [50] = ( \u0|cpu|cpu|A_mem_baddr [14] & ( ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u0|cpu|cpu|ic_fill_tag [3])) # (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ) ) ) # ( 
// !\u0|cpu|cpu|A_mem_baddr [14] & ( (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u0|cpu|cpu|ic_fill_tag [3]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|ic_fill_tag [3]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [50]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[50] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[50] .lut_mask = 64'h0055005533773377;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[50] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N12
cyclonev_lcell_comb \u0|cpu|cpu|E_mem_byte_en[3]~1 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_ctrl_mem8~q ),
	.datac(!\u0|cpu|cpu|E_ctrl_mem16~q ),
	.datad(!\u0|cpu|cpu|Add9~69_sumout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|Add9~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_mem_byte_en[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_mem_byte_en[3]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|E_mem_byte_en[3]~1 .lut_mask = 64'hC3CFC3CFC3FFC3FF;
defparam \u0|cpu|cpu|E_mem_byte_en[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N13
dffeas \u0|cpu|cpu|M_mem_byte_en[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_mem_byte_en[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_mem_byte_en [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_mem_byte_en[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_mem_byte_en[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N17
dffeas \u0|cpu|cpu|A_mem_byte_en[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_mem_byte_en [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mem_byte_en [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_byte_en[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mem_byte_en[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[35] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [35] = ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] ) # ( !\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ( (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_mem_byte_en 
// [3]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_mem_byte_en [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [35]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[35] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[35] .lut_mask = 64'h00550055FFFFFFFF;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[35] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~31_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N36
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[30]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[30]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[30]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y7_N9
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y14_N6
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[29]~100 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[29]~58_combout ),
	.datab(!\u0|cpu|cpu|A_wr_data_unfiltered[29]~29_combout ),
	.datac(!\u0|cpu|cpu|D_src2_reg[31]~57_combout ),
	.datad(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datae(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.dataf(!\u0|cpu|cpu|D_src2_reg[29]~56_combout ),
	.datag(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[29]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[29]~100 .extended_lut = "on";
defparam \u0|cpu|cpu|D_src2_reg[29]~100 .lut_mask = 64'h000F5700FFFFFFFF;
defparam \u0|cpu|cpu|D_src2_reg[29]~100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y14_N7
dffeas \u0|cpu|cpu|E_src2_reg[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[29]~100_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N0
cyclonev_lcell_comb \u0|cpu|cpu|E_st_data[29]~4 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_src2_reg [13]),
	.datac(!\u0|cpu|cpu|E_src2_reg [29]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_ctrl_mem16~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_st_data[29]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_st_data[29]~4 .extended_lut = "off";
defparam \u0|cpu|cpu|E_st_data[29]~4 .lut_mask = 64'h0F0F33330F0F3333;
defparam \u0|cpu|cpu|E_st_data[29]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N1
dffeas \u0|cpu|cpu|M_st_data[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_st_data[29]~4_combout ),
	.asdata(\u0|cpu|cpu|E_src2_reg [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_ctrl_mem8~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N35
dffeas \u0|cpu|cpu|A_st_data[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [29]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~29 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout  = ( \u0|cpu|cpu|A_st_data [29] & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~29 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~29 .lut_mask = 64'h0000000033333333;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N44
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N45
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~28 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [29]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~28 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~28 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~32 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~32_combout  = ( \u0|cpu|cpu|A_st_data [30] & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~32 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~32 .lut_mask = 64'h0000000033333333;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N20
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N21
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~31 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [30]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~31 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~31 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y7_N33
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y7_N34
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout ),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y14_N57
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[31]~66 (
	.dataa(!\u0|cpu|cpu|E_alu_result~24_combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datad(!\u0|cpu|cpu|D_src2_reg[0]~1_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|Add9~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[31]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[31]~66 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[31]~66 .lut_mask = 64'h00550055005F005F;
defparam \u0|cpu|cpu|D_src2_reg[31]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y13_N48
cyclonev_lcell_comb \u0|cpu|cpu|W_wr_data[31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_wr_data_unfiltered[31]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|W_wr_data[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[31]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|W_wr_data[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|W_wr_data[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y13_N49
dffeas \u0|cpu|cpu|W_wr_data[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|W_wr_data[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N23
dffeas \u0|cpu|cpu|M_alu_result[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_alu_result [31]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y14_N42
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[31]~67 (
	.dataa(!\u0|cpu|cpu|D_ctrl_b_is_dst~q ),
	.datab(!\u0|cpu|cpu|W_wr_data [31]),
	.datac(!\u0|cpu|cpu|A_regnum_b_cmp_D~q ),
	.datad(!\u0|cpu|cpu|M_alu_result [31]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_regnum_b_cmp_D~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[31]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[31]~67 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[31]~67 .lut_mask = 64'h3131313111BB11BB;
defparam \u0|cpu|cpu|D_src2_reg[31]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y14_N30
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[31]~88 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[31]~66_combout ),
	.datac(!\u0|cpu|cpu|D_src2_reg[31]~57_combout ),
	.datad(!\u0|cpu|cpu|A_wr_data_unfiltered[31]~32_combout ),
	.datae(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.dataf(!\u0|cpu|cpu|D_src2_reg[31]~67_combout ),
	.datag(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[31]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[31]~88 .extended_lut = "on";
defparam \u0|cpu|cpu|D_src2_reg[31]~88 .lut_mask = 64'h3737333B3737BBBB;
defparam \u0|cpu|cpu|D_src2_reg[31]~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y14_N31
dffeas \u0|cpu|cpu|E_src2_reg[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[31]~88_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N18
cyclonev_lcell_comb \u0|cpu|cpu|E_st_data[31]~7 (
	.dataa(!\u0|cpu|cpu|E_ctrl_mem16~q ),
	.datab(!\u0|cpu|cpu|E_src2_reg [31]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_st_data[31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_st_data[31]~7 .extended_lut = "off";
defparam \u0|cpu|cpu|E_st_data[31]~7 .lut_mask = 64'h2222222277777777;
defparam \u0|cpu|cpu|E_st_data[31]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N19
dffeas \u0|cpu|cpu|M_st_data[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_st_data[31]~7_combout ),
	.asdata(\u0|cpu|cpu|E_src2_reg [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_ctrl_mem8~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N17
dffeas \u0|cpu|cpu|A_st_data[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [31]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~31 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout  = ( \u0|cpu|cpu|A_st_data [31] & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~31 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~31 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N47
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N9
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~30 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [31]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~30 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~30 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_data[35] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_data [35] = ( \u0|cpu|cpu|A_mem_byte_en [3] & ( (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]) ) ) # ( !\u0|cpu|cpu|A_mem_byte_en [3] & ( 
// \u0|mm_interconnect_0|cmd_mux_002|saved_grant [1] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_mem_byte_en [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_data [35]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[35] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[35] .lut_mask = 64'h3333333377777777;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[35] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N46
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y7_N27
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~2 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portare(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~30_combout ,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~31_combout ,
\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~28_combout ,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~29_combout ,
\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~16_combout ,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~15_combout ,
\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~17_combout ,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~14_combout ,gnd,gnd,
\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~27_combout ,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~25_combout ,
\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~26_combout ,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~23_combout ,
\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~24_combout ,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~21_combout ,
\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~22_combout ,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~20_combout }),
	.portaaddr({\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout }),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "cpu:u0|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 2;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 10;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 20;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 20;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X4_Y7_N10
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout ),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y14_N0
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[28]~96 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[28]~61_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datac(!\u0|cpu|cpu|D_src2_reg[31]~57_combout ),
	.datad(!\u0|cpu|cpu|A_wr_data_unfiltered[28]~30_combout ),
	.datae(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.dataf(!\u0|cpu|cpu|D_src2_reg[28]~60_combout ),
	.datag(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[28]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[28]~96 .extended_lut = "on";
defparam \u0|cpu|cpu|D_src2_reg[28]~96 .lut_mask = 64'h0303444CFFFFFFFF;
defparam \u0|cpu|cpu|D_src2_reg[28]~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y14_N1
dffeas \u0|cpu|cpu|E_src2_reg[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[28]~96_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N54
cyclonev_lcell_comb \u0|cpu|cpu|E_st_data[28]~5 (
	.dataa(!\u0|cpu|cpu|E_ctrl_mem16~q ),
	.datab(!\u0|cpu|cpu|E_src2_reg [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_st_data[28]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_st_data[28]~5 .extended_lut = "off";
defparam \u0|cpu|cpu|E_st_data[28]~5 .lut_mask = 64'h2222222277777777;
defparam \u0|cpu|cpu|E_st_data[28]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y12_N55
dffeas \u0|cpu|cpu|M_st_data[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_st_data[28]~5_combout ),
	.asdata(\u0|cpu|cpu|E_src2_reg [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_ctrl_mem8~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N38
dffeas \u0|cpu|cpu|A_st_data[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [28]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~30 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout  = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \u0|cpu|cpu|A_st_data [28] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_st_data [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~30 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~30 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N50
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N51
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [28]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~29 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~29 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N38
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[30]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N19
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [30]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N41
dffeas \u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_mem_baddr [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|router|always1~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|always1~0_combout  = ( !\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & ( (\u0|cpu|cpu|d_read~q  & !\u0|cpu|cpu|A_mem_baddr [3]) ) )

	.dataa(!\u0|cpu|cpu|d_read~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|always1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|always1~0 .lut_mask = 64'h5500550000000000;
defparam \u0|mm_interconnect_0|router|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux|sink_ready~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout  = ( \u0|cpu|cpu|clr_break_line~q  & ( \u0|mm_interconnect_0|router|always1~0_combout  & ( (\u0|cpu|cpu|A_mem_baddr [5] & (\u0|mm_interconnect_0|router|Equal2~1_combout  & 
// (\u0|mm_interconnect_0|router|Equal2~0_combout  & \u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\u0|cpu|cpu|A_mem_baddr [5]),
	.datab(!\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datac(!\u0|mm_interconnect_0|router|Equal2~0_combout ),
	.datad(!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.datae(!\u0|cpu|cpu|clr_break_line~q ),
	.dataf(!\u0|mm_interconnect_0|router|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~0 .lut_mask = 64'h0000000000000001;
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout  = ( \u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout  & ( (!\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0] & ((!\u0|cpu|cpu|d_write~q  
// & ((\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ))) # (\u0|cpu|cpu|d_write~q  & (\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1])))) ) )

	.dataa(!\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.datab(!\u0|cpu|cpu|d_write~q ),
	.datac(!\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datad(!\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1 .lut_mask = 64'h000000001D001D00;
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N19
dffeas \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux|sink_ready~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout  = ( \u0|cpu|cpu|d_write~q  & ( \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1] & ( (\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0] & 
// !\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]) ) ) ) # ( !\u0|cpu|cpu|d_write~q  & ( \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1] & ( 
// (\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0] & !\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]) ) ) ) # ( \u0|cpu|cpu|d_write~q  & ( 
// !\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1] & ( (!\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1] & (!\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0] $ 
// (!\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout ))) ) ) ) # ( !\u0|cpu|cpu|d_write~q  & ( !\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1] & ( (\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0] & 
// !\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]) ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.datac(!\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.datad(!\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datae(!\u0|cpu|cpu|d_write~q ),
	.dataf(!\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~2 .lut_mask = 64'h303030C030303030;
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1_combout  = ( \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1] & ( (\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0]) # 
// (\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ) ) ) # ( !\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1] & ( ((!\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0])) # (\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datad(!\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h0FCF0FCF0FFF0FFF;
defparam \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N8
dffeas \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout  = ( \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( (!\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0] & 
// (((\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1])))) # (\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0] & (!\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & 
// ((\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]) # (\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout )))) ) ) # ( !\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( 
// (\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1] & ((!\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datab(!\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0]),
	.datad(!\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00FC00FC04FC04FC;
defparam \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N11
dffeas \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux|sink_ready~3 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout  = ( !\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~3 .lut_mask = 64'h0F0F0F0F00000000;
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0_combout  = ( \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & ( (\u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout  & 
// ((!\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0] & ((\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]))) # (\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0] & 
// (\u0|cpu|cpu|d_write~q  & !\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1])))) ) ) # ( !\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & ( (\u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout  & 
// (\u0|cpu|cpu|d_write~q  & (!\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0] $ (!\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1])))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.datab(!\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.datac(!\u0|cpu|cpu|d_write~q ),
	.datad(!\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0 .lut_mask = 64'h0104010401440144;
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N29
dffeas \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux|sink_ready~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout  = ( !\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1] & ( (!\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1] & 
// (\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & (!\u0|cpu|cpu|d_write~q  $ (!\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0])))) ) )

	.dataa(!\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.datab(!\u0|cpu|cpu|d_write~q ),
	.datac(!\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.datad(!\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~1 .lut_mask = 64'h0028002800000000;
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N52
dffeas \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  = ( \u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & ( \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.dataf(!\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~0 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~36 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~36_combout  = ( \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( (((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30] & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout 
// )) # (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout )) # (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [30]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( 
// ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30] & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) ) )

	.dataa(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [30]),
	.datab(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30]),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~36 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~36 .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N44
dffeas \u0|cpu|cpu|d_readdata_d1[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~36_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N24
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[30]~31 (
	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|rsp_mux|src_payload~36_combout ),
	.datac(!\u0|cpu|cpu|A_ctrl_ld32~q ),
	.datad(!\u0|cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.datae(!\u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout ),
	.dataf(!\u0|cpu|cpu|d_readdata_d1 [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[30]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[30]~31 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[30]~31 .lut_mask = 64'h030303F3F303F3F3;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[30]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N25
dffeas \u0|cpu|cpu|A_slow_inst_result[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[30]~31_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y17_N48
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[2]~17 (
	.dataa(!\u0|cpu|cpu|E_src2 [0]),
	.datab(!\u0|cpu|cpu|E_src1[31]~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|E_src1 [0]),
	.datad(!\u0|cpu|cpu|Add10~0_combout ),
	.datae(!\u0|cpu|cpu|E_src1 [1]),
	.dataf(!\u0|cpu|cpu|E_src1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[2]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[2]~17 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[2]~17 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \u0|cpu|cpu|E_rot_step1[2]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y17_N12
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[6]~22 (
	.dataa(!\u0|cpu|cpu|E_src1 [5]),
	.datab(!\u0|cpu|cpu|Add10~0_combout ),
	.datac(!\u0|cpu|cpu|E_src1 [3]),
	.datad(!\u0|cpu|cpu|E_src1 [4]),
	.datae(!\u0|cpu|cpu|E_src1 [6]),
	.dataf(!\u0|cpu|cpu|E_src2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[6]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[6]~22 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[6]~22 .lut_mask = 64'h0033CCFF47474747;
defparam \u0|cpu|cpu|E_rot_step1[6]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N50
dffeas \u0|cpu|cpu|M_rot_prestep2[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[2]~17_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[6]~22_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N12
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[26]~19 (
	.dataa(!\u0|cpu|cpu|Add10~0_combout ),
	.datab(!\u0|cpu|cpu|E_src2 [0]),
	.datac(!\u0|cpu|cpu|E_src1 [24]),
	.datad(!\u0|cpu|cpu|E_src1 [23]),
	.datae(!\u0|cpu|cpu|E_src1 [25]),
	.dataf(!\u0|cpu|cpu|E_src1 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[26]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[26]~19 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[26]~19 .lut_mask = 64'h041526378C9DAEBF;
defparam \u0|cpu|cpu|E_rot_step1[26]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N36
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[30]~16 (
	.dataa(!\u0|cpu|cpu|E_src1 [30]),
	.datab(!\u0|cpu|cpu|E_src1 [28]),
	.datac(!\u0|cpu|cpu|Add10~0_combout ),
	.datad(!\u0|cpu|cpu|E_src2 [0]),
	.datae(!\u0|cpu|cpu|E_src1 [27]),
	.dataf(!\u0|cpu|cpu|E_src1 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[30]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[30]~16 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[30]~16 .lut_mask = 64'h5300530F53F053FF;
defparam \u0|cpu|cpu|E_rot_step1[30]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N14
dffeas \u0|cpu|cpu|M_rot_prestep2[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[26]~19_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[30]~16_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y17_N18
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[10]~23 (
	.dataa(!\u0|cpu|cpu|E_src1[8]~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|E_src1 [7]),
	.datac(!\u0|cpu|cpu|E_src2 [0]),
	.datad(!\u0|cpu|cpu|Add10~0_combout ),
	.datae(!\u0|cpu|cpu|E_src1[10]~DUPLICATE_q ),
	.dataf(!\u0|cpu|cpu|E_src1 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[10]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[10]~23 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[10]~23 .lut_mask = 64'h0053F0530F53FF53;
defparam \u0|cpu|cpu|E_rot_step1[10]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N24
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[14]~20 (
	.dataa(!\u0|cpu|cpu|E_src2 [0]),
	.datab(!\u0|cpu|cpu|E_src1 [12]),
	.datac(!\u0|cpu|cpu|E_src1 [13]),
	.datad(!\u0|cpu|cpu|Add10~0_combout ),
	.datae(!\u0|cpu|cpu|E_src1 [14]),
	.dataf(!\u0|cpu|cpu|E_src1 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[14]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[14]~20 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[14]~20 .lut_mask = 64'h0522AF220577AF77;
defparam \u0|cpu|cpu|E_rot_step1[14]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N20
dffeas \u0|cpu|cpu|M_rot_prestep2[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[10]~23_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[14]~20_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N0
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[18]~21 (
	.dataa(!\u0|cpu|cpu|E_src1 [17]),
	.datab(!\u0|cpu|cpu|E_src1[16]~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|E_src2 [0]),
	.datad(!\u0|cpu|cpu|E_src1 [18]),
	.datae(!\u0|cpu|cpu|Add10~0_combout ),
	.dataf(!\u0|cpu|cpu|E_src1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[18]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[18]~21 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[18]~21 .lut_mask = 64'h05F5303005F53F3F;
defparam \u0|cpu|cpu|E_rot_step1[18]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N36
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[22]~18 (
	.dataa(!\u0|cpu|cpu|Add10~0_combout ),
	.datab(!\u0|cpu|cpu|E_src1 [22]),
	.datac(!\u0|cpu|cpu|E_src1 [19]),
	.datad(!\u0|cpu|cpu|E_src1 [21]),
	.datae(!\u0|cpu|cpu|E_src2 [0]),
	.dataf(!\u0|cpu|cpu|E_src1 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[22]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[22]~18 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[22]~18 .lut_mask = 64'h222205AF777705AF;
defparam \u0|cpu|cpu|E_rot_step1[22]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N2
dffeas \u0|cpu|cpu|M_rot_prestep2[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[18]~21_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[22]~18_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N6
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[6]~31 (
	.dataa(!\u0|cpu|cpu|M_rot_prestep2 [6]),
	.datab(!\u0|cpu|cpu|M_rot_prestep2 [30]),
	.datac(!\u0|cpu|cpu|M_rot_prestep2 [14]),
	.datad(!\u0|cpu|cpu|M_rot_rn[3]~DUPLICATE_q ),
	.datae(!\u0|cpu|cpu|M_rot_rn [4]),
	.dataf(!\u0|cpu|cpu|M_rot_prestep2 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[6]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[6]~31 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[6]~31 .lut_mask = 64'h33000F5533FF0F55;
defparam \u0|cpu|cpu|M_rot[6]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N33
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_mask[6]~6 (
	.dataa(!\u0|cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datab(!\u0|cpu|cpu|E_src2 [0]),
	.datac(!\u0|cpu|cpu|E_src2 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_mask[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_mask[6]~6 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_mask[6]~6 .lut_mask = 64'h0505050557575757;
defparam \u0|cpu|cpu|E_rot_mask[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N34
dffeas \u0|cpu|cpu|M_rot_mask[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_mask[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_mask [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_mask[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_mask[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N24
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~31 (
	.dataa(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datab(!\u0|cpu|cpu|M_rot_pass3~q ),
	.datac(!\u0|cpu|cpu|M_rot[6]~31_combout ),
	.datad(!\u0|cpu|cpu|M_rot_mask [6]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot_sel_fill3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~31 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~31 .lut_mask = 64'h0F470F4747474747;
defparam \u0|cpu|cpu|A_shift_rot_result~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N25
dffeas \u0|cpu|cpu|A_shift_rot_result[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~31_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y15_N54
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[30]~33 (
	.dataa(!\u0|cpu|cpu|Add12~61_sumout ),
	.datab(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datac(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.datad(!\u0|cpu|cpu|A_inst_result [30]),
	.datae(!\u0|cpu|cpu|A_slow_inst_result [30]),
	.dataf(!\u0|cpu|cpu|A_shift_rot_result [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[30]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[30]~33 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[30]~33 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[30]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y14_N48
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[30]~71 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[31]~57_combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_wr_data_unfiltered[30]~33_combout ),
	.datad(!\u0|cpu|cpu|D_src2_reg[0]~8_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_src2_reg[30]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[30]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[30]~71 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[30]~71 .lut_mask = 64'h0005000500FF00FF;
defparam \u0|cpu|cpu|D_src2_reg[30]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N36
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[30]~25 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~q ),
	.datac(!\u0|cpu|cpu|D_ctrl_hi_imm16~q ),
	.datad(!\u0|cpu|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[30]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[30]~25 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[30]~25 .lut_mask = 64'h00C000C03FFF3FFF;
defparam \u0|cpu|cpu|D_src2[30]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y14_N6
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[30]~26 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[0]~5_combout ),
	.datab(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datac(!\u0|cpu|cpu|D_src2_reg[30]~71_combout ),
	.datad(!\u0|cpu|cpu|D_src2[30]~25_combout ),
	.datae(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.dataf(!\u0|cpu|cpu|D_src2_reg[30]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[30]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[30]~26 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[30]~26 .lut_mask = 64'h0C3F4C7FCCFFCCFF;
defparam \u0|cpu|cpu|D_src2[30]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y14_N27
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[30]~SCLR_LUT (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|E_src2[24]~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_src2[30]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[30]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[30]~SCLR_LUT .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[30]~SCLR_LUT .lut_mask = 64'h00000000FF00FF00;
defparam \u0|cpu|cpu|E_src2[30]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \u0|cpu|cpu|E_src2[30]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_src2[30]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2[30]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[30]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[30]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N36
cyclonev_lcell_comb \u0|cpu|cpu|Add9~73 (
	.dataa(!\u0|cpu|cpu|E_src2[31]~_Duplicate_1_q ),
	.datab(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datac(!\u0|cpu|cpu|E_ctrl_alu_signed_comparison~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src1[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~73_sumout ),
	.cout(\u0|cpu|cpu|Add9~74 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~73 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~73 .lut_mask = 64'h0000F00F00006969;
defparam \u0|cpu|cpu|Add9~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y14_N21
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[31] (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_alu_result~24_combout ),
	.dataf(!\u0|cpu|cpu|Add9~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[31] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[31] .lut_mask = 64'h0000FFFF3333FFFF;
defparam \u0|cpu|cpu|E_alu_result[31] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N49
dffeas \u0|cpu|cpu|E_src1[31]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[31]~26_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [31]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[31]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N24
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[0]~1 (
	.dataa(!\u0|cpu|cpu|E_src1[31]~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|E_src1 [29]),
	.datac(!\u0|cpu|cpu|E_src1 [30]),
	.datad(!\u0|cpu|cpu|E_src2 [0]),
	.datae(!\u0|cpu|cpu|E_src1 [0]),
	.dataf(!\u0|cpu|cpu|Add10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[0]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[0]~1 .lut_mask = 64'h0055FF550F330F33;
defparam \u0|cpu|cpu|E_rot_step1[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y17_N0
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[4]~6 (
	.dataa(!\u0|cpu|cpu|E_src1 [2]),
	.datab(!\u0|cpu|cpu|E_src1 [4]),
	.datac(!\u0|cpu|cpu|E_src1 [3]),
	.datad(!\u0|cpu|cpu|Add10~0_combout ),
	.datae(!\u0|cpu|cpu|E_src1 [1]),
	.dataf(!\u0|cpu|cpu|E_src2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[4]~6 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[4]~6 .lut_mask = 64'h335533550F000FFF;
defparam \u0|cpu|cpu|E_rot_step1[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N26
dffeas \u0|cpu|cpu|M_rot_prestep2[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[0]~1_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[4]~6_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y17_N24
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[8]~7 (
	.dataa(!\u0|cpu|cpu|E_src1[8]~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|Add10~0_combout ),
	.datac(!\u0|cpu|cpu|E_src1 [5]),
	.datad(!\u0|cpu|cpu|E_src1 [7]),
	.datae(!\u0|cpu|cpu|E_src1 [6]),
	.dataf(!\u0|cpu|cpu|E_src2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[8]~7 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[8]~7 .lut_mask = 64'h4444777703CF03CF;
defparam \u0|cpu|cpu|E_rot_step1[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N26
dffeas \u0|cpu|cpu|M_rot_prestep2[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[8]~7_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[12]~4_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N24
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[24]~3 (
	.dataa(!\u0|cpu|cpu|E_src1 [24]),
	.datab(!\u0|cpu|cpu|E_src1 [22]),
	.datac(!\u0|cpu|cpu|E_src1 [21]),
	.datad(!\u0|cpu|cpu|E_src1 [23]),
	.datae(!\u0|cpu|cpu|E_src2 [0]),
	.dataf(!\u0|cpu|cpu|Add10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[24]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[24]~3 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[24]~3 .lut_mask = 64'h555500FF33330F0F;
defparam \u0|cpu|cpu|E_rot_step1[24]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N48
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[28]~0 (
	.dataa(!\u0|cpu|cpu|Add10~0_combout ),
	.datab(!\u0|cpu|cpu|E_src1 [25]),
	.datac(!\u0|cpu|cpu|E_src1 [26]),
	.datad(!\u0|cpu|cpu|E_src1 [27]),
	.datae(!\u0|cpu|cpu|E_src2 [0]),
	.dataf(!\u0|cpu|cpu|E_src1 [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[28]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[28]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[28]~0 .lut_mask = 64'h050511BBAFAF11BB;
defparam \u0|cpu|cpu|E_rot_step1[28]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N26
dffeas \u0|cpu|cpu|M_rot_prestep2[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[24]~3_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[28]~0_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N38
dffeas \u0|cpu|cpu|M_rot_prestep2[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[16]~5_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[20]~2_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N0
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[4]~28 (
	.dataa(!\u0|cpu|cpu|M_rot_prestep2 [4]),
	.datab(!\u0|cpu|cpu|M_rot_prestep2 [12]),
	.datac(!\u0|cpu|cpu|M_rot_prestep2 [28]),
	.datad(!\u0|cpu|cpu|M_rot_prestep2 [20]),
	.datae(!\u0|cpu|cpu|M_rot_rn [4]),
	.dataf(!\u0|cpu|cpu|M_rot_rn[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[4]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[4]~28 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[4]~28 .lut_mask = 64'h0F0F333300FF5555;
defparam \u0|cpu|cpu|M_rot[4]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N21
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~28 (
	.dataa(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datab(!\u0|cpu|cpu|M_rot_mask [4]),
	.datac(!\u0|cpu|cpu|M_rot_pass3~q ),
	.datad(!\u0|cpu|cpu|M_rot_sel_fill3~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot[4]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~28 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~28 .lut_mask = 64'h10501050DF5FDF5F;
defparam \u0|cpu|cpu|A_shift_rot_result~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N22
dffeas \u0|cpu|cpu|A_shift_rot_result[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~28_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N11
dffeas \u0|cpu|cpu|A_inst_result[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_alu_result [28]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|A_inst_result[31]~1_combout ),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N24
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[28]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[28]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[28]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N26
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[28]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28]~feeder_combout  = ( \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N22
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~28 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~28_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_st_data [28])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_st_data [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~28 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~28 .lut_mask = 64'h0055005500550055;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~28 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~28_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~33 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~33_combout  = ( \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( (((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28] & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout 
// )) # (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout )) # (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [28]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( 
// ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28] & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28]),
	.datab(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [28]),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~33 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~33 .lut_mask = 64'h0F5F0F5F3F7F3F7F;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N20
dffeas \u0|cpu|cpu|d_readdata_d1[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~33_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N33
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[28]~28 (
	.dataa(!\u0|cpu|cpu|A_ctrl_ld32~q ),
	.datab(!\u0|cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_payload~33_combout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout ),
	.dataf(!\u0|cpu|cpu|d_readdata_d1 [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[28]~28 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[28]~28 .lut_mask = 64'h050527278D8DAFAF;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N35
dffeas \u0|cpu|cpu|A_slow_inst_result[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[28]~28_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y14_N9
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[28]~30 (
	.dataa(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.datab(!\u0|cpu|cpu|A_shift_rot_result [28]),
	.datac(!\u0|cpu|cpu|Add12~49_sumout ),
	.datad(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datae(!\u0|cpu|cpu|A_inst_result [28]),
	.dataf(!\u0|cpu|cpu|A_slow_inst_result [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[28]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[28]~30 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[28]~30 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[28]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N0
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[26]~52 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|D_src2_reg[0]~1_combout ),
	.datac(!\u0|cpu|cpu|E_alu_result~19_combout ),
	.datad(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|Add9~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[26]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[26]~52 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[26]~52 .lut_mask = 64'h0303030303330333;
defparam \u0|cpu|cpu|D_src2_reg[26]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N42
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[26]~13 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~q ),
	.datac(!\u0|cpu|cpu|D_ctrl_hi_imm16~q ),
	.datad(!\u0|cpu|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[26]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[26]~13 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[26]~13 .lut_mask = 64'h00C000C03FFF3FFF;
defparam \u0|cpu|cpu|D_src2[26]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N30
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[26]~14 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datab(!\u0|cpu|cpu|D_src2_reg[0]~5_combout ),
	.datac(!\u0|cpu|cpu|D_src2_reg[26]~52_combout ),
	.datad(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datae(!\u0|cpu|cpu|D_src2_reg[26]~53_combout ),
	.dataf(!\u0|cpu|cpu|D_src2[26]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[26]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[26]~14 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[26]~14 .lut_mask = 64'h1F00FF001FFFFFFF;
defparam \u0|cpu|cpu|D_src2[26]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y15_N24
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[26]~SCLR_LUT (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_src2[24]~0_combout ),
	.dataf(!\u0|cpu|cpu|D_src2[26]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[26]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[26]~SCLR_LUT .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[26]~SCLR_LUT .lut_mask = 64'h00000000FFFF0000;
defparam \u0|cpu|cpu|E_src2[26]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N26
dffeas \u0|cpu|cpu|E_src2[26]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_src2[26]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2[26]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[26]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[26]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N15
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result~19 (
	.dataa(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datab(!\u0|cpu|cpu|E_logic_op [1]),
	.datac(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datad(!\u0|cpu|cpu|E_src2[26]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src1 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result~19 .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result~19 .lut_mask = 64'h4011401111141114;
defparam \u0|cpu|cpu|E_alu_result~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N57
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[26] (
	.dataa(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|E_alu_result~19_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|Add9~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[26] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[26] .lut_mask = 64'h00FF00FF55FF55FF;
defparam \u0|cpu|cpu|E_alu_result[26] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N59
dffeas \u0|cpu|cpu|M_alu_result[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_alu_result [26]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N48
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[26]~20 (
	.dataa(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.datab(!\u0|cpu|cpu|M_alu_result [26]),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26]),
	.datad(!\u0|cpu|cpu|W_wr_data [26]),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[26]~27_combout ),
	.dataf(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[26]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[26]~20 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[26]~20 .lut_mask = 64'h0A5F0A5F22227777;
defparam \u0|cpu|cpu|D_src1_reg[26]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N49
dffeas \u0|cpu|cpu|E_src1[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[26]~20_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [26]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N18
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[29]~8 (
	.dataa(!\u0|cpu|cpu|E_src1 [26]),
	.datab(!\u0|cpu|cpu|E_src1 [28]),
	.datac(!\u0|cpu|cpu|Add10~0_combout ),
	.datad(!\u0|cpu|cpu|E_src1 [27]),
	.datae(!\u0|cpu|cpu|E_src2 [0]),
	.dataf(!\u0|cpu|cpu|E_src1 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[29]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[29]~8 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[29]~8 .lut_mask = 64'h000F3535F0FF3535;
defparam \u0|cpu|cpu|E_rot_step1[29]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N20
dffeas \u0|cpu|cpu|M_rot_prestep2[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[29]~8_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[1]~9_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N32
dffeas \u0|cpu|cpu|M_rot_prestep2[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[13]~12_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[17]~13_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N56
dffeas \u0|cpu|cpu|M_rot_prestep2[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[5]~14_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[9]~15_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N36
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[1]~26 (
	.dataa(!\u0|cpu|cpu|M_rot_prestep2 [25]),
	.datab(!\u0|cpu|cpu|M_rot_rn [4]),
	.datac(!\u0|cpu|cpu|M_rot_prestep2 [1]),
	.datad(!\u0|cpu|cpu|M_rot_prestep2 [17]),
	.datae(!\u0|cpu|cpu|M_rot_prestep2 [9]),
	.dataf(!\u0|cpu|cpu|M_rot_rn[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[1]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[1]~26 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[1]~26 .lut_mask = 64'h4444777703CF03CF;
defparam \u0|cpu|cpu|M_rot[1]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N15
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~26 (
	.dataa(!\u0|cpu|cpu|M_rot_mask [1]),
	.datab(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datac(!\u0|cpu|cpu|M_rot_pass3~q ),
	.datad(!\u0|cpu|cpu|M_rot[1]~26_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot_sel_fill3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~26 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~26 .lut_mask = 64'h10BF10BF303F303F;
defparam \u0|cpu|cpu|A_shift_rot_result~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y17_N16
dffeas \u0|cpu|cpu|A_shift_rot_result[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~26_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N24
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[25]~54 (
	.dataa(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_alu_result~20_combout ),
	.datad(!\u0|cpu|cpu|D_src2_reg[0]~1_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|Add9~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[25]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[25]~54 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[25]~54 .lut_mask = 64'h000F000F005F005F;
defparam \u0|cpu|cpu|D_src2_reg[25]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N36
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[25]~55 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[0]~8_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.datac(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datad(!\u0|cpu|cpu|M_alu_result [25]),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[25]~28_combout ),
	.dataf(!\u0|cpu|cpu|W_wr_data [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[25]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[25]~55 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[25]~55 .lut_mask = 64'h0010011144544555;
defparam \u0|cpu|cpu|D_src2_reg[25]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N42
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[26]~83 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|Equal304~0_combout ),
	.datac(!\u0|cpu|cpu|D_ctrl_b_is_dst~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_regnum_b_cmp_D~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[26]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[26]~83 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[26]~83 .lut_mask = 64'hCCCCCCCC0C0C0C0C;
defparam \u0|cpu|cpu|D_src2_reg[26]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N0
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[25]~82 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datab(!\u0|cpu|cpu|D_src2_reg[25]~54_combout ),
	.datac(!\u0|cpu|cpu|D_ctrl_b_is_dst~q ),
	.datad(!\u0|cpu|cpu|D_src2_reg[25]~55_combout ),
	.datae(!\u0|cpu|cpu|D_src2_reg[20]~0_combout ),
	.dataf(!\u0|cpu|cpu|D_src2_reg[26]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[25]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[25]~82 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[25]~82 .lut_mask = 64'h33FF33FF37FF77FF;
defparam \u0|cpu|cpu|D_src2_reg[25]~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N1
dffeas \u0|cpu|cpu|E_src2_reg[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[25]~82_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N42
cyclonev_lcell_comb \u0|cpu|cpu|E_st_data[25]~3 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_src2_reg [9]),
	.datac(!\u0|cpu|cpu|E_ctrl_mem16~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2_reg [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_st_data[25]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_st_data[25]~3 .extended_lut = "off";
defparam \u0|cpu|cpu|E_st_data[25]~3 .lut_mask = 64'h03030303F3F3F3F3;
defparam \u0|cpu|cpu|E_st_data[25]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N43
dffeas \u0|cpu|cpu|M_st_data[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_st_data[25]~3_combout ),
	.asdata(\u0|cpu|cpu|E_src2_reg [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_ctrl_mem8~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N50
dffeas \u0|cpu|cpu|A_st_data[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [25]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~26 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~26_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_st_data [25])

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_st_data [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~26 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~26 .lut_mask = 64'h0033003300330033;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~26_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N51
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[25]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[25]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N52
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[25]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N31
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [25]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~31 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~31_combout  = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25]~DUPLICATE_q  & ( ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \u0|onchip_mem|the_altsyncram|auto_generated|q_a [25])) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25]~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & \u0|onchip_mem|the_altsyncram|auto_generated|q_a [25]) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~31 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~31 .lut_mask = 64'h0303030357575757;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N29
dffeas \u0|cpu|cpu|d_readdata_d1[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~31_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N42
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[25]~26 (
	.dataa(!\u0|cpu|cpu|A_ctrl_ld32~q ),
	.datab(!\u0|mm_interconnect_0|rsp_mux|src_payload~31_combout ),
	.datac(!\u0|cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|d_readdata_d1 [25]),
	.dataf(!\u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[25]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[25]~26 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[25]~26 .lut_mask = 64'h1111B1B11B1BBBBB;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[25]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N43
dffeas \u0|cpu|cpu|A_slow_inst_result[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[25]~26_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y14_N39
cyclonev_lcell_comb \u0|cpu|cpu|A_inst_result[25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_alu_result [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_inst_result[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[25]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|A_inst_result[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|A_inst_result[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y14_N40
dffeas \u0|cpu|cpu|A_inst_result[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_inst_result[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|A_inst_result[31]~1_combout ),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N48
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[25]~28 (
	.dataa(!\u0|cpu|cpu|A_shift_rot_result [25]),
	.datab(!\u0|cpu|cpu|A_slow_inst_result [25]),
	.datac(!\u0|cpu|cpu|Add12~41_sumout ),
	.datad(!\u0|cpu|cpu|A_inst_result [25]),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.dataf(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[25]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[25]~28 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[25]~28 .lut_mask = 64'h00FF33330F0F5555;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[25]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y15_N42
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[23]~1 (
	.dataa(!\u0|cpu|cpu|M_alu_result [23]),
	.datab(!\u0|cpu|cpu|W_wr_data [23]),
	.datac(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datad(!\u0|cpu|cpu|A_wr_data_unfiltered[23]~11_combout ),
	.datae(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23]),
	.dataf(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[23]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[23]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[23]~1 .lut_mask = 64'h0505F5F5303F303F;
defparam \u0|cpu|cpu|D_src1_reg[23]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y15_N43
dffeas \u0|cpu|cpu|E_src1[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[23]~1_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [23]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N48
cyclonev_lcell_comb \u0|cpu|cpu|E_logic_result[23]~1 (
	.dataa(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|E_logic_op [1]),
	.datac(!\u0|cpu|cpu|E_src2[23]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src1 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[23]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[23]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|E_logic_result[23]~1 .lut_mask = 64'h8383838336363636;
defparam \u0|cpu|cpu|E_logic_result[23]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N42
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result~9 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_logic_result[23]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result~9 .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result~9 .lut_mask = 64'h0000000033333333;
defparam \u0|cpu|cpu|E_alu_result~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y15_N6
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[23] (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_alu_result~9_combout ),
	.datac(!\u0|cpu|cpu|Add9~81_sumout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[23] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[23] .lut_mask = 64'h33333F3F33333F3F;
defparam \u0|cpu|cpu|E_alu_result[23] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y15_N8
dffeas \u0|cpu|cpu|M_alu_result[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_alu_result [23]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y15_N15
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[23]~28 (
	.dataa(!\u0|cpu|cpu|M_alu_result [23]),
	.datab(!\u0|cpu|cpu|D_src2_reg[0]~8_combout ),
	.datac(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datad(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[23]~11_combout ),
	.dataf(!\u0|cpu|cpu|W_wr_data [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[23]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[23]~28 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[23]~28 .lut_mask = 64'h0010001333103313;
defparam \u0|cpu|cpu|D_src2_reg[23]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y15_N39
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[23]~27 (
	.dataa(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_alu_result~9_combout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|D_src2_reg[0]~1_combout ),
	.dataf(!\u0|cpu|cpu|Add9~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[23]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[23]~27 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[23]~27 .lut_mask = 64'h00000F0F00005F5F;
defparam \u0|cpu|cpu|D_src2_reg[23]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N9
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[23]~2 (
	.dataa(!\u0|cpu|cpu|D_ctrl_hi_imm16~q ),
	.datab(!\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|D_iw [13]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[23]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[23]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[23]~2 .lut_mask = 64'h0077007788FF88FF;
defparam \u0|cpu|cpu|D_src2[23]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N12
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[23]~3 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[0]~5_combout ),
	.datab(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datac(!\u0|cpu|cpu|D_src2_reg[23]~28_combout ),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.datae(!\u0|cpu|cpu|D_src2_reg[23]~27_combout ),
	.dataf(!\u0|cpu|cpu|D_src2[23]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[23]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[23]~3 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[23]~3 .lut_mask = 64'h0C4CCCCC3F7FFFFF;
defparam \u0|cpu|cpu|D_src2[23]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y15_N33
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[23]~SCLR_LUT (
	.dataa(!\u0|cpu|cpu|D_src2[23]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_src2[24]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[23]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[23]~SCLR_LUT .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[23]~SCLR_LUT .lut_mask = 64'h5555000055550000;
defparam \u0|cpu|cpu|E_src2[23]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y16_N23
dffeas \u0|cpu|cpu|A_mul_s1[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add11~5_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_s1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_s1[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_s1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N33
cyclonev_lcell_comb \u0|cpu|cpu|M_st_data[23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_st_data[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[23]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_st_data[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_st_data[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N24
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[23]~74 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[23]~28_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[26]~83_combout ),
	.datac(!\u0|cpu|cpu|D_ctrl_b_is_dst~q ),
	.datad(!\u0|cpu|cpu|D_src2_reg[23]~27_combout ),
	.datae(!\u0|cpu|cpu|D_src2_reg[20]~0_combout ),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[23]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[23]~74 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[23]~74 .lut_mask = 64'h55FF55FF57FF77FF;
defparam \u0|cpu|cpu|D_src2_reg[23]~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N26
dffeas \u0|cpu|cpu|E_src2_reg[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[23]~74_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N34
dffeas \u0|cpu|cpu|M_st_data[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_st_data[23]~feeder_combout ),
	.asdata(\u0|cpu|cpu|E_src2_reg [23]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N0
cyclonev_lcell_comb \u0|cpu|cpu|A_st_data[23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_st_data [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_st_data[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[23]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|A_st_data[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|A_st_data[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N2
dffeas \u0|cpu|cpu|A_st_data[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_st_data[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~9 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~9_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_st_data [23])

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|A_st_data [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~9 .lut_mask = 64'h0303030303030303;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N18
cyclonev_lcell_comb \u0|cpu|cpu|E_mem_byte_en[2]~2 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_ctrl_mem8~q ),
	.datac(!\u0|cpu|cpu|E_ctrl_mem16~q ),
	.datad(!\u0|cpu|cpu|Add9~69_sumout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|Add9~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_mem_byte_en[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_mem_byte_en[2]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|E_mem_byte_en[2]~2 .lut_mask = 64'hC3FFC3FFC3CFC3CF;
defparam \u0|cpu|cpu|E_mem_byte_en[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N19
dffeas \u0|cpu|cpu|M_mem_byte_en[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_mem_byte_en[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_mem_byte_en [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_mem_byte_en[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_mem_byte_en[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N23
dffeas \u0|cpu|cpu|A_mem_byte_en[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_mem_byte_en [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mem_byte_en [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_byte_en[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mem_byte_en[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[34] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [34] = ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] ) # ( !\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ( (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_mem_byte_en 
// [2]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_mem_byte_en [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [34]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[34] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[34] .lut_mask = 64'h00550055FFFFFFFF;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[34] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~9_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N12
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[23]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[23]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[23]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N14
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[23]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23]~feeder_combout  = ( \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N22
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~2 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout  = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23] & ( ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & \u0|onchip_mem|the_altsyncram|auto_generated|q_a [23])) # 
// (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23] & ( (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \u0|onchip_mem|the_altsyncram|auto_generated|q_a [23]) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(gnd),
	.datad(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [23]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~2 .lut_mask = 64'h0055005533773377;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N53
dffeas \u0|cpu|cpu|d_readdata_d1[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N12
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[23]~9 (
	.dataa(!\u0|cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.datab(!\u0|cpu|cpu|A_ctrl_ld32~q ),
	.datac(!\u0|cpu|cpu|d_readdata_d1 [23]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.dataf(!\u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[23]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[23]~9 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[23]~9 .lut_mask = 64'h08083B3B4C4C7F7F;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[23]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N13
dffeas \u0|cpu|cpu|A_slow_inst_result[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N26
dffeas \u0|cpu|cpu|A_inst_result[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_alu_result [23]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|A_inst_result[31]~1_combout ),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N30
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[27]~27 (
	.dataa(!\u0|cpu|cpu|E_src1 [24]),
	.datab(!\u0|cpu|cpu|E_src2 [0]),
	.datac(!\u0|cpu|cpu|Add10~0_combout ),
	.datad(!\u0|cpu|cpu|E_src1 [25]),
	.datae(!\u0|cpu|cpu|E_src1 [27]),
	.dataf(!\u0|cpu|cpu|E_src1 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[27]~27 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[27]~27 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \u0|cpu|cpu|E_rot_step1[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N42
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[31]~24 (
	.dataa(!\u0|cpu|cpu|E_src1 [28]),
	.datab(!\u0|cpu|cpu|E_src1 [29]),
	.datac(!\u0|cpu|cpu|E_src1 [30]),
	.datad(!\u0|cpu|cpu|E_src2 [0]),
	.datae(!\u0|cpu|cpu|E_src1[31]~DUPLICATE_q ),
	.dataf(!\u0|cpu|cpu|Add10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[31]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[31]~24 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[31]~24 .lut_mask = 64'h000FFF0F33553355;
defparam \u0|cpu|cpu|E_rot_step1[31]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N32
dffeas \u0|cpu|cpu|M_rot_prestep2[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[27]~27_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[31]~24_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N0
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[7]~9 (
	.dataa(!\u0|cpu|cpu|M_rot_prestep2 [23]),
	.datab(!\u0|cpu|cpu|M_rot_prestep2 [7]),
	.datac(!\u0|cpu|cpu|M_rot_rn[3]~DUPLICATE_q ),
	.datad(!\u0|cpu|cpu|M_rot_prestep2 [15]),
	.datae(!\u0|cpu|cpu|M_rot_rn [4]),
	.dataf(!\u0|cpu|cpu|M_rot_prestep2 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[7]~9 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[7]~9 .lut_mask = 64'h505F3030505F3F3F;
defparam \u0|cpu|cpu|M_rot[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N24
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~9 (
	.dataa(!\u0|cpu|cpu|M_rot_mask [7]),
	.datab(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datac(!\u0|cpu|cpu|M_rot[7]~9_combout ),
	.datad(!\u0|cpu|cpu|M_rot_pass2~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot_sel_fill2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~9 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~9 .lut_mask = 64'h1B0F1B0F330F330F;
defparam \u0|cpu|cpu|A_shift_rot_result~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \u0|cpu|cpu|A_shift_rot_result[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~9_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y14_N24
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[23]~11 (
	.dataa(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.datab(!\u0|cpu|cpu|Add12~5_sumout ),
	.datac(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datad(!\u0|cpu|cpu|A_slow_inst_result [23]),
	.datae(!\u0|cpu|cpu|A_inst_result [23]),
	.dataf(!\u0|cpu|cpu|A_shift_rot_result [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[23]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[23]~11 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[23]~11 .lut_mask = 64'h0252A2F20757A7F7;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[23]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N30
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[19]~7 (
	.dataa(!\u0|cpu|cpu|W_wr_data [19]),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19]),
	.datac(!\u0|cpu|cpu|A_wr_data_unfiltered[19]~17_combout ),
	.datad(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.datae(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.dataf(!\u0|cpu|cpu|M_alu_result [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[19]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[19]~7 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[19]~7 .lut_mask = 64'h3355000F3355FF0F;
defparam \u0|cpu|cpu|D_src1_reg[19]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N31
dffeas \u0|cpu|cpu|E_src1[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[19]~7_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [19]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N0
cyclonev_lcell_comb \u0|cpu|cpu|E_logic_result[19]~11 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_logic_op [1]),
	.datac(!\u0|cpu|cpu|E_src1 [19]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_src2[19]~_Duplicate_1_q ),
	.dataf(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[19]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[19]~11 .extended_lut = "off";
defparam \u0|cpu|cpu|E_logic_result[19]~11 .lut_mask = 64'hC3C3333303033C3C;
defparam \u0|cpu|cpu|E_logic_result[19]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N12
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[19] (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datac(!\u0|cpu|cpu|Add9~105_sumout ),
	.datad(!\u0|cpu|cpu|E_logic_result[19]~11_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[19] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[19] .lut_mask = 64'h0303030303FF03FF;
defparam \u0|cpu|cpu|E_alu_result[19] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N41
dffeas \u0|cpu|cpu|M_alu_result[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_alu_result [19]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N54
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[19]~34 (
	.dataa(!\u0|cpu|cpu|A_wr_data_unfiltered[19]~17_combout ),
	.datab(!\u0|cpu|cpu|M_alu_result [19]),
	.datac(!\u0|cpu|cpu|W_wr_data [19]),
	.datad(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datae(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.dataf(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[19]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[19]~34 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[19]~34 .lut_mask = 64'h000F000F00330055;
defparam \u0|cpu|cpu|D_src2_reg[19]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y14_N8
dffeas \u0|cpu|cpu|D_iw[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N6
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[19]~35 (
	.dataa(!\u0|cpu|cpu|D_ctrl_hi_imm16~q ),
	.datab(!\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~q ),
	.datac(!\u0|cpu|cpu|D_iw [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[19]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[19]~35 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[19]~35 .lut_mask = 64'h080808087F7F7F7F;
defparam \u0|cpu|cpu|D_src2[19]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N42
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[19]~36 (
	.dataa(!\u0|cpu|cpu|Add9~105_sumout ),
	.datab(!\u0|cpu|cpu|E_logic_result[19]~11_combout ),
	.datac(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datad(!\u0|cpu|cpu|D_src2[19]~35_combout ),
	.datae(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.dataf(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[19]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[19]~36 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[19]~36 .lut_mask = 64'h050500FF373700FF;
defparam \u0|cpu|cpu|D_src2[19]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N24
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[19]~9 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[19]~34_combout ),
	.datab(!\u0|cpu|cpu|D_src2[19]~36_combout ),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datad(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datae(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.dataf(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[19]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[19]~9 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[19]~9 .lut_mask = 64'h775533330F003333;
defparam \u0|cpu|cpu|D_src2[19]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N21
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[19]~SCLR_LUT (
	.dataa(!\u0|cpu|cpu|E_src2[24]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_src2[19]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[19]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[19]~SCLR_LUT .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[19]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \u0|cpu|cpu|E_src2[19]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y16_N20
dffeas \u0|cpu|cpu|A_mul_s1[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add11~9_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_s1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_s1[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_s1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N15
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[22]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[22]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[22]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N16
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[22]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y10_N4
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [22]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N0
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( 
// !VCC ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( 
// !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h000F0000000A0044;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h0050005000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0 .lut_mask = 64'h0F0F0F0F00200000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .lut_mask = 64'h0F0F0F0F0F0F3355;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .lut_mask = 64'h0000000000000800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .lut_mask = 64'h0000003000300030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 .lut_mask = 64'h5500555551555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .lut_mask = 64'h07F707FFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N42
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~1 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~1 .extended_lut = "on";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~1 .lut_mask = 64'h0000FFF30040FFF3;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N44
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N48
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell (
	.dataa(gnd),
	.datab(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N48
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[0]~feeder .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N18
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2 .lut_mask = 64'h0303000033330000;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N49
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N56
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[0]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[1] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N29
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[2] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N58
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[3] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N46
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[4] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N3
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[5]~feeder .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N4
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[5] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N5
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[6] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N1
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[7] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N44
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[8] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N0
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~0 (
	.dataa(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~0 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~0 .lut_mask = 64'hFFF7FFF7FF00FF00;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N36
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~feeder (
	.dataa(gnd),
	.datab(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~feeder .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N38
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N46
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|r_ena1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|r_ena1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|r_ena1 .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|r_ena1 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N11
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N3
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( 
// !\u0|jtag_uart|fifo_wr~q  ) + ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( 
// !\u0|jtag_uart|fifo_wr~q  ) + ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))

	.dataa(!\u0|jtag_uart|fifo_wr~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 64'h00005555000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N6
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( 
// !\u0|jtag_uart|fifo_wr~q  ) + ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( 
// !\u0|jtag_uart|fifo_wr~q  ) + ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|jtag_uart|fifo_wr~q ),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 64'h00000F0F000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N8
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N9
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( 
// !\u0|jtag_uart|fifo_wr~q  ) + ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( 
// !\u0|jtag_uart|fifo_wr~q  ) + ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))

	.dataa(!\u0|jtag_uart|fifo_wr~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 64'h00005555000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N12
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( 
// !\u0|jtag_uart|fifo_wr~q  ) + ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( 
// !\u0|jtag_uart|fifo_wr~q  ) + ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|jtag_uart|fifo_wr~q ),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 64'h00000F0F000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N13
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N15
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( 
// !\u0|jtag_uart|fifo_wr~q  ) + ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  ))

	.dataa(!\u0|jtag_uart|fifo_wr~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 64'h00005555000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N17
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N33
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = ( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ( 
// (!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & (!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])) ) )

	.dataa(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 64'h8080808000000000;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N21
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  & ( 
// (\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (((!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ) # 
// (!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])) # (\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]))) ) ) # ( 
// !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  & ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  ) )

	.dataa(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 64'h5555555555515551;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N51
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  ) # ( 
// !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( (\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ) # (\u0|jtag_uart|fifo_wr~q ) ) )

	.dataa(!\u0|jtag_uart|fifo_wr~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 64'h55FF55FFFFFFFFFF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N53
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N36
cyclonev_lcell_comb \u0|jtag_uart|r_val~0 (
// Equation(s):
// \u0|jtag_uart|r_val~0_combout  = ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|r_val~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|r_val~0 .extended_lut = "off";
defparam \u0|jtag_uart|r_val~0 .lut_mask = 64'h0000000000FF00FF;
defparam \u0|jtag_uart|r_val~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N44
dffeas \u0|jtag_uart|r_val (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|jtag_uart|r_val~0_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|r_val~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|r_val .is_wysiwyg = "true";
defparam \u0|jtag_uart|r_val .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N42
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|r_ena~0 (
	.dataa(gnd),
	.datab(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|r_ena1~q ),
	.datac(gnd),
	.datad(!\u0|jtag_uart|r_val~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|r_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|r_ena~0 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|r_ena~0 .lut_mask = 64'h0033003300330033;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|r_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N30
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N31
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N33
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N34
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N36
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N37
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N39
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N40
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N42
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N43
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N45
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N46
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N0
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N1
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N3
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N4
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N6
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N7
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N9
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N10
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N12
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N13
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N15
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N16
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N48
cyclonev_lcell_comb \u0|cpu|cpu|M_st_data[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_st_data[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[4]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_st_data[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_st_data[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y12_N49
dffeas \u0|cpu|cpu|M_st_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_st_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N29
dffeas \u0|cpu|cpu|A_st_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\u0|jtag_uart|fifo_wr~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|r_ena~0_combout ),
	.ena1(\u0|jtag_uart|r_val~0_combout ),
	.ena2(\u0|jtag_uart|fifo_wr~q ),
	.ena3(vcc),
	.clr0(\u0|rst_controller|r_sync_rst~q ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u0|cpu|cpu|A_st_data [7],\u0|cpu|cpu|A_st_data [6],\u0|cpu|cpu|A_st_data[5]~DUPLICATE_q ,\u0|cpu|cpu|A_st_data [4],\u0|cpu|cpu|A_st_data [3],\u0|cpu|cpu|A_st_data [2],
\u0|cpu|cpu|A_st_data [1],\u0|cpu|cpu|A_st_data [0]}),
	.portaaddr({\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 6;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 63;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 6;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 63;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X3_Y2_N50
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[10] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N51
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~3 (
	.dataa(gnd),
	.datab(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [9]),
	.datac(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rdata [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~3 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~3 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N53
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[9] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N36
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~4 (
	.dataa(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~q ),
	.datad(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~4 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~4 .lut_mask = 64'h0404040404000400;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N12
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [1]),
	.datad(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~1 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~1 .lut_mask = 64'h0000000000040000;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N37
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_valid (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_valid .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_valid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N42
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~0 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~0 .lut_mask = 64'h0000000400000000;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N17
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N39
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~1 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N15
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~feeder .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N16
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~DUPLICATE .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N47
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~DUPLICATE_q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write1 .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write1 .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N31
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write1~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write2 .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N30
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|always2~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write1~q ),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|always2~1 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|always2~1 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N22
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rst2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|clr_break_line~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rst2 .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rst2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N42
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_ena~0 (
	.dataa(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.datab(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_valid~q ),
	.datac(!\u0|jtag_uart|t_dav~q ),
	.datad(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|always2~1_combout ),
	.datae(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_ena~q ),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rst2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_ena~0 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_ena~0 .lut_mask = 64'h00000000002000FF;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N44
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_ena (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_ena~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_ena .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_ena .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N27
cyclonev_lcell_comb \u0|jtag_uart|wr_rfifo (
// Equation(s):
// \u0|jtag_uart|wr_rfifo~combout  = (!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_ena~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_ena~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|wr_rfifo~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|wr_rfifo .extended_lut = "off";
defparam \u0|jtag_uart|wr_rfifo .lut_mask = 64'h00F000F000F000F0;
defparam \u0|jtag_uart|wr_rfifo .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N0
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( 
// !VCC ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( 
// !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N57
cyclonev_lcell_comb \u0|jtag_uart|av_waitrequest~1 (
// Equation(s):
// \u0|jtag_uart|av_waitrequest~1_combout  = ( \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & ( \u0|jtag_uart|av_waitrequest~0_combout  ) ) # ( !\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & ( 
// (\u0|cpu|cpu|d_write~q  & \u0|jtag_uart|av_waitrequest~0_combout ) ) )

	.dataa(gnd),
	.datab(!\u0|cpu|cpu|d_write~q ),
	.datac(gnd),
	.datad(!\u0|jtag_uart|av_waitrequest~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|av_waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|av_waitrequest~1 .extended_lut = "off";
defparam \u0|jtag_uart|av_waitrequest~1 .lut_mask = 64'h0033003300FF00FF;
defparam \u0|jtag_uart|av_waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N58
dffeas \u0|jtag_uart|av_waitrequest (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|av_waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|av_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|av_waitrequest .is_wysiwyg = "true";
defparam \u0|jtag_uart|av_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N0
cyclonev_lcell_comb \u0|jtag_uart|fifo_rd~0 (
// Equation(s):
// \u0|jtag_uart|fifo_rd~0_combout  = ( !\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & ( (\u0|cpu|cpu|d_read~q  & !\u0|cpu|cpu|A_mem_baddr [2]) ) )

	.dataa(!\u0|cpu|cpu|d_read~q ),
	.datab(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|fifo_rd~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|fifo_rd~0 .extended_lut = "off";
defparam \u0|jtag_uart|fifo_rd~0 .lut_mask = 64'h4444444400000000;
defparam \u0|jtag_uart|fifo_rd~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N24
cyclonev_lcell_comb \u0|jtag_uart|fifo_rd~1 (
// Equation(s):
// \u0|jtag_uart|fifo_rd~1_combout  = ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( (\u0|mm_interconnect_0|router|Equal5~0_combout  & 
// (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & (\u0|jtag_uart|fifo_rd~0_combout  & !\u0|jtag_uart|av_waitrequest~q ))) ) )

	.dataa(!\u0|mm_interconnect_0|router|Equal5~0_combout ),
	.datab(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datac(!\u0|jtag_uart|fifo_rd~0_combout ),
	.datad(!\u0|jtag_uart|av_waitrequest~q ),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|fifo_rd~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|fifo_rd~1 .extended_lut = "off";
defparam \u0|jtag_uart|fifo_rd~1 .lut_mask = 64'h0000000001000100;
defparam \u0|jtag_uart|fifo_rd~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N3
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( 
// !\u0|jtag_uart|wr_rfifo~combout  ) + ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( 
// !\u0|jtag_uart|wr_rfifo~combout  ) + ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))

	.dataa(!\u0|jtag_uart|wr_rfifo~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 64'h00005555000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N6
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( 
// !\u0|jtag_uart|wr_rfifo~combout  ) + ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( 
// !\u0|jtag_uart|wr_rfifo~combout  ) + ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))

	.dataa(!\u0|jtag_uart|wr_rfifo~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 64'h00005555000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N8
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N9
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( 
// !\u0|jtag_uart|wr_rfifo~combout  ) + ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( 
// !\u0|jtag_uart|wr_rfifo~combout  ) + ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))

	.dataa(!\u0|jtag_uart|wr_rfifo~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 64'h00005555000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N10
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N12
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( 
// !\u0|jtag_uart|wr_rfifo~combout  ) + ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( 
// !\u0|jtag_uart|wr_rfifo~combout  ) + ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))

	.dataa(!\u0|jtag_uart|wr_rfifo~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 64'h00005555000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N14
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N15
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( 
// !\u0|jtag_uart|wr_rfifo~combout  ) + ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  ))

	.dataa(!\u0|jtag_uart|wr_rfifo~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 64'h00005555000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N16
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N57
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout  = ( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ( 
// (!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & !\u0|jtag_uart|wr_rfifo~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(!\u0|jtag_uart|wr_rfifo~combout ),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 64'hF000F00000000000;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N54
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout  = ( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( 
// (\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & (\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout  & 
// (!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]))) ) )

	.dataa(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.datac(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 .lut_mask = 64'h1000100000000000;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N57
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  ) ) # ( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  ) ) # ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( 
// !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( (!\u0|jtag_uart|fifo_rd~1_combout ) # (!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ) ) ) ) # ( 
// !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_ena~q  ) ) )

	.dataa(!\u0|jtag_uart|fifo_rd~1_combout ),
	.datab(gnd),
	.datac(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_ena~q ),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.datae(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.dataf(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 64'h0F0FFFAAFFFFFFFF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N58
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N54
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout  = ( \u0|jtag_uart|fifo_rd~0_combout  & ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( 
// !\u0|jtag_uart|wr_rfifo~combout  $ (((!\u0|mm_interconnect_0|router|Equal5~0_combout ) # ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ) # (\u0|jtag_uart|av_waitrequest~q )))) ) ) ) # ( 
// !\u0|jtag_uart|fifo_rd~0_combout  & ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( \u0|jtag_uart|wr_rfifo~combout  ) ) ) # ( \u0|jtag_uart|fifo_rd~0_combout  & ( 
// !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( \u0|jtag_uart|wr_rfifo~combout  ) ) ) # ( !\u0|jtag_uart|fifo_rd~0_combout  & ( 
// !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( \u0|jtag_uart|wr_rfifo~combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|router|Equal5~0_combout ),
	.datab(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datac(!\u0|jtag_uart|wr_rfifo~combout ),
	.datad(!\u0|jtag_uart|av_waitrequest~q ),
	.datae(!\u0|jtag_uart|fifo_rd~0_combout ),
	.dataf(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .lut_mask = 64'h0F0F0F0F0F0F1E0F;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N2
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N5
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N24
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( 
// (\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]))) ) )

	.dataa(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 64'h0000000000010001;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N18
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & ( !\u0|jtag_uart|fifo_rd~1_combout  ) ) ) # ( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & ( (\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & (!\u0|jtag_uart|fifo_rd~1_combout  & 
// (\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_ena~q ))) ) ) ) # ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & ( !\u0|jtag_uart|fifo_rd~1_combout  ) ) )

	.dataa(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(!\u0|jtag_uart|fifo_rd~1_combout ),
	.datac(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_ena~q ),
	.datae(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.dataf(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 64'h0000CCCC0004CCCC;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N19
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N52
dffeas \u0|jtag_uart|t_dav (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|t_dav .is_wysiwyg = "true";
defparam \u0|jtag_uart|t_dav .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N39
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|jtag_uart|t_dav~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N41
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|tck_t_dav (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|tck_t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|tck_t_dav .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|tck_t_dav .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N0
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~0 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.datad(gnd),
	.datae(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|tck_t_dav~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~0 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~0 .lut_mask = 64'h0F0FAFAF0000AFAF;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N5
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N9
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rdata [6]),
	.datad(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [9]),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~12 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~12 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N11
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[8] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N6
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~11 (
	.dataa(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rdata [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~4_combout ),
	.datad(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [9]),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~11 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~11 .lut_mask = 64'h1000100010301030;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N8
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[7] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N33
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~10 (
	.dataa(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [9]),
	.datae(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rdata [4]),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~10 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~10 .lut_mask = 64'h30303A30303A3A3A;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N35
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[6] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N30
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~9 (
	.dataa(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rdata [3]),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~9 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~9 .lut_mask = 64'h330033A0330A33AA;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N32
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[5] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N12
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~8 (
	.dataa(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rdata [2]),
	.datad(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [9]),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~8 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~8 .lut_mask = 64'h0200020002220222;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N13
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[4] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N15
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~7 (
	.dataa(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rdata [1]),
	.datad(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [9]),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~7 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~7 .lut_mask = 64'h0200020002220222;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N17
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[3] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N21
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~6 (
	.dataa(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [9]),
	.datae(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rdata [0]),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~6 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~6 .lut_mask = 64'h0C0C2E0C0C2E2E2E;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N22
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[2] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N18
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~5 (
	.dataa(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datae(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~5 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~5 .lut_mask = 64'h00CC20EC02CE22EE;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N20
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[1] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N58
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N54
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~0 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datad(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~q ),
	.datae(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [1]),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~0 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~0 .lut_mask = 64'h440044CC440044C0;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N24
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~1 (
	.dataa(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [9]),
	.datab(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [1]),
	.datac(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~q ),
	.datad(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid~q ),
	.datae(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|tck_t_dav~q ),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~1 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~1 .lut_mask = 64'h11BB11BBF0F0FFFF;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N26
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N24
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~0 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~0 .lut_mask = 64'h0000000033330000;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N50
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[0] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N6
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 (
	.dataa(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~0_combout ),
	.datad(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|state~q ),
	.datae(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 .lut_mask = 64'h0000FFFF0004FFF7;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N38
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|user_saw_rvalid (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|user_saw_rvalid .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|user_saw_rvalid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N39
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read~0 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N17
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N48
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read1~feeder .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read1~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N50
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read1 .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read1 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N28
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read1~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read2 .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N9
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read_req~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read_req~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read_req~feeder .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read_req~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read_req~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N10
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read_req (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read_req~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read_req .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read_req .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N54
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~1 (
	.dataa(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datab(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read2~q ),
	.datac(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rst2~q ),
	.datad(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read1~q ),
	.datae(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|read_req~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~1 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~1 .lut_mask = 64'hFFFF0000FEFB0000;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N56
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0 .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N45
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~0 (
	.dataa(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~q ),
	.datab(gnd),
	.datac(!\u0|jtag_uart|r_val~q ),
	.datad(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|r_ena1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~0 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~0 .lut_mask = 64'hAAA0AAA0AAA0AAA0;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N48
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout  = ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( !\u0|jtag_uart|fifo_wr~q  $ 
// (!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ) ) ) # ( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( \u0|jtag_uart|fifo_wr~q  ) )

	.dataa(!\u0|jtag_uart|fifo_wr~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 64'h5555555555AA55AA;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N1
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N5
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N18
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ( 
// (\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (\u0|jtag_uart|fifo_wr~q  & 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]))) ) )

	.dataa(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(!\u0|jtag_uart|fifo_wr~q ),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 64'h0000000000010001;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N24
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & ( !\u0|jtag_uart|r_val~0_combout  ) ) ) # ( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & ( (\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// !\u0|jtag_uart|r_val~0_combout ))) ) ) ) # ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & ( 
// !\u0|jtag_uart|r_val~0_combout  ) ) )

	.dataa(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(!\u0|jtag_uart|r_val~0_combout ),
	.datae(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.dataf(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 64'h0000FF000100FF00;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N25
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N16
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N7
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N4
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N30
cyclonev_lcell_comb \u0|jtag_uart|Add1~25 (
// Equation(s):
// \u0|jtag_uart|Add1~25_sumout  = SUM(( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \u0|jtag_uart|Add1~26  = CARRY(( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|Add1~25_sumout ),
	.cout(\u0|jtag_uart|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|Add1~25 .extended_lut = "off";
defparam \u0|jtag_uart|Add1~25 .lut_mask = 64'h000000000000CCCC;
defparam \u0|jtag_uart|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N33
cyclonev_lcell_comb \u0|jtag_uart|Add1~13 (
// Equation(s):
// \u0|jtag_uart|Add1~13_sumout  = SUM(( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q  ) + ( GND ) + ( \u0|jtag_uart|Add1~26  ))
// \u0|jtag_uart|Add1~14  = CARRY(( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q  ) + ( GND ) + ( \u0|jtag_uart|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|Add1~13_sumout ),
	.cout(\u0|jtag_uart|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|Add1~13 .extended_lut = "off";
defparam \u0|jtag_uart|Add1~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u0|jtag_uart|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N36
cyclonev_lcell_comb \u0|jtag_uart|Add1~9 (
// Equation(s):
// \u0|jtag_uart|Add1~9_sumout  = SUM(( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q  ) + ( GND ) + ( \u0|jtag_uart|Add1~14  ))
// \u0|jtag_uart|Add1~10  = CARRY(( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q  ) + ( GND ) + ( \u0|jtag_uart|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|Add1~9_sumout ),
	.cout(\u0|jtag_uart|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|Add1~9 .extended_lut = "off";
defparam \u0|jtag_uart|Add1~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u0|jtag_uart|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N39
cyclonev_lcell_comb \u0|jtag_uart|Add1~21 (
// Equation(s):
// \u0|jtag_uart|Add1~21_sumout  = SUM(( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE_q  ) + ( GND ) + ( \u0|jtag_uart|Add1~10  ))
// \u0|jtag_uart|Add1~22  = CARRY(( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE_q  ) + ( GND ) + ( \u0|jtag_uart|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|Add1~21_sumout ),
	.cout(\u0|jtag_uart|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|Add1~21 .extended_lut = "off";
defparam \u0|jtag_uart|Add1~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u0|jtag_uart|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N42
cyclonev_lcell_comb \u0|jtag_uart|Add1~17 (
// Equation(s):
// \u0|jtag_uart|Add1~17_sumout  = SUM(( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( GND ) + ( \u0|jtag_uart|Add1~22  ))
// \u0|jtag_uart|Add1~18  = CARRY(( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( GND ) + ( \u0|jtag_uart|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|Add1~17_sumout ),
	.cout(\u0|jtag_uart|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|Add1~17 .extended_lut = "off";
defparam \u0|jtag_uart|Add1~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u0|jtag_uart|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N45
cyclonev_lcell_comb \u0|jtag_uart|Add1~5 (
// Equation(s):
// \u0|jtag_uart|Add1~5_sumout  = SUM(( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q  ) + ( GND ) + ( \u0|jtag_uart|Add1~18  ))
// \u0|jtag_uart|Add1~6  = CARRY(( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q  ) + ( GND ) + ( \u0|jtag_uart|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|Add1~5_sumout ),
	.cout(\u0|jtag_uart|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|Add1~5 .extended_lut = "off";
defparam \u0|jtag_uart|Add1~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u0|jtag_uart|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N48
cyclonev_lcell_comb \u0|jtag_uart|Add1~1 (
// Equation(s):
// \u0|jtag_uart|Add1~1_sumout  = SUM(( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( VCC ) + ( \u0|jtag_uart|Add1~6  ))

	.dataa(gnd),
	.datab(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|Add1~1 .extended_lut = "off";
defparam \u0|jtag_uart|Add1~1 .lut_mask = 64'h000000000000CCCC;
defparam \u0|jtag_uart|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N21
cyclonev_lcell_comb \u0|jtag_uart|fifo_rd~2 (
// Equation(s):
// \u0|jtag_uart|fifo_rd~2_combout  = ( !\u0|jtag_uart|av_waitrequest~q  & ( (\u0|jtag_uart|fifo_rd~0_combout  & (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & \u0|mm_interconnect_0|router|Equal5~0_combout 
// )) ) )

	.dataa(!\u0|jtag_uart|fifo_rd~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datad(!\u0|mm_interconnect_0|router|Equal5~0_combout ),
	.datae(!\u0|jtag_uart|av_waitrequest~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|fifo_rd~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|fifo_rd~2 .extended_lut = "off";
defparam \u0|jtag_uart|fifo_rd~2 .lut_mask = 64'h0005000000050000;
defparam \u0|jtag_uart|fifo_rd~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N23
dffeas \u0|jtag_uart|read_0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|fifo_rd~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|read_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|read_0 .is_wysiwyg = "true";
defparam \u0|jtag_uart|read_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N49
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|Add1~1_sumout ),
	.asdata(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~3 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout  = ( \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22])) # (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [22])) # 
// (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [22]) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22])) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [22]) ) ) ) # ( 
// \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22])) # (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [22]) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( 
// !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22]) ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22]),
	.datac(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.datad(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [22]),
	.datae(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.dataf(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~3 .lut_mask = 64'h111111FF1F1F1FFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N2
dffeas \u0|cpu|cpu|d_readdata_d1[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N39
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[22]~10 (
	.dataa(!\u0|cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.datab(!\u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout ),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.datad(!\u0|cpu|cpu|d_readdata_d1 [22]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_ctrl_ld32~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[22]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[22]~10 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[22]~10 .lut_mask = 64'h11BB11BB0F0F0F0F;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[22]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N41
dffeas \u0|cpu|cpu|A_slow_inst_result[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N28
dffeas \u0|cpu|cpu|M_alu_result[22]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_alu_result [22]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[22]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N55
dffeas \u0|cpu|cpu|A_inst_result[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_alu_result[22]~DUPLICATE_q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|A_inst_result[31]~1_combout ),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N0
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[6]~10 (
	.dataa(!\u0|cpu|cpu|M_rot_prestep2 [6]),
	.datab(!\u0|cpu|cpu|M_rot_prestep2 [30]),
	.datac(!\u0|cpu|cpu|M_rot_prestep2 [14]),
	.datad(!\u0|cpu|cpu|M_rot_rn[3]~DUPLICATE_q ),
	.datae(!\u0|cpu|cpu|M_rot_rn [4]),
	.dataf(!\u0|cpu|cpu|M_rot_prestep2 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[6]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[6]~10 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[6]~10 .lut_mask = 64'h000F5533FF0F5533;
defparam \u0|cpu|cpu|M_rot[6]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N30
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~10 (
	.dataa(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datab(!\u0|cpu|cpu|M_rot_mask [6]),
	.datac(!\u0|cpu|cpu|M_rot_pass2~q ),
	.datad(!\u0|cpu|cpu|M_rot_sel_fill2~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot[6]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~10 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~10 .lut_mask = 64'h10501050DF5FDF5F;
defparam \u0|cpu|cpu|A_shift_rot_result~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N32
dffeas \u0|cpu|cpu|A_shift_rot_result[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~10_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y16_N39
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[22]~12 (
	.dataa(!\u0|cpu|cpu|Add12~9_sumout ),
	.datab(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.datac(!\u0|cpu|cpu|A_slow_inst_result [22]),
	.datad(!\u0|cpu|cpu|A_inst_result [22]),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.dataf(!\u0|cpu|cpu|A_shift_rot_result [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[22]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[22]~12 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[22]~12 .lut_mask = 64'h03CF444403CF7777;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[22]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N30
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[21]~3 (
	.dataa(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datab(!\u0|cpu|cpu|W_wr_data [21]),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.datad(!\u0|cpu|cpu|A_wr_data_unfiltered[21]~13_combout ),
	.datae(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.dataf(!\u0|cpu|cpu|M_alu_result [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[21]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[21]~3 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[21]~3 .lut_mask = 64'h0A0A22775F5F2277;
defparam \u0|cpu|cpu|D_src1_reg[21]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N31
dffeas \u0|cpu|cpu|E_src1[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[21]~3_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [21]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N57
cyclonev_lcell_comb \u0|cpu|cpu|E_logic_result[21]~3 (
	.dataa(!\u0|cpu|cpu|E_src1 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datae(!\u0|cpu|cpu|E_src2[21]~_Duplicate_1_q ),
	.dataf(!\u0|cpu|cpu|E_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[21]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[21]~3 .extended_lut = "off";
defparam \u0|cpu|cpu|E_logic_result[21]~3 .lut_mask = 64'hAA0000555555FFAA;
defparam \u0|cpu|cpu|E_logic_result[21]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N18
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[21]~32 (
	.dataa(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datab(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datac(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datad(!\u0|cpu|cpu|Add9~89_sumout ),
	.datae(!\u0|cpu|cpu|D_src2[21]~31_combout ),
	.dataf(!\u0|cpu|cpu|E_logic_result[21]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[21]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[21]~32 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[21]~32 .lut_mask = 64'h00300F3F50705F7F;
defparam \u0|cpu|cpu|D_src2[21]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N54
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[21]~5 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[21]~30_combout ),
	.datab(!\u0|cpu|cpu|D_src2[21]~32_combout ),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datad(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datae(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.dataf(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[21]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[21]~5 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[21]~5 .lut_mask = 64'h770F333355003333;
defparam \u0|cpu|cpu|D_src2[21]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y18_N30
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[21]~SCLR_LUT (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|D_src2[21]~5_combout ),
	.dataf(!\u0|cpu|cpu|E_src2[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[21]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[21]~SCLR_LUT .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[21]~SCLR_LUT .lut_mask = 64'h0000FFFF00000000;
defparam \u0|cpu|cpu|E_src2[21]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y18_N32
dffeas \u0|cpu|cpu|E_src2[21]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_src2[21]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2[21]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[21]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[21]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N6
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[21] (
	.dataa(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datab(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datac(!\u0|cpu|cpu|Add9~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_logic_result[21]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[21] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[21] .lut_mask = 64'h0303030357575757;
defparam \u0|cpu|cpu|E_alu_result[21] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N16
dffeas \u0|cpu|cpu|M_alu_result[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_alu_result [21]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y14_N15
cyclonev_lcell_comb \u0|cpu|cpu|A_inst_result[21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_alu_result [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_inst_result[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[21]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|A_inst_result[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|A_inst_result[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y14_N16
dffeas \u0|cpu|cpu|A_inst_result[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_inst_result[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|A_inst_result[31]~1_combout ),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y17_N42
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[5]~11 (
	.dataa(!\u0|cpu|cpu|M_rot_prestep2 [5]),
	.datab(!\u0|cpu|cpu|M_rot_prestep2 [29]),
	.datac(!\u0|cpu|cpu|M_rot_rn [3]),
	.datad(!\u0|cpu|cpu|M_rot_prestep2 [21]),
	.datae(!\u0|cpu|cpu|M_rot_rn [4]),
	.dataf(!\u0|cpu|cpu|M_rot_prestep2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[5]~11 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[5]~11 .lut_mask = 64'h00F053530FFF5353;
defparam \u0|cpu|cpu|M_rot[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N42
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~11 (
	.dataa(!\u0|cpu|cpu|M_rot_pass2~q ),
	.datab(!\u0|cpu|cpu|M_rot[5]~11_combout ),
	.datac(!\u0|cpu|cpu|M_rot_mask [5]),
	.datad(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot_sel_fill2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~11 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~11 .lut_mask = 64'h313B313B11BB11BB;
defparam \u0|cpu|cpu|A_shift_rot_result~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y17_N44
dffeas \u0|cpu|cpu|A_shift_rot_result[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~11_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N42
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[21]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[21]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[21]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N3
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N4
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout ),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N21
cyclonev_lcell_comb \u0|cpu|cpu|M_st_data[21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_st_data[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[21]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_st_data[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_st_data[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N0
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[21]~76 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datac(!\u0|cpu|cpu|D_src2_reg[21]~30_combout ),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_alu_result [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[21]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[21]~76 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[21]~76 .lut_mask = 64'h0C2E0C2E8CAE8CAE;
defparam \u0|cpu|cpu|D_src2_reg[21]~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N1
dffeas \u0|cpu|cpu|E_src2_reg[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[21]~76_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N22
dffeas \u0|cpu|cpu|M_st_data[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_st_data[21]~feeder_combout ),
	.asdata(\u0|cpu|cpu|E_src2_reg [21]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N31
dffeas \u0|cpu|cpu|A_st_data[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [21]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~8 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout  = ( \u0|cpu|cpu|A_st_data [21] & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~8 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y7_N49
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N51
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~6 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [21]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~6 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~6 .lut_mask = 64'h0F0F0F0F55555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~20 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout  = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \u0|cpu|cpu|A_st_data [22] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.dataf(!\u0|cpu|cpu|A_st_data [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~20 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~20 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N10
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y7_N9
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~19 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~19 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~19 .lut_mask = 64'h00005555FFFF5555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~19 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout  = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu|cpu|A_st_data [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(!\u0|cpu|cpu|A_st_data [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~19 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~19 .lut_mask = 64'h000F000F000F000F;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N32
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N12
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~18 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~18 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~18 .lut_mask = 64'h03030303CFCFCFCF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_data[34] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_data [34] = ((\u0|cpu|cpu|A_mem_byte_en [2] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1])

	.dataa(!\u0|cpu|cpu|A_mem_byte_en [2]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_data [34]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[34] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[34] .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[34] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N28
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N33
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|byteenable [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~1 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portare(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~18_combout ,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~19_combout ,
\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~6_combout ,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~3_combout ,
\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~4_combout ,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~7_combout ,
\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~8_combout ,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~9_combout ,gnd,gnd,
\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~13_combout ,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~12_combout ,
\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~11_combout ,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~10_combout ,
\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~5_combout ,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ,
\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout }),
	.portaaddr({\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ,\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout }),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "cpu:u0|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 2;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 10;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X9_Y7_N43
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[21]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N25
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [21]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~11 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~11_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_st_data [21])

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_st_data [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~11 .lut_mask = 64'h0033003300330033;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~11_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X8_Y5_N46
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|Add1~5_sumout ),
	.asdata(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~4 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout  = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( !\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( 
// !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [21] ) ) ) # ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( !\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  ) )

	.dataa(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~4 .lut_mask = 64'hFFFFAAAA00000000;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~5 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout  = ( \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout  & ( (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [21])))) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & \u0|onchip_mem|the_altsyncram|auto_generated|q_a [21])) # 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21]))) ) ) # ( !\u0|mm_interconnect_0|rsp_mux|src_payload~4_combout  )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21]),
	.datad(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [21]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~5 .lut_mask = 64'hFFFFFFFF05370537;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N26
dffeas \u0|cpu|cpu|d_readdata_d1[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N30
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[21]~11 (
	.dataa(!\u0|cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.datab(!\u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout ),
	.datac(!\u0|cpu|cpu|d_readdata_d1 [21]),
	.datad(!\u0|cpu|cpu|A_ctrl_ld32~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[21]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[21]~11 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[21]~11 .lut_mask = 64'h1B001B001BFF1BFF;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[21]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N32
dffeas \u0|cpu|cpu|A_slow_inst_result[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N51
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[21]~13 (
	.dataa(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datab(!\u0|cpu|cpu|A_inst_result [21]),
	.datac(!\u0|cpu|cpu|A_shift_rot_result [21]),
	.datad(!\u0|cpu|cpu|A_slow_inst_result [21]),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.dataf(!\u0|cpu|cpu|Add12~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[21]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[21]~13 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[21]~13 .lut_mask = 64'h222205AF777705AF;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[21]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N6
cyclonev_lcell_comb \u0|cpu|cpu|M_alu_result[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_alu_result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_alu_result[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[13]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_alu_result[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_alu_result[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N8
dffeas \u0|cpu|cpu|M_alu_result[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_alu_result[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N14
dffeas \u0|cpu|cpu|W_wr_data[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[13]~24_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N42
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[13]~15 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13]),
	.datab(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.datac(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datad(!\u0|cpu|cpu|M_alu_result [13]),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[13]~24_combout ),
	.dataf(!\u0|cpu|cpu|W_wr_data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[13]~15 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[13]~15 .lut_mask = 64'h404C434F707C737F;
defparam \u0|cpu|cpu|D_src1_reg[13]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N43
dffeas \u0|cpu|cpu|E_src1[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[13]~15_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [13]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N46
dffeas \u0|cpu|cpu|M_mem_baddr[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add9~45_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_mem_baddr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_mem_baddr[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_mem_baddr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N8
dffeas \u0|cpu|cpu|A_mem_baddr[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_mem_baddr [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mem_baddr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_baddr[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mem_baddr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N49
dffeas \u0|cpu|cpu|M_mem_baddr[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add9~41_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_mem_baddr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_mem_baddr[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_mem_baddr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N2
dffeas \u0|cpu|cpu|A_mem_baddr[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_mem_baddr [15]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mem_baddr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_baddr[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mem_baddr[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|router|Equal2~1 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal2~1_combout  = ( !\u0|cpu|cpu|A_mem_baddr [15] & ( !\u0|cpu|cpu|A_mem_baddr [13] & ( (!\u0|cpu|cpu|A_mem_baddr [6] & (!\u0|cpu|cpu|A_mem_baddr [14] & \u0|cpu|cpu|A_mem_baddr [16])) ) ) )

	.dataa(!\u0|cpu|cpu|A_mem_baddr [6]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_mem_baddr [14]),
	.datad(!\u0|cpu|cpu|A_mem_baddr [16]),
	.datae(!\u0|cpu|cpu|A_mem_baddr [15]),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal2~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|Equal2~1 .lut_mask = 64'h00A0000000000000;
defparam \u0|mm_interconnect_0|router|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|router|Equal5~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal5~0_combout  = ( \u0|cpu|cpu|A_mem_baddr [5] & ( (\u0|cpu|cpu|A_mem_baddr [3] & (\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & (\u0|mm_interconnect_0|router|Equal2~1_combout  & \u0|mm_interconnect_0|router|Equal2~0_combout 
// ))) ) )

	.dataa(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datab(!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datad(!\u0|mm_interconnect_0|router|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal5~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|Equal5~0 .lut_mask = 64'h0000000000010001;
defparam \u0|mm_interconnect_0|router|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1 (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout  = ( \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & ( 
// (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & (\u0|mm_interconnect_0|router|Equal5~0_combout  & \u0|jtag_uart|av_waitrequest~q )) ) )

	.dataa(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datab(!\u0|mm_interconnect_0|router|Equal5~0_combout ),
	.datac(!\u0|jtag_uart|av_waitrequest~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1 .lut_mask = 64'h0000000001010101;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N19
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0 (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0_combout  = ( \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & ( \u0|cpu|cpu|clr_break_line~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|clr_break_line~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~1 (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~1_combout  = ( \u0|jtag_uart|av_waitrequest~q  & ( (\u0|mm_interconnect_0|router|Equal5~0_combout  & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ) 
// ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|router|Equal5~0_combout ),
	.datac(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|av_waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~1 .lut_mask = 64'h0000000003030303;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout  = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] ) ) 
// # ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & ( ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used 
// [0])) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~1_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~1_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h33BB33BB00FF00FF;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N28
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout  = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] & ( 
// (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~1_combout ))) ) ) # ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] 
// ) )

	.dataa(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~1_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00FF00FF22AA22AA;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N26
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  = ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & ( \u0|cpu|cpu|clr_break_line~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|clr_break_line~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0 .lut_mask = 64'h00FF00FF00000000;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N21
cyclonev_lcell_comb \u0|jtag_uart|av_waitrequest~0 (
// Equation(s):
// \u0|jtag_uart|av_waitrequest~0_combout  = ( !\u0|jtag_uart|av_waitrequest~q  & ( (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & \u0|mm_interconnect_0|router|Equal5~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datab(!\u0|mm_interconnect_0|router|Equal5~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|av_waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|av_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|av_waitrequest~0 .extended_lut = "off";
defparam \u0|jtag_uart|av_waitrequest~0 .lut_mask = 64'h1111111100000000;
defparam \u0|jtag_uart|av_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N51
cyclonev_lcell_comb \u0|jtag_uart|fifo_wr~0 (
// Equation(s):
// \u0|jtag_uart|fifo_wr~0_combout  = ( !\u0|cpu|cpu|A_mem_baddr [2] & ( (\u0|jtag_uart|av_waitrequest~0_combout  & (\u0|cpu|cpu|d_write~q  & !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q )) ) )

	.dataa(!\u0|jtag_uart|av_waitrequest~0_combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|d_write~q ),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|fifo_wr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|fifo_wr~0 .extended_lut = "off";
defparam \u0|jtag_uart|fifo_wr~0 .lut_mask = 64'h0500050000000000;
defparam \u0|jtag_uart|fifo_wr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N53
dffeas \u0|jtag_uart|fifo_wr (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|fifo_wr~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|fifo_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|fifo_wr .is_wysiwyg = "true";
defparam \u0|jtag_uart|fifo_wr .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N10
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N40
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|Add1~21_sumout ),
	.asdata(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N54
cyclonev_lcell_comb \u0|cpu|cpu|M_st_data[19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_st_data[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[19]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_st_data[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_st_data[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N18
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[19]~80 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datad(!\u0|cpu|cpu|D_src2_reg[19]~34_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_alu_result [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[19]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[19]~80 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[19]~80 .lut_mask = 64'h04AE04AE8CAE8CAE;
defparam \u0|cpu|cpu|D_src2_reg[19]~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N19
dffeas \u0|cpu|cpu|E_src2_reg[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[19]~80_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N55
dffeas \u0|cpu|cpu|M_st_data[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_st_data[19]~feeder_combout ),
	.asdata(\u0|cpu|cpu|E_src2_reg [19]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N29
dffeas \u0|cpu|cpu|A_st_data[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [19]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~15 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~15_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_st_data [19])

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_st_data [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~15 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~15 .lut_mask = 64'h0033003300330033;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~15_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N54
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[19]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[19]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[19]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N56
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[19]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19]~feeder_combout  = \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N20
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~11 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout  = ( \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19] & ( 
// (((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [19] & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])) # (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [19])) # 
// (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19] & ( 
// ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [19] & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) ) # ( 
// \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19] & ( ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [19] & 
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])) # (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [19]) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( 
// !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19] & ( (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [19] & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) 
// ) )

	.dataa(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.datab(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [19]),
	.datae(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.dataf(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~11 .lut_mask = 64'h111111FF1F1F1FFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N2
dffeas \u0|cpu|cpu|d_readdata_d1[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~11_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N51
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[19]~15 (
	.dataa(!\u0|cpu|cpu|A_ctrl_ld32~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_mux|src_payload~11_combout ),
	.datae(!\u0|cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.dataf(!\u0|cpu|cpu|d_readdata_d1 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[19]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[19]~15 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[19]~15 .lut_mask = 64'h00550A5FAAFF0A5F;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[19]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N52
dffeas \u0|cpu|cpu|A_slow_inst_result[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[19]~15_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N44
dffeas \u0|cpu|cpu|M_rot_prestep2[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[31]~24_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[3]~25_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N56
dffeas \u0|cpu|cpu|M_rot_prestep2[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[15]~28_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[19]~29_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N44
dffeas \u0|cpu|cpu|M_rot_prestep2[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[7]~30_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[11]~31_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N12
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[3]~15 (
	.dataa(!\u0|cpu|cpu|M_rot_rn[3]~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|M_rot_prestep2 [27]),
	.datac(!\u0|cpu|cpu|M_rot_prestep2 [3]),
	.datad(!\u0|cpu|cpu|M_rot_prestep2 [19]),
	.datae(!\u0|cpu|cpu|M_rot_rn [4]),
	.dataf(!\u0|cpu|cpu|M_rot_prestep2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[3]~15 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[3]~15 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \u0|cpu|cpu|M_rot[3]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N42
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~15 (
	.dataa(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datab(!\u0|cpu|cpu|M_rot_mask [3]),
	.datac(!\u0|cpu|cpu|M_rot_pass2~q ),
	.datad(!\u0|cpu|cpu|M_rot_sel_fill2~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot[3]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~15 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~15 .lut_mask = 64'h10501050DF5FDF5F;
defparam \u0|cpu|cpu|A_shift_rot_result~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N43
dffeas \u0|cpu|cpu|A_shift_rot_result[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~15_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y14_N48
cyclonev_lcell_comb \u0|cpu|cpu|A_inst_result[19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_alu_result [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_inst_result[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[19]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|A_inst_result[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|A_inst_result[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y14_N49
dffeas \u0|cpu|cpu|A_inst_result[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_inst_result[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|A_inst_result[31]~1_combout ),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N51
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[19]~17 (
	.dataa(!\u0|cpu|cpu|A_slow_inst_result [19]),
	.datab(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datac(!\u0|cpu|cpu|A_shift_rot_result [19]),
	.datad(!\u0|cpu|cpu|A_inst_result [19]),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.dataf(!\u0|cpu|cpu|Add12~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[19]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[19]~17 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[19]~17 .lut_mask = 64'h00CC474733FF4747;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[19]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N21
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[20]~79 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datac(!\u0|cpu|cpu|E_alu_result [20]),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_src2_reg[20]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[20]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[20]~79 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[20]~79 .lut_mask = 64'h084C084CAAEEAAEE;
defparam \u0|cpu|cpu|D_src2_reg[20]~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N22
dffeas \u0|cpu|cpu|E_src2_reg[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[20]~79_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \u0|cpu|cpu|M_st_data[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_st_data[20]~feeder_combout ),
	.asdata(\u0|cpu|cpu|E_src2_reg [20]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N53
dffeas \u0|cpu|cpu|A_st_data[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [20]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~6 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout  = ( \u0|cpu|cpu|A_st_data [20] & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~6 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y7_N44
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N12
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~3 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~3 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~3 .lut_mask = 64'h03030303CFCFCFCF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y7_N26
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout ),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~7 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout  = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \u0|cpu|cpu|A_st_data [19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_st_data [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y7_N8
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N9
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [19]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~4 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~4 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y7_N55
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[16]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout ),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N45
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~9 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [16]),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [16]),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~9 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~9 .lut_mask = 64'h3355335533553355;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y7_N41
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout ),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N27
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~13 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [7]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~13 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~13 .lut_mask = 64'h555555550F0F0F0F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N47
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[18]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N28
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [18]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N37
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|Add1~9_sumout ),
	.asdata(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~6 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout  = ( \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [18] & ( 
// (((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [18] & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])) # 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18]) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [18] & ( 
// ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [18] & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) ) # ( 
// \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [18] & ( ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [18] & 
// \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18]) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( 
// !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [18] & ( (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [18] & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) ) ) )

	.dataa(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [18]),
	.datab(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datae(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.dataf(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~6 .lut_mask = 64'h0505373705FF37FF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N50
dffeas \u0|cpu|cpu|d_readdata_d1[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N33
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[18]~12 (
	.dataa(!\u0|cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.datab(!\u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout ),
	.datac(!\u0|cpu|cpu|d_readdata_d1 [18]),
	.datad(!\u0|cpu|cpu|A_ctrl_ld32~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[18]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[18]~12 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[18]~12 .lut_mask = 64'h1B001B001BFF1BFF;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[18]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N34
dffeas \u0|cpu|cpu|A_slow_inst_result[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[18]~12_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N22
dffeas \u0|cpu|cpu|A_inst_result[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_alu_result [18]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|A_inst_result[31]~1_combout ),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N14
dffeas \u0|cpu|cpu|M_rot_prestep2[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[6]~22_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[10]~23_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N38
dffeas \u0|cpu|cpu|M_rot_prestep2[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[30]~16_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[2]~17_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N26
dffeas \u0|cpu|cpu|M_rot_prestep2[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[14]~20_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[18]~21_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N38
dffeas \u0|cpu|cpu|M_rot_prestep2[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[22]~18_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[26]~19_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N54
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[2]~12 (
	.dataa(!\u0|cpu|cpu|M_rot_prestep2 [10]),
	.datab(!\u0|cpu|cpu|M_rot_rn [4]),
	.datac(!\u0|cpu|cpu|M_rot_prestep2 [2]),
	.datad(!\u0|cpu|cpu|M_rot_rn[3]~DUPLICATE_q ),
	.datae(!\u0|cpu|cpu|M_rot_prestep2 [18]),
	.dataf(!\u0|cpu|cpu|M_rot_prestep2 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[2]~12 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[2]~12 .lut_mask = 64'h0344CF440377CF77;
defparam \u0|cpu|cpu|M_rot[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N15
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_mask[2]~2 (
	.dataa(!\u0|cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datab(!\u0|cpu|cpu|E_src2 [0]),
	.datac(!\u0|cpu|cpu|E_src2 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_mask[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_mask[2]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_mask[2]~2 .lut_mask = 64'h0A0A0A0A2F2F2F2F;
defparam \u0|cpu|cpu|E_rot_mask[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N17
dffeas \u0|cpu|cpu|M_rot_mask[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_mask[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_mask [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_mask[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_mask[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N3
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~12 (
	.dataa(!\u0|cpu|cpu|M_rot_pass2~q ),
	.datab(!\u0|cpu|cpu|M_rot_sel_fill2~q ),
	.datac(!\u0|cpu|cpu|M_rot[2]~12_combout ),
	.datad(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot_mask [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~12 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~12 .lut_mask = 64'h0D2F0D2F05AF05AF;
defparam \u0|cpu|cpu|A_shift_rot_result~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N5
dffeas \u0|cpu|cpu|A_shift_rot_result[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~12_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N3
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[18]~14 (
	.dataa(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.datab(!\u0|cpu|cpu|A_slow_inst_result [18]),
	.datac(!\u0|cpu|cpu|Add12~17_sumout ),
	.datad(!\u0|cpu|cpu|A_inst_result [18]),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.dataf(!\u0|cpu|cpu|A_shift_rot_result [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[18]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[18]~14 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[18]~14 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[18]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N11
dffeas \u0|cpu|cpu|W_wr_data[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[18]~14_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N12
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[18]~4 (
	.dataa(!\u0|cpu|cpu|A_wr_data_unfiltered[18]~14_combout ),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.datac(!\u0|cpu|cpu|M_alu_result [18]),
	.datad(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datae(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.dataf(!\u0|cpu|cpu|W_wr_data [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[18]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[18]~4 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[18]~4 .lut_mask = 64'h330F0055330FFF55;
defparam \u0|cpu|cpu|D_src1_reg[18]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N13
dffeas \u0|cpu|cpu|E_src1[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[18]~4_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [18]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N48
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[21]~10 (
	.dataa(!\u0|cpu|cpu|E_src1 [18]),
	.datab(!\u0|cpu|cpu|E_src1 [21]),
	.datac(!\u0|cpu|cpu|E_src2 [0]),
	.datad(!\u0|cpu|cpu|Add10~0_combout ),
	.datae(!\u0|cpu|cpu|E_src1 [19]),
	.dataf(!\u0|cpu|cpu|E_src1 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[21]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[21]~10 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[21]~10 .lut_mask = 64'h300530F53F053FF5;
defparam \u0|cpu|cpu|E_rot_step1[21]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N50
dffeas \u0|cpu|cpu|M_rot_prestep2[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[21]~10_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[25]~11_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N54
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[1]~13 (
	.dataa(!\u0|cpu|cpu|M_rot_prestep2 [25]),
	.datab(!\u0|cpu|cpu|M_rot_rn [4]),
	.datac(!\u0|cpu|cpu|M_rot_prestep2 [1]),
	.datad(!\u0|cpu|cpu|M_rot_prestep2 [17]),
	.datae(!\u0|cpu|cpu|M_rot_prestep2 [9]),
	.dataf(!\u0|cpu|cpu|M_rot_rn[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[1]~13 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[1]~13 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \u0|cpu|cpu|M_rot[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N0
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~13 (
	.dataa(!\u0|cpu|cpu|M_rot_pass2~q ),
	.datab(!\u0|cpu|cpu|M_rot_sel_fill2~q ),
	.datac(!\u0|cpu|cpu|M_rot_mask [1]),
	.datad(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot[1]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~13 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~13 .lut_mask = 64'h002A002AD5FFD5FF;
defparam \u0|cpu|cpu|A_shift_rot_result~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N1
dffeas \u0|cpu|cpu|A_shift_rot_result[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~13_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N37
dffeas \u0|cpu|cpu|A_inst_result[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_alu_result [17]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|A_inst_result[31]~1_combout ),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~13 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~13_combout  = ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & ( \u0|cpu|cpu|A_st_data [17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_st_data [17]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~13 .lut_mask = 64'h0000000000FF00FF;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~13_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X8_Y5_N34
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|Add1~13_sumout ),
	.asdata(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~7 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout  = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [17] & ( !\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( 
// !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] ) ) ) # ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [17] & ( !\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  ) )

	.dataa(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~7 .lut_mask = 64'hFFFFAAAA00000000;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~8 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout  = ( \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout  & ( (!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17] & (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [17] & 
// ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17] & (((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [17] & 
// \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|rsp_mux|src_payload~7_combout  )

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17]),
	.datab(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [17]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~8 .lut_mask = 64'hFFFFFFFF05370537;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N8
dffeas \u0|cpu|cpu|d_readdata_d1[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N36
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[17]~13 (
	.dataa(!\u0|cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.datab(!\u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout ),
	.datac(!\u0|cpu|cpu|d_readdata_d1 [17]),
	.datad(!\u0|cpu|cpu|A_ctrl_ld32~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[17]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[17]~13 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[17]~13 .lut_mask = 64'h1B001B001BFF1BFF;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[17]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N37
dffeas \u0|cpu|cpu|A_slow_inst_result[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[17]~13_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N51
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[17]~15 (
	.dataa(!\u0|cpu|cpu|A_shift_rot_result [17]),
	.datab(!\u0|cpu|cpu|A_inst_result [17]),
	.datac(!\u0|cpu|cpu|A_slow_inst_result [17]),
	.datad(!\u0|cpu|cpu|Add12~21_sumout ),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.dataf(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[17]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[17]~15 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[17]~15 .lut_mask = 64'h333300FF0F0F5555;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[17]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N33
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[18]~37 (
	.dataa(!\u0|cpu|cpu|D_ctrl_hi_imm16~q ),
	.datab(!\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|D_iw [8]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[18]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[18]~37 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[18]~37 .lut_mask = 64'h0077007788FF88FF;
defparam \u0|cpu|cpu|D_src2[18]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N0
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[18]~38 (
	.dataa(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datab(!\u0|cpu|cpu|D_src2[18]~37_combout ),
	.datac(!\u0|cpu|cpu|Add9~93_sumout ),
	.datad(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datae(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.dataf(!\u0|cpu|cpu|E_logic_result[18]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[18]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[18]~38 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[18]~38 .lut_mask = 64'h11111B1B11BB1BBB;
defparam \u0|cpu|cpu|D_src2[18]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N30
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[18]~6 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.datac(!\u0|cpu|cpu|D_src2_reg[18]~31_combout ),
	.datad(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datae(!\u0|cpu|cpu|D_src2[18]~38_combout ),
	.dataf(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[18]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[18]~6 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[18]~6 .lut_mask = 64'h0F00AFFF220022FF;
defparam \u0|cpu|cpu|D_src2[18]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N39
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[18]~SCLR_LUT (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_src2[18]~6_combout ),
	.datad(!\u0|cpu|cpu|E_src2[24]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[18]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[18]~SCLR_LUT .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[18]~SCLR_LUT .lut_mask = 64'h0F000F000F000F00;
defparam \u0|cpu|cpu|E_src2[18]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y15_N41
dffeas \u0|cpu|cpu|E_src2[18]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_src2[18]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2[18]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[18]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[18]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N6
cyclonev_lcell_comb \u0|cpu|cpu|E_logic_result[18]~8 (
	.dataa(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|E_logic_op [1]),
	.datac(!\u0|cpu|cpu|E_src2[18]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src1 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[18]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[18]~8 .extended_lut = "off";
defparam \u0|cpu|cpu|E_logic_result[18]~8 .lut_mask = 64'h8383838336363636;
defparam \u0|cpu|cpu|E_logic_result[18]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N27
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[18] (
	.dataa(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_logic_result[18]~8_combout ),
	.datad(!\u0|cpu|cpu|Add9~93_sumout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[18] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[18] .lut_mask = 64'h005500550F5F0F5F;
defparam \u0|cpu|cpu|E_alu_result[18] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N35
dffeas \u0|cpu|cpu|M_alu_result[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_alu_result [18]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N9
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[18]~31 (
	.dataa(!\u0|cpu|cpu|M_alu_result [18]),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datac(!\u0|cpu|cpu|W_wr_data [18]),
	.datad(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[18]~14_combout ),
	.dataf(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[18]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[18]~31 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[18]~31 .lut_mask = 64'h000F000F00440077;
defparam \u0|cpu|cpu|D_src2_reg[18]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N57
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[18]~77 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[18]~31_combout ),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.datad(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_alu_result [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[18]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[18]~77 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[18]~77 .lut_mask = 64'h27222722AF22AF22;
defparam \u0|cpu|cpu|D_src2_reg[18]~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N58
dffeas \u0|cpu|cpu|E_src2_reg[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[18]~77_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N49
dffeas \u0|cpu|cpu|M_st_data[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_st_data[18]~feeder_combout ),
	.asdata(\u0|cpu|cpu|E_src2_reg [18]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N35
dffeas \u0|cpu|cpu|A_st_data[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [18]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~12 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~12_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_st_data [18])

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_st_data [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~12 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~12 .lut_mask = 64'h0033003300330033;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~12_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[18] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [18] = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18] & ( ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u0|onchip_mem|the_altsyncram|auto_generated|q_a [18])) # 
// (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18] & ( (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_mem|the_altsyncram|auto_generated|q_a [18]) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(gnd),
	.datad(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [18]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[18] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[18] .lut_mask = 64'h0055005533773377;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[18] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N11
dffeas \u0|cpu|cpu|i_readdata_d1[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [18]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[19] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [19] = ( \u0|onchip_mem|the_altsyncram|auto_generated|q_a [19] & ( ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19])) # 
// (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) ) ) # ( !\u0|onchip_mem|the_altsyncram|auto_generated|q_a [19] & ( (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19]) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[19] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[19] .lut_mask = 64'h0303030357575757;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[19] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N7
dffeas \u0|cpu|cpu|i_readdata_d1[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [19]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~14 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~14_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_st_data [20])

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_st_data [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~14 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~14 .lut_mask = 64'h0033003300330033;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~14_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[20] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [20] = ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [20] & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )) # 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [20] & 
// \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20]),
	.datab(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [20]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[20] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[20] .lut_mask = 64'h0033003355775577;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[20] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N7
dffeas \u0|cpu|cpu|i_readdata_d1[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [20]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[21] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [21] = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21] & ( ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u0|onchip_mem|the_altsyncram|auto_generated|q_a [21])) # 
// (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21] & ( (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_mem|the_altsyncram|auto_generated|q_a [21]) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(gnd),
	.datad(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [21]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[21] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[21] .lut_mask = 64'h0055005533773377;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[21] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N22
dffeas \u0|cpu|cpu|i_readdata_d1[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [21]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(\u0|cpu|cpu|i_readdatavalid_d1~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\u0|cpu|cpu|i_readdatavalid_d1~q ),
	.ena1(!\u0|cpu|cpu|F_stall~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u0|cpu|cpu|i_readdata_d1 [21],\u0|cpu|cpu|i_readdata_d1 [20],\u0|cpu|cpu|i_readdata_d1 [19],\u0|cpu|cpu|i_readdata_d1 [18],\u0|cpu|cpu|i_readdata_d1 [17],\u0|cpu|cpu|i_readdata_d1 [16],\u0|cpu|cpu|i_readdata_d1 [15],\u0|cpu|cpu|i_readdata_d1 [10],
\u0|cpu|cpu|i_readdata_d1 [9],\u0|cpu|cpu|i_readdata_d1 [8],\u0|cpu|cpu|i_readdata_d1 [7],\u0|cpu|cpu|i_readdata_d1 [6]}),
	.portaaddr({\u0|cpu|cpu|ic_fill_line [5],\u0|cpu|cpu|ic_fill_line [4],\u0|cpu|cpu|ic_fill_line [3],\u0|cpu|cpu|ic_fill_line [2],\u0|cpu|cpu|ic_fill_line [1],\u0|cpu|cpu|ic_fill_line [0],\u0|cpu|cpu|ic_fill_dp_offset [2],\u0|cpu|cpu|ic_fill_dp_offset [1],\u0|cpu|cpu|ic_fill_dp_offset [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr({\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~11_combout ,\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout ,\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout ,\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout ,\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout ,
\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout ,\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~9_combout ,\u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~7_combout ,\u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "cpu:u0|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_ekj1:auto_generated|ALTSYNCRAM";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 9;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 20;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 511;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 512;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 9;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 20;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_last_address = 511;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 512;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N48
cyclonev_lcell_comb \u0|cpu|cpu|D_iw[20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_iw[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[20]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|D_iw[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|D_iw[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N49
dffeas \u0|cpu|cpu|D_iw[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_iw[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N9
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[14]~feeder (
	.dataa(!\u0|cpu|cpu|D_iw [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[14]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[14]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|E_src2[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N10
dffeas \u0|cpu|cpu|E_src2[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_src2[14]~feeder_combout ),
	.asdata(\u0|cpu|cpu|D_src2_reg[14]~46_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_src2[12]~1_combout ),
	.sload(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N3
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result~15 (
	.dataa(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|E_logic_op [1]),
	.datac(!\u0|cpu|cpu|E_src2 [14]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.dataf(!\u0|cpu|cpu|E_src1 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result~15 .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result~15 .lut_mask = 64'h0000838300003636;
defparam \u0|cpu|cpu|E_alu_result~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N33
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[14] (
	.dataa(!\u0|cpu|cpu|E_alu_result~15_combout ),
	.datab(!\u0|cpu|cpu|Add9~45_sumout ),
	.datac(!\u0|cpu|cpu|E_ctrl_retaddr~q ),
	.datad(!\u0|cpu|cpu|E_extra_pc [12]),
	.datae(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[14] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[14] .lut_mask = 64'h555F777F555F777F;
defparam \u0|cpu|cpu|E_alu_result[14] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N41
dffeas \u0|cpu|cpu|M_alu_result[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_alu_result [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N40
dffeas \u0|cpu|cpu|W_wr_data[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[14]~23_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N24
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[14]~14 (
	.dataa(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datab(!\u0|cpu|cpu|M_alu_result [14]),
	.datac(!\u0|cpu|cpu|W_wr_data [14]),
	.datad(!\u0|cpu|cpu|A_wr_data_unfiltered[14]~23_combout ),
	.datae(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[14]~14 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[14]~14 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \u0|cpu|cpu|D_src1_reg[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \u0|cpu|cpu|E_src1[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[14]~14_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N36
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[16]~5 (
	.dataa(!\u0|cpu|cpu|E_src1 [15]),
	.datab(!\u0|cpu|cpu|E_src1[16]~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|E_src2 [0]),
	.datad(!\u0|cpu|cpu|Add10~0_combout ),
	.datae(!\u0|cpu|cpu|E_src1 [14]),
	.dataf(!\u0|cpu|cpu|E_src1 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[16]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[16]~5 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[16]~5 .lut_mask = 64'h350035F0350F35FF;
defparam \u0|cpu|cpu|E_rot_step1[16]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N44
dffeas \u0|cpu|cpu|M_rot_prestep2[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[12]~4_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[16]~5_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N2
dffeas \u0|cpu|cpu|M_rot_prestep2[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[4]~6_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[8]~7_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N50
dffeas \u0|cpu|cpu|M_rot_prestep2[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[28]~0_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[0]~1_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y17_N48
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[0]~23 (
	.dataa(!\u0|cpu|cpu|M_rot_rn [3]),
	.datab(!\u0|cpu|cpu|M_rot_rn [4]),
	.datac(!\u0|cpu|cpu|M_rot_prestep2 [24]),
	.datad(!\u0|cpu|cpu|M_rot_prestep2 [16]),
	.datae(!\u0|cpu|cpu|M_rot_prestep2 [8]),
	.dataf(!\u0|cpu|cpu|M_rot_prestep2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[0]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[0]~23 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[0]~23 .lut_mask = 64'h018945CD23AB67EF;
defparam \u0|cpu|cpu|M_rot[0]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N33
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~23 (
	.dataa(!\u0|cpu|cpu|M_rot_mask [0]),
	.datab(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datac(!\u0|cpu|cpu|M_rot[0]~23_combout ),
	.datad(!\u0|cpu|cpu|M_rot_pass2~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot_sel_fill2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~23 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~23 .lut_mask = 64'h1B0F1B0F330F330F;
defparam \u0|cpu|cpu|A_shift_rot_result~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y17_N34
dffeas \u0|cpu|cpu|A_shift_rot_result[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~23_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N30
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[16]~23 (
	.dataa(!\u0|cpu|cpu|A_ctrl_ld32~q ),
	.datab(!\u0|cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.datac(!\u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|rsp_mux|src_payload~27_combout ),
	.dataf(!\u0|cpu|cpu|d_readdata_d1 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[16]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[16]~23 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[16]~23 .lut_mask = 64'h020257578A8ADFDF;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[16]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N31
dffeas \u0|cpu|cpu|A_slow_inst_result[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[16]~23_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y13_N9
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[16]~25 (
	.dataa(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datab(!\u0|cpu|cpu|A_inst_result [16]),
	.datac(!\u0|cpu|cpu|A_shift_rot_result [16]),
	.datad(!\u0|cpu|cpu|A_slow_inst_result [16]),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.dataf(!\u0|cpu|cpu|Add12~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[16]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[16]~25 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[16]~25 .lut_mask = 64'h222205AF777705AF;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[16]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N17
dffeas \u0|cpu|cpu|W_wr_data[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[15]~26_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N44
dffeas \u0|cpu|cpu|E_extra_pc[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add1~17_sumout ),
	.asdata(\u0|cpu|cpu|D_pc_plus_one [13]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|D_br_pred_not_taken~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_extra_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_extra_pc[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_extra_pc[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y15_N39
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result~18 (
	.dataa(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_logic_op [1]),
	.datad(!\u0|cpu|cpu|E_src2 [15]),
	.datae(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.dataf(!\u0|cpu|cpu|E_src1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result~18 .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result~18 .lut_mask = 64'h5005000505050550;
defparam \u0|cpu|cpu|E_alu_result~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N54
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[15] (
	.dataa(!\u0|cpu|cpu|E_extra_pc [13]),
	.datab(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datac(!\u0|cpu|cpu|Add9~41_sumout ),
	.datad(!\u0|cpu|cpu|E_ctrl_retaddr~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_alu_result~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[15] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[15] .lut_mask = 64'h03570357FFFFFFFF;
defparam \u0|cpu|cpu|E_alu_result[15] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N35
dffeas \u0|cpu|cpu|M_alu_result[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_alu_result [15]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N36
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[15]~17 (
	.dataa(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datab(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.datad(!\u0|cpu|cpu|W_wr_data [15]),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[15]~26_combout ),
	.dataf(!\u0|cpu|cpu|M_alu_result [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[15]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[15]~17 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[15]~17 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \u0|cpu|cpu|D_src1_reg[15]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N37
dffeas \u0|cpu|cpu|E_src1[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[15]~17_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [15]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N54
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[15]~28 (
	.dataa(!\u0|cpu|cpu|E_src2 [0]),
	.datab(!\u0|cpu|cpu|E_src1 [12]),
	.datac(!\u0|cpu|cpu|E_src1 [15]),
	.datad(!\u0|cpu|cpu|E_src1 [14]),
	.datae(!\u0|cpu|cpu|Add10~0_combout ),
	.dataf(!\u0|cpu|cpu|E_src1 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[15]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[15]~28 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[15]~28 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \u0|cpu|cpu|E_rot_step1[15]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N8
dffeas \u0|cpu|cpu|M_rot_prestep2[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[11]~31_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[15]~28_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N18
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[7]~24 (
	.dataa(!\u0|cpu|cpu|M_rot_prestep2 [23]),
	.datab(!\u0|cpu|cpu|M_rot_prestep2 [7]),
	.datac(!\u0|cpu|cpu|M_rot_rn[3]~DUPLICATE_q ),
	.datad(!\u0|cpu|cpu|M_rot_prestep2 [15]),
	.datae(!\u0|cpu|cpu|M_rot_rn [4]),
	.dataf(!\u0|cpu|cpu|M_rot_prestep2 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[7]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[7]~24 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[7]~24 .lut_mask = 64'h03F3050503F3F5F5;
defparam \u0|cpu|cpu|M_rot[7]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y17_N15
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_pass1~0 (
	.dataa(!\u0|cpu|cpu|E_ctrl_rot~q ),
	.datab(!\u0|cpu|cpu|E_src2 [4]),
	.datac(!\u0|cpu|cpu|E_ctrl_shift_rot_left~q ),
	.datad(!\u0|cpu|cpu|E_src2 [3]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_pass1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_pass1~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_pass1~0 .lut_mask = 64'h5D555D55DDDDDDDD;
defparam \u0|cpu|cpu|E_rot_pass1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y17_N16
dffeas \u0|cpu|cpu|M_rot_pass1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_pass1~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_pass1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_pass1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_pass1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N48
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~24 (
	.dataa(!\u0|cpu|cpu|M_rot_mask [7]),
	.datab(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datac(!\u0|cpu|cpu|M_rot[7]~24_combout ),
	.datad(!\u0|cpu|cpu|M_rot_pass1~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot_sel_fill1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~24 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~24 .lut_mask = 64'h1B0F1B0F330F330F;
defparam \u0|cpu|cpu|A_shift_rot_result~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y17_N49
dffeas \u0|cpu|cpu|A_shift_rot_result[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~24_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N12
cyclonev_lcell_comb \u0|cpu|cpu|M_ld_align_byte1_fill~0 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|M_exc_any~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_ctrl_ld8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_ld_align_byte1_fill~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_ld_align_byte1_fill~0 .extended_lut = "off";
defparam \u0|cpu|cpu|M_ld_align_byte1_fill~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \u0|cpu|cpu|M_ld_align_byte1_fill~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N13
dffeas \u0|cpu|cpu|A_ld_align_byte1_fill (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_ld_align_byte1_fill~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_ld_align_byte1_fill~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_ld_align_byte1_fill .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_ld_align_byte1_fill .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N27
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result[11]~1 (
	.dataa(!\u0|cpu|cpu|A_ctrl_ld32~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_ld_align_byte1_fill~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result[11]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[11]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result[11]~1 .lut_mask = 64'hAAAA0000AAAA0000;
defparam \u0|cpu|cpu|A_slow_inst_result[11]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N51
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[15]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[15]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N52
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[15]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N16
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [15]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N9
cyclonev_lcell_comb \u0|jtag_uart|rvalid~0 (
// Equation(s):
// \u0|jtag_uart|rvalid~0_combout  = ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( (\u0|jtag_uart|rvalid~q ) # (\u0|jtag_uart|fifo_rd~2_combout ) ) ) # ( 
// !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( (!\u0|jtag_uart|fifo_rd~2_combout  & \u0|jtag_uart|rvalid~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|jtag_uart|fifo_rd~2_combout ),
	.datad(!\u0|jtag_uart|rvalid~q ),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|rvalid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|rvalid~0 .extended_lut = "off";
defparam \u0|jtag_uart|rvalid~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \u0|jtag_uart|rvalid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N11
dffeas \u0|jtag_uart|rvalid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|rvalid~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|rvalid .is_wysiwyg = "true";
defparam \u0|jtag_uart|rvalid .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N19
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|jtag_uart|rvalid~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N24
cyclonev_lcell_comb \u0|sys_clk_timer|period_l_register[15]~1 (
// Equation(s):
// \u0|sys_clk_timer|period_l_register[15]~1_combout  = ( !\u0|cpu|cpu|A_st_data [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_l_register[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[15]~1 .extended_lut = "off";
defparam \u0|sys_clk_timer|period_l_register[15]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|sys_clk_timer|period_l_register[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N45
cyclonev_lcell_comb \u0|sys_clk_timer|Equal6~2 (
// Equation(s):
// \u0|sys_clk_timer|Equal6~2_combout  = ( !\u0|cpu|cpu|A_mem_baddr [2] & ( \u0|cpu|cpu|A_mem_baddr [3] & ( !\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  ) ) )

	.dataa(!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_mem_baddr [2]),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|Equal6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Equal6~2 .extended_lut = "off";
defparam \u0|sys_clk_timer|Equal6~2 .lut_mask = 64'h00000000AAAA0000;
defparam \u0|sys_clk_timer|Equal6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N30
cyclonev_lcell_comb \u0|sys_clk_timer|period_l_wr_strobe (
// Equation(s):
// \u0|sys_clk_timer|period_l_wr_strobe~combout  = ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1] & ( \u0|sys_clk_timer|Equal6~2_combout  & ( (\u0|cpu|cpu|d_write~q  & 
// (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] & \u0|sys_clk_timer|period_l_wr_strobe~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\u0|cpu|cpu|d_write~q ),
	.datac(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0]),
	.datad(!\u0|sys_clk_timer|period_l_wr_strobe~0_combout ),
	.datae(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]),
	.dataf(!\u0|sys_clk_timer|Equal6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_l_wr_strobe~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_wr_strobe .extended_lut = "off";
defparam \u0|sys_clk_timer|period_l_wr_strobe .lut_mask = 64'h0000000000300000;
defparam \u0|sys_clk_timer|period_l_wr_strobe .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N25
dffeas \u0|sys_clk_timer|period_l_register[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_l_register[15]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_l_register [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[15] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_l_register[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N36
cyclonev_lcell_comb \u0|sys_clk_timer|period_l_register[14]~2 (
// Equation(s):
// \u0|sys_clk_timer|period_l_register[14]~2_combout  = ( !\u0|cpu|cpu|A_st_data [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_l_register[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[14]~2 .extended_lut = "off";
defparam \u0|sys_clk_timer|period_l_register[14]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|sys_clk_timer|period_l_register[14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N37
dffeas \u0|sys_clk_timer|period_l_register[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_l_register[14]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_l_register [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[14] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_l_register[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N48
cyclonev_lcell_comb \u0|sys_clk_timer|period_l_wr_strobe~2 (
// Equation(s):
// \u0|sys_clk_timer|period_l_wr_strobe~2_combout  = ( \u0|sys_clk_timer|period_l_wr_strobe~0_combout  & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] & (\u0|cpu|cpu|d_write~q  & 
// !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1])) ) )

	.dataa(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0]),
	.datab(!\u0|cpu|cpu|d_write~q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|period_l_wr_strobe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_l_wr_strobe~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_wr_strobe~2 .extended_lut = "off";
defparam \u0|sys_clk_timer|period_l_wr_strobe~2 .lut_mask = 64'h0000000022002200;
defparam \u0|sys_clk_timer|period_l_wr_strobe~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N27
cyclonev_lcell_comb \u0|sys_clk_timer|force_reload~0 (
// Equation(s):
// \u0|sys_clk_timer|force_reload~0_combout  = (\u0|cpu|cpu|A_mem_baddr [3] & (!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & \u0|sys_clk_timer|period_l_wr_strobe~2_combout ))

	.dataa(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.datad(!\u0|sys_clk_timer|period_l_wr_strobe~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|force_reload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|force_reload~0 .extended_lut = "off";
defparam \u0|sys_clk_timer|force_reload~0 .lut_mask = 64'h0050005000500050;
defparam \u0|sys_clk_timer|force_reload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N29
dffeas \u0|sys_clk_timer|force_reload (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|force_reload~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|force_reload~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|force_reload .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|force_reload .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N54
cyclonev_lcell_comb \u0|sys_clk_timer|Equal0~1 (
// Equation(s):
// \u0|sys_clk_timer|Equal0~1_combout  = ( !\u0|sys_clk_timer|internal_counter [13] & ( !\u0|sys_clk_timer|internal_counter [24] & ( (!\u0|sys_clk_timer|internal_counter [23] & (!\u0|sys_clk_timer|internal_counter [27] & (!\u0|sys_clk_timer|internal_counter 
// [26] & !\u0|sys_clk_timer|internal_counter [25]))) ) ) )

	.dataa(!\u0|sys_clk_timer|internal_counter [23]),
	.datab(!\u0|sys_clk_timer|internal_counter [27]),
	.datac(!\u0|sys_clk_timer|internal_counter [26]),
	.datad(!\u0|sys_clk_timer|internal_counter [25]),
	.datae(!\u0|sys_clk_timer|internal_counter [13]),
	.dataf(!\u0|sys_clk_timer|internal_counter [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Equal0~1 .extended_lut = "off";
defparam \u0|sys_clk_timer|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \u0|sys_clk_timer|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N6
cyclonev_lcell_comb \u0|sys_clk_timer|period_l_register[6]~5 (
// Equation(s):
// \u0|sys_clk_timer|period_l_register[6]~5_combout  = ( !\u0|cpu|cpu|A_st_data [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_l_register[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[6]~5 .extended_lut = "off";
defparam \u0|sys_clk_timer|period_l_register[6]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|sys_clk_timer|period_l_register[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N7
dffeas \u0|sys_clk_timer|period_l_register[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_l_register[6]~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_l_register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[6] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_l_register[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N57
cyclonev_lcell_comb \u0|sys_clk_timer|period_l_register[1]~7 (
// Equation(s):
// \u0|sys_clk_timer|period_l_register[1]~7_combout  = ( !\u0|cpu|cpu|A_st_data [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_l_register[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[1]~7 .extended_lut = "off";
defparam \u0|sys_clk_timer|period_l_register[1]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|sys_clk_timer|period_l_register[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N58
dffeas \u0|sys_clk_timer|period_l_register[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_l_register[1]~7_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_l_register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[1] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_l_register[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N0
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~117 (
// Equation(s):
// \u0|sys_clk_timer|Add0~117_sumout  = SUM(( !\u0|sys_clk_timer|internal_counter [0] ) + ( VCC ) + ( !VCC ))
// \u0|sys_clk_timer|Add0~118  = CARRY(( !\u0|sys_clk_timer|internal_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|internal_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~117_sumout ),
	.cout(\u0|sys_clk_timer|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~117 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~117 .lut_mask = 64'h000000000000F0F0;
defparam \u0|sys_clk_timer|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N51
cyclonev_lcell_comb \u0|sys_clk_timer|period_l_register[0]~8 (
// Equation(s):
// \u0|sys_clk_timer|period_l_register[0]~8_combout  = ( !\u0|cpu|cpu|A_st_data [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_l_register[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[0]~8 .extended_lut = "off";
defparam \u0|sys_clk_timer|period_l_register[0]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|sys_clk_timer|period_l_register[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N52
dffeas \u0|sys_clk_timer|period_l_register[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_l_register[0]~8_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_l_register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[0] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_l_register[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N48
cyclonev_lcell_comb \u0|sys_clk_timer|internal_counter~8 (
// Equation(s):
// \u0|sys_clk_timer|internal_counter~8_combout  = ( \u0|sys_clk_timer|Add0~117_sumout  & ( \u0|sys_clk_timer|period_l_register [0] & ( \u0|sys_clk_timer|always0~0_combout  ) ) ) # ( !\u0|sys_clk_timer|Add0~117_sumout  & ( \u0|sys_clk_timer|period_l_register 
// [0] ) ) # ( !\u0|sys_clk_timer|Add0~117_sumout  & ( !\u0|sys_clk_timer|period_l_register [0] & ( !\u0|sys_clk_timer|always0~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|always0~0_combout ),
	.datad(gnd),
	.datae(!\u0|sys_clk_timer|Add0~117_sumout ),
	.dataf(!\u0|sys_clk_timer|period_l_register [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|internal_counter~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter~8 .extended_lut = "off";
defparam \u0|sys_clk_timer|internal_counter~8 .lut_mask = 64'hF0F00000FFFF0F0F;
defparam \u0|sys_clk_timer|internal_counter~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N6
cyclonev_lcell_comb \u0|sys_clk_timer|period_h_register[6]~feeder (
// Equation(s):
// \u0|sys_clk_timer|period_h_register[6]~feeder_combout  = ( \u0|cpu|cpu|A_st_data [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_h_register[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[6]~feeder .extended_lut = "off";
defparam \u0|sys_clk_timer|period_h_register[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|sys_clk_timer|period_h_register[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N38
dffeas \u0|cpu|cpu|A_mem_baddr[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_mem_baddr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mem_baddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_baddr[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mem_baddr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N3
cyclonev_lcell_comb \u0|sys_clk_timer|Equal6~1 (
// Equation(s):
// \u0|sys_clk_timer|Equal6~1_combout  = ( \u0|cpu|cpu|A_mem_baddr [3] & ( (!\u0|cpu|cpu|A_mem_baddr [4] & \u0|cpu|cpu|A_mem_baddr [2]) ) )

	.dataa(!\u0|cpu|cpu|A_mem_baddr [4]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_mem_baddr [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Equal6~1 .extended_lut = "off";
defparam \u0|sys_clk_timer|Equal6~1 .lut_mask = 64'h00000A0A00000A0A;
defparam \u0|sys_clk_timer|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N3
cyclonev_lcell_comb \u0|sys_clk_timer|period_h_wr_strobe (
// Equation(s):
// \u0|sys_clk_timer|period_h_wr_strobe~combout  = ( \u0|sys_clk_timer|period_l_wr_strobe~0_combout  & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] & (\u0|cpu|cpu|d_write~q  & (\u0|sys_clk_timer|Equal6~1_combout  & 
// !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]))) ) )

	.dataa(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0]),
	.datab(!\u0|cpu|cpu|d_write~q ),
	.datac(!\u0|sys_clk_timer|Equal6~1_combout ),
	.datad(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|period_l_wr_strobe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_h_wr_strobe~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_wr_strobe .extended_lut = "off";
defparam \u0|sys_clk_timer|period_h_wr_strobe .lut_mask = 64'h0000000002000200;
defparam \u0|sys_clk_timer|period_h_wr_strobe .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N7
dffeas \u0|sys_clk_timer|period_h_register[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_h_register[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_h_register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[6] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_h_register[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N8
dffeas \u0|sys_clk_timer|internal_counter[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~9_sumout ),
	.asdata(\u0|sys_clk_timer|period_h_register [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[22] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N13
dffeas \u0|sys_clk_timer|period_l_register[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_st_data [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_l_register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[12] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_l_register[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N37
dffeas \u0|sys_clk_timer|internal_counter[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~17_sumout ),
	.asdata(\u0|sys_clk_timer|period_l_register [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[12] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N48
cyclonev_lcell_comb \u0|sys_clk_timer|Equal0~0 (
// Equation(s):
// \u0|sys_clk_timer|Equal0~0_combout  = ( !\u0|sys_clk_timer|internal_counter [20] & ( !\u0|sys_clk_timer|internal_counter [12] & ( (!\u0|sys_clk_timer|internal_counter [21] & (!\u0|sys_clk_timer|internal_counter [4] & (!\u0|sys_clk_timer|internal_counter 
// [30] & !\u0|sys_clk_timer|internal_counter [22]))) ) ) )

	.dataa(!\u0|sys_clk_timer|internal_counter [21]),
	.datab(!\u0|sys_clk_timer|internal_counter [4]),
	.datac(!\u0|sys_clk_timer|internal_counter [30]),
	.datad(!\u0|sys_clk_timer|internal_counter [22]),
	.datae(!\u0|sys_clk_timer|internal_counter [20]),
	.dataf(!\u0|sys_clk_timer|internal_counter [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Equal0~0 .extended_lut = "off";
defparam \u0|sys_clk_timer|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \u0|sys_clk_timer|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N9
cyclonev_lcell_comb \u0|sys_clk_timer|Equal0~6 (
// Equation(s):
// \u0|sys_clk_timer|Equal0~6_combout  = ( !\u0|sys_clk_timer|internal_counter [18] & ( (\u0|sys_clk_timer|Equal0~0_combout  & (!\u0|sys_clk_timer|internal_counter [19] & (\u0|sys_clk_timer|Equal0~1_combout  & \u0|sys_clk_timer|Equal0~5_combout ))) ) )

	.dataa(!\u0|sys_clk_timer|Equal0~0_combout ),
	.datab(!\u0|sys_clk_timer|internal_counter [19]),
	.datac(!\u0|sys_clk_timer|Equal0~1_combout ),
	.datad(!\u0|sys_clk_timer|Equal0~5_combout ),
	.datae(!\u0|sys_clk_timer|internal_counter [18]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Equal0~6 .extended_lut = "off";
defparam \u0|sys_clk_timer|Equal0~6 .lut_mask = 64'h0004000000040000;
defparam \u0|sys_clk_timer|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N54
cyclonev_lcell_comb \u0|sys_clk_timer|Equal6~0 (
// Equation(s):
// \u0|sys_clk_timer|Equal6~0_combout  = ( \u0|cpu|cpu|A_mem_baddr [2] & ( !\u0|cpu|cpu|A_mem_baddr [3] & ( !\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_mem_baddr [2]),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Equal6~0 .extended_lut = "off";
defparam \u0|sys_clk_timer|Equal6~0 .lut_mask = 64'h0000F0F000000000;
defparam \u0|sys_clk_timer|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N0
cyclonev_lcell_comb \u0|sys_clk_timer|control_wr_strobe (
// Equation(s):
// \u0|sys_clk_timer|control_wr_strobe~combout  = ( \u0|sys_clk_timer|period_l_wr_strobe~0_combout  & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] & (\u0|cpu|cpu|d_write~q  & (\u0|sys_clk_timer|Equal6~0_combout  & 
// !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]))) ) )

	.dataa(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0]),
	.datab(!\u0|cpu|cpu|d_write~q ),
	.datac(!\u0|sys_clk_timer|Equal6~0_combout ),
	.datad(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|period_l_wr_strobe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|control_wr_strobe~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|control_wr_strobe .extended_lut = "off";
defparam \u0|sys_clk_timer|control_wr_strobe .lut_mask = 64'h0000000002000200;
defparam \u0|sys_clk_timer|control_wr_strobe .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N51
cyclonev_lcell_comb \u0|sys_clk_timer|counter_is_running~0 (
// Equation(s):
// \u0|sys_clk_timer|counter_is_running~0_combout  = ( \u0|sys_clk_timer|counter_is_running~q  & ( !\u0|sys_clk_timer|force_reload~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|sys_clk_timer|force_reload~q ),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|counter_is_running~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|counter_is_running~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_is_running~0 .extended_lut = "off";
defparam \u0|sys_clk_timer|counter_is_running~0 .lut_mask = 64'h00000000FF00FF00;
defparam \u0|sys_clk_timer|counter_is_running~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N56
dffeas \u0|sys_clk_timer|control_register[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_st_data [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|control_register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|control_register[1] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|control_register[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N18
cyclonev_lcell_comb \u0|sys_clk_timer|counter_is_running~1 (
// Equation(s):
// \u0|sys_clk_timer|counter_is_running~1_combout  = ( \u0|sys_clk_timer|control_register [1] & ( \u0|cpu|cpu|A_st_data [2] & ( (\u0|sys_clk_timer|counter_is_running~0_combout ) # (\u0|sys_clk_timer|control_wr_strobe~combout ) ) ) ) # ( 
// !\u0|sys_clk_timer|control_register [1] & ( \u0|cpu|cpu|A_st_data [2] & ( ((!\u0|sys_clk_timer|Equal0~6_combout  & \u0|sys_clk_timer|counter_is_running~0_combout )) # (\u0|sys_clk_timer|control_wr_strobe~combout ) ) ) ) # ( 
// \u0|sys_clk_timer|control_register [1] & ( !\u0|cpu|cpu|A_st_data [2] & ( (\u0|sys_clk_timer|counter_is_running~0_combout  & ((!\u0|cpu|cpu|A_st_data [3]) # (!\u0|sys_clk_timer|control_wr_strobe~combout ))) ) ) ) # ( !\u0|sys_clk_timer|control_register 
// [1] & ( !\u0|cpu|cpu|A_st_data [2] & ( (!\u0|sys_clk_timer|Equal0~6_combout  & (\u0|sys_clk_timer|counter_is_running~0_combout  & ((!\u0|cpu|cpu|A_st_data [3]) # (!\u0|sys_clk_timer|control_wr_strobe~combout )))) ) ) )

	.dataa(!\u0|cpu|cpu|A_st_data [3]),
	.datab(!\u0|sys_clk_timer|Equal0~6_combout ),
	.datac(!\u0|sys_clk_timer|control_wr_strobe~combout ),
	.datad(!\u0|sys_clk_timer|counter_is_running~0_combout ),
	.datae(!\u0|sys_clk_timer|control_register [1]),
	.dataf(!\u0|cpu|cpu|A_st_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|counter_is_running~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_is_running~1 .extended_lut = "off";
defparam \u0|sys_clk_timer|counter_is_running~1 .lut_mask = 64'h00C800FA0FCF0FFF;
defparam \u0|sys_clk_timer|counter_is_running~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N20
dffeas \u0|sys_clk_timer|counter_is_running (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|counter_is_running~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_is_running~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_is_running .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_is_running .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N57
cyclonev_lcell_comb \u0|sys_clk_timer|always0~1 (
// Equation(s):
// \u0|sys_clk_timer|always0~1_combout  = ( \u0|sys_clk_timer|force_reload~q  & ( \u0|sys_clk_timer|counter_is_running~q  ) ) # ( !\u0|sys_clk_timer|force_reload~q  & ( \u0|sys_clk_timer|counter_is_running~q  ) ) # ( \u0|sys_clk_timer|force_reload~q  & ( 
// !\u0|sys_clk_timer|counter_is_running~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|sys_clk_timer|force_reload~q ),
	.dataf(!\u0|sys_clk_timer|counter_is_running~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|always0~1 .extended_lut = "off";
defparam \u0|sys_clk_timer|always0~1 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \u0|sys_clk_timer|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N50
dffeas \u0|sys_clk_timer|internal_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|internal_counter~8_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[0] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N3
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~113 (
// Equation(s):
// \u0|sys_clk_timer|Add0~113_sumout  = SUM(( !\u0|sys_clk_timer|internal_counter [1] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~118  ))
// \u0|sys_clk_timer|Add0~114  = CARRY(( !\u0|sys_clk_timer|internal_counter [1] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|internal_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~113_sumout ),
	.cout(\u0|sys_clk_timer|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~113 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~113 .lut_mask = 64'h000000000000F0F0;
defparam \u0|sys_clk_timer|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N57
cyclonev_lcell_comb \u0|sys_clk_timer|internal_counter~7 (
// Equation(s):
// \u0|sys_clk_timer|internal_counter~7_combout  = ( \u0|sys_clk_timer|Add0~113_sumout  & ( \u0|sys_clk_timer|always0~0_combout  & ( \u0|sys_clk_timer|period_l_register [1] ) ) ) # ( !\u0|sys_clk_timer|Add0~113_sumout  & ( \u0|sys_clk_timer|always0~0_combout 
//  & ( \u0|sys_clk_timer|period_l_register [1] ) ) ) # ( !\u0|sys_clk_timer|Add0~113_sumout  & ( !\u0|sys_clk_timer|always0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|period_l_register [1]),
	.datad(gnd),
	.datae(!\u0|sys_clk_timer|Add0~113_sumout ),
	.dataf(!\u0|sys_clk_timer|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|internal_counter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter~7 .extended_lut = "off";
defparam \u0|sys_clk_timer|internal_counter~7 .lut_mask = 64'hFFFF00000F0F0F0F;
defparam \u0|sys_clk_timer|internal_counter~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N58
dffeas \u0|sys_clk_timer|internal_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|internal_counter~7_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[1] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N6
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~109 (
// Equation(s):
// \u0|sys_clk_timer|Add0~109_sumout  = SUM(( !\u0|sys_clk_timer|internal_counter [2] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~114  ))
// \u0|sys_clk_timer|Add0~110  = CARRY(( !\u0|sys_clk_timer|internal_counter [2] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~114  ))

	.dataa(gnd),
	.datab(!\u0|sys_clk_timer|internal_counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~109_sumout ),
	.cout(\u0|sys_clk_timer|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~109 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~109 .lut_mask = 64'h000000000000CCCC;
defparam \u0|sys_clk_timer|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N48
cyclonev_lcell_comb \u0|sys_clk_timer|period_l_register[2]~6 (
// Equation(s):
// \u0|sys_clk_timer|period_l_register[2]~6_combout  = ( !\u0|cpu|cpu|A_st_data [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_l_register[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[2]~6 .extended_lut = "off";
defparam \u0|sys_clk_timer|period_l_register[2]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|sys_clk_timer|period_l_register[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N49
dffeas \u0|sys_clk_timer|period_l_register[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_l_register[2]~6_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_l_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[2] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_l_register[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N24
cyclonev_lcell_comb \u0|sys_clk_timer|internal_counter~6 (
// Equation(s):
// \u0|sys_clk_timer|internal_counter~6_combout  = ( \u0|sys_clk_timer|always0~0_combout  & ( \u0|sys_clk_timer|period_l_register [2] ) ) # ( !\u0|sys_clk_timer|always0~0_combout  & ( !\u0|sys_clk_timer|Add0~109_sumout  ) )

	.dataa(gnd),
	.datab(!\u0|sys_clk_timer|Add0~109_sumout ),
	.datac(!\u0|sys_clk_timer|period_l_register [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|internal_counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter~6 .extended_lut = "off";
defparam \u0|sys_clk_timer|internal_counter~6 .lut_mask = 64'hCCCCCCCC0F0F0F0F;
defparam \u0|sys_clk_timer|internal_counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N25
dffeas \u0|sys_clk_timer|internal_counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|internal_counter~6_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[2] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N9
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~57 (
// Equation(s):
// \u0|sys_clk_timer|Add0~57_sumout  = SUM(( !\u0|sys_clk_timer|internal_counter[3]~DUPLICATE_q  ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~110  ))
// \u0|sys_clk_timer|Add0~58  = CARRY(( !\u0|sys_clk_timer|internal_counter[3]~DUPLICATE_q  ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|internal_counter[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~57_sumout ),
	.cout(\u0|sys_clk_timer|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~57 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~57 .lut_mask = 64'h000000000000F0F0;
defparam \u0|sys_clk_timer|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N54
cyclonev_lcell_comb \u0|sys_clk_timer|period_l_register[3]~0 (
// Equation(s):
// \u0|sys_clk_timer|period_l_register[3]~0_combout  = ( !\u0|cpu|cpu|A_st_data [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_l_register[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[3]~0 .extended_lut = "off";
defparam \u0|sys_clk_timer|period_l_register[3]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|sys_clk_timer|period_l_register[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N55
dffeas \u0|sys_clk_timer|period_l_register[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_l_register[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_l_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[3] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_l_register[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N3
cyclonev_lcell_comb \u0|sys_clk_timer|internal_counter~0 (
// Equation(s):
// \u0|sys_clk_timer|internal_counter~0_combout  = ( \u0|sys_clk_timer|Add0~57_sumout  & ( \u0|sys_clk_timer|period_l_register [3] & ( \u0|sys_clk_timer|always0~0_combout  ) ) ) # ( !\u0|sys_clk_timer|Add0~57_sumout  & ( \u0|sys_clk_timer|period_l_register 
// [3] ) ) # ( !\u0|sys_clk_timer|Add0~57_sumout  & ( !\u0|sys_clk_timer|period_l_register [3] & ( !\u0|sys_clk_timer|always0~0_combout  ) ) )

	.dataa(!\u0|sys_clk_timer|always0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|sys_clk_timer|Add0~57_sumout ),
	.dataf(!\u0|sys_clk_timer|period_l_register [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|internal_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter~0 .extended_lut = "off";
defparam \u0|sys_clk_timer|internal_counter~0 .lut_mask = 64'hAAAA0000FFFF5555;
defparam \u0|sys_clk_timer|internal_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N4
dffeas \u0|sys_clk_timer|internal_counter[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|internal_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N12
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~25 (
// Equation(s):
// \u0|sys_clk_timer|Add0~25_sumout  = SUM(( \u0|sys_clk_timer|internal_counter [4] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~58  ))
// \u0|sys_clk_timer|Add0~26  = CARRY(( \u0|sys_clk_timer|internal_counter [4] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~58  ))

	.dataa(gnd),
	.datab(!\u0|sys_clk_timer|internal_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~25_sumout ),
	.cout(\u0|sys_clk_timer|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~25 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~25 .lut_mask = 64'h0000000000003333;
defparam \u0|sys_clk_timer|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N8
dffeas \u0|sys_clk_timer|period_l_register[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_st_data [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_l_register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[4] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_l_register[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N14
dffeas \u0|sys_clk_timer|internal_counter[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~25_sumout ),
	.asdata(\u0|sys_clk_timer|period_l_register [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[4] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N15
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~121 (
// Equation(s):
// \u0|sys_clk_timer|Add0~121_sumout  = SUM(( \u0|sys_clk_timer|internal_counter [5] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~26  ))
// \u0|sys_clk_timer|Add0~122  = CARRY(( \u0|sys_clk_timer|internal_counter [5] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|internal_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~121_sumout ),
	.cout(\u0|sys_clk_timer|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~121 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~121 .lut_mask = 64'h0000000000000F0F;
defparam \u0|sys_clk_timer|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N19
dffeas \u0|sys_clk_timer|period_l_register[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_st_data[5]~DUPLICATE_q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_l_register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[5] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_l_register[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N17
dffeas \u0|sys_clk_timer|internal_counter[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~121_sumout ),
	.asdata(\u0|sys_clk_timer|period_l_register [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[5] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N18
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~105 (
// Equation(s):
// \u0|sys_clk_timer|Add0~105_sumout  = SUM(( !\u0|sys_clk_timer|internal_counter [6] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~122  ))
// \u0|sys_clk_timer|Add0~106  = CARRY(( !\u0|sys_clk_timer|internal_counter [6] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|internal_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~105_sumout ),
	.cout(\u0|sys_clk_timer|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~105 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~105 .lut_mask = 64'h000000000000F0F0;
defparam \u0|sys_clk_timer|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N0
cyclonev_lcell_comb \u0|sys_clk_timer|internal_counter~5 (
// Equation(s):
// \u0|sys_clk_timer|internal_counter~5_combout  = (!\u0|sys_clk_timer|always0~0_combout  & ((!\u0|sys_clk_timer|Add0~105_sumout ))) # (\u0|sys_clk_timer|always0~0_combout  & (\u0|sys_clk_timer|period_l_register [6]))

	.dataa(!\u0|sys_clk_timer|always0~0_combout ),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|period_l_register [6]),
	.datad(!\u0|sys_clk_timer|Add0~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|internal_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter~5 .extended_lut = "off";
defparam \u0|sys_clk_timer|internal_counter~5 .lut_mask = 64'hAF05AF05AF05AF05;
defparam \u0|sys_clk_timer|internal_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N2
dffeas \u0|sys_clk_timer|internal_counter[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|internal_counter~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[6] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N21
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~125 (
// Equation(s):
// \u0|sys_clk_timer|Add0~125_sumout  = SUM(( \u0|sys_clk_timer|internal_counter [7] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~106  ))
// \u0|sys_clk_timer|Add0~126  = CARRY(( \u0|sys_clk_timer|internal_counter [7] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~106  ))

	.dataa(!\u0|sys_clk_timer|internal_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~125_sumout ),
	.cout(\u0|sys_clk_timer|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~125 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~125 .lut_mask = 64'h0000000000005555;
defparam \u0|sys_clk_timer|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N21
cyclonev_lcell_comb \u0|sys_clk_timer|period_l_register[7]~feeder (
// Equation(s):
// \u0|sys_clk_timer|period_l_register[7]~feeder_combout  = ( \u0|cpu|cpu|A_st_data [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_l_register[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[7]~feeder .extended_lut = "off";
defparam \u0|sys_clk_timer|period_l_register[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|sys_clk_timer|period_l_register[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N22
dffeas \u0|sys_clk_timer|period_l_register[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_l_register[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_l_register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[7] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_l_register[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N22
dffeas \u0|sys_clk_timer|internal_counter[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~125_sumout ),
	.asdata(\u0|sys_clk_timer|period_l_register [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[7] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N45
cyclonev_lcell_comb \u0|sys_clk_timer|Equal0~4 (
// Equation(s):
// \u0|sys_clk_timer|Equal0~4_combout  = ( !\u0|sys_clk_timer|internal_counter [5] & ( \u0|sys_clk_timer|internal_counter [1] & ( (!\u0|sys_clk_timer|internal_counter [7] & (\u0|sys_clk_timer|internal_counter [2] & \u0|sys_clk_timer|internal_counter [0])) ) 
// ) )

	.dataa(!\u0|sys_clk_timer|internal_counter [7]),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|internal_counter [2]),
	.datad(!\u0|sys_clk_timer|internal_counter [0]),
	.datae(!\u0|sys_clk_timer|internal_counter [5]),
	.dataf(!\u0|sys_clk_timer|internal_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Equal0~4 .extended_lut = "off";
defparam \u0|sys_clk_timer|Equal0~4 .lut_mask = 64'h00000000000A0000;
defparam \u0|sys_clk_timer|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N24
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~101 (
// Equation(s):
// \u0|sys_clk_timer|Add0~101_sumout  = SUM(( !\u0|sys_clk_timer|internal_counter [8] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~126  ))
// \u0|sys_clk_timer|Add0~102  = CARRY(( !\u0|sys_clk_timer|internal_counter [8] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|internal_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~101_sumout ),
	.cout(\u0|sys_clk_timer|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~101 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~101 .lut_mask = 64'h000000000000F0F0;
defparam \u0|sys_clk_timer|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N9
cyclonev_lcell_comb \u0|sys_clk_timer|period_l_register[8]~4 (
// Equation(s):
// \u0|sys_clk_timer|period_l_register[8]~4_combout  = !\u0|cpu|cpu|A_st_data [8]

	.dataa(!\u0|cpu|cpu|A_st_data [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_l_register[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[8]~4 .extended_lut = "off";
defparam \u0|sys_clk_timer|period_l_register[8]~4 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \u0|sys_clk_timer|period_l_register[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N10
dffeas \u0|sys_clk_timer|period_l_register[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_l_register[8]~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_l_register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[8] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_l_register[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N3
cyclonev_lcell_comb \u0|sys_clk_timer|internal_counter~4 (
// Equation(s):
// \u0|sys_clk_timer|internal_counter~4_combout  = ( \u0|sys_clk_timer|period_l_register [8] & ( (!\u0|sys_clk_timer|Add0~101_sumout ) # (\u0|sys_clk_timer|always0~0_combout ) ) ) # ( !\u0|sys_clk_timer|period_l_register [8] & ( 
// (!\u0|sys_clk_timer|always0~0_combout  & !\u0|sys_clk_timer|Add0~101_sumout ) ) )

	.dataa(!\u0|sys_clk_timer|always0~0_combout ),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|Add0~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|period_l_register [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|internal_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter~4 .extended_lut = "off";
defparam \u0|sys_clk_timer|internal_counter~4 .lut_mask = 64'hA0A0A0A0F5F5F5F5;
defparam \u0|sys_clk_timer|internal_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N5
dffeas \u0|sys_clk_timer|internal_counter[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|internal_counter~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[8] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N21
cyclonev_lcell_comb \u0|sys_clk_timer|Equal0~3 (
// Equation(s):
// \u0|sys_clk_timer|Equal0~3_combout  = ( \u0|sys_clk_timer|internal_counter [9] & ( (\u0|sys_clk_timer|internal_counter [8] & (\u0|sys_clk_timer|internal_counter [15] & (\u0|sys_clk_timer|internal_counter [14] & \u0|sys_clk_timer|internal_counter [6]))) ) 
// )

	.dataa(!\u0|sys_clk_timer|internal_counter [8]),
	.datab(!\u0|sys_clk_timer|internal_counter [15]),
	.datac(!\u0|sys_clk_timer|internal_counter [14]),
	.datad(!\u0|sys_clk_timer|internal_counter [6]),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|internal_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Equal0~3 .extended_lut = "off";
defparam \u0|sys_clk_timer|Equal0~3 .lut_mask = 64'h0000000000010001;
defparam \u0|sys_clk_timer|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N36
cyclonev_lcell_comb \u0|sys_clk_timer|Equal0~2 (
// Equation(s):
// \u0|sys_clk_timer|Equal0~2_combout  = ( !\u0|sys_clk_timer|internal_counter [11] & ( !\u0|sys_clk_timer|internal_counter [31] & ( (!\u0|sys_clk_timer|internal_counter [16] & (!\u0|sys_clk_timer|internal_counter [17] & !\u0|sys_clk_timer|internal_counter 
// [29])) ) ) )

	.dataa(!\u0|sys_clk_timer|internal_counter [16]),
	.datab(!\u0|sys_clk_timer|internal_counter [17]),
	.datac(!\u0|sys_clk_timer|internal_counter [29]),
	.datad(gnd),
	.datae(!\u0|sys_clk_timer|internal_counter [11]),
	.dataf(!\u0|sys_clk_timer|internal_counter [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Equal0~2 .extended_lut = "off";
defparam \u0|sys_clk_timer|Equal0~2 .lut_mask = 64'h8080000000000000;
defparam \u0|sys_clk_timer|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N42
cyclonev_lcell_comb \u0|sys_clk_timer|Equal0~5 (
// Equation(s):
// \u0|sys_clk_timer|Equal0~5_combout  = ( \u0|sys_clk_timer|internal_counter[3]~DUPLICATE_q  & ( !\u0|sys_clk_timer|internal_counter [28] & ( (\u0|sys_clk_timer|Equal0~4_combout  & (\u0|sys_clk_timer|Equal0~3_combout  & (\u0|sys_clk_timer|Equal0~2_combout  
// & !\u0|sys_clk_timer|internal_counter [10]))) ) ) )

	.dataa(!\u0|sys_clk_timer|Equal0~4_combout ),
	.datab(!\u0|sys_clk_timer|Equal0~3_combout ),
	.datac(!\u0|sys_clk_timer|Equal0~2_combout ),
	.datad(!\u0|sys_clk_timer|internal_counter [10]),
	.datae(!\u0|sys_clk_timer|internal_counter[3]~DUPLICATE_q ),
	.dataf(!\u0|sys_clk_timer|internal_counter [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Equal0~5 .extended_lut = "off";
defparam \u0|sys_clk_timer|Equal0~5 .lut_mask = 64'h0000010000000000;
defparam \u0|sys_clk_timer|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N39
cyclonev_lcell_comb \u0|sys_clk_timer|always0~0 (
// Equation(s):
// \u0|sys_clk_timer|always0~0_combout  = ( \u0|sys_clk_timer|Equal0~5_combout  & ( \u0|sys_clk_timer|Equal0~0_combout  & ( ((!\u0|sys_clk_timer|internal_counter [19] & (\u0|sys_clk_timer|Equal0~1_combout  & !\u0|sys_clk_timer|internal_counter [18]))) # 
// (\u0|sys_clk_timer|force_reload~q ) ) ) ) # ( !\u0|sys_clk_timer|Equal0~5_combout  & ( \u0|sys_clk_timer|Equal0~0_combout  & ( \u0|sys_clk_timer|force_reload~q  ) ) ) # ( \u0|sys_clk_timer|Equal0~5_combout  & ( !\u0|sys_clk_timer|Equal0~0_combout  & ( 
// \u0|sys_clk_timer|force_reload~q  ) ) ) # ( !\u0|sys_clk_timer|Equal0~5_combout  & ( !\u0|sys_clk_timer|Equal0~0_combout  & ( \u0|sys_clk_timer|force_reload~q  ) ) )

	.dataa(!\u0|sys_clk_timer|force_reload~q ),
	.datab(!\u0|sys_clk_timer|internal_counter [19]),
	.datac(!\u0|sys_clk_timer|Equal0~1_combout ),
	.datad(!\u0|sys_clk_timer|internal_counter [18]),
	.datae(!\u0|sys_clk_timer|Equal0~5_combout ),
	.dataf(!\u0|sys_clk_timer|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|always0~0 .extended_lut = "off";
defparam \u0|sys_clk_timer|always0~0 .lut_mask = 64'h5555555555555D55;
defparam \u0|sys_clk_timer|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N39
cyclonev_lcell_comb \u0|sys_clk_timer|period_l_register[9]~3 (
// Equation(s):
// \u0|sys_clk_timer|period_l_register[9]~3_combout  = ( !\u0|cpu|cpu|A_st_data [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_l_register[9]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[9]~3 .extended_lut = "off";
defparam \u0|sys_clk_timer|period_l_register[9]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|sys_clk_timer|period_l_register[9]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N40
dffeas \u0|sys_clk_timer|period_l_register[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_l_register[9]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_l_register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[9] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_l_register[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N27
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~97 (
// Equation(s):
// \u0|sys_clk_timer|Add0~97_sumout  = SUM(( !\u0|sys_clk_timer|internal_counter [9] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~102  ))
// \u0|sys_clk_timer|Add0~98  = CARRY(( !\u0|sys_clk_timer|internal_counter [9] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|internal_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~97_sumout ),
	.cout(\u0|sys_clk_timer|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~97 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~97 .lut_mask = 64'h000000000000F0F0;
defparam \u0|sys_clk_timer|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N45
cyclonev_lcell_comb \u0|sys_clk_timer|internal_counter~3 (
// Equation(s):
// \u0|sys_clk_timer|internal_counter~3_combout  = ( \u0|sys_clk_timer|Add0~97_sumout  & ( (\u0|sys_clk_timer|always0~0_combout  & \u0|sys_clk_timer|period_l_register [9]) ) ) # ( !\u0|sys_clk_timer|Add0~97_sumout  & ( (!\u0|sys_clk_timer|always0~0_combout ) 
// # (\u0|sys_clk_timer|period_l_register [9]) ) )

	.dataa(!\u0|sys_clk_timer|always0~0_combout ),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|period_l_register [9]),
	.datad(gnd),
	.datae(!\u0|sys_clk_timer|Add0~97_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|internal_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter~3 .extended_lut = "off";
defparam \u0|sys_clk_timer|internal_counter~3 .lut_mask = 64'hAFAF0505AFAF0505;
defparam \u0|sys_clk_timer|internal_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N46
dffeas \u0|sys_clk_timer|internal_counter[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|internal_counter~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[9] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N30
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~61 (
// Equation(s):
// \u0|sys_clk_timer|Add0~61_sumout  = SUM(( \u0|sys_clk_timer|internal_counter [10] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~98  ))
// \u0|sys_clk_timer|Add0~62  = CARRY(( \u0|sys_clk_timer|internal_counter [10] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|internal_counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~61_sumout ),
	.cout(\u0|sys_clk_timer|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~61 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~61 .lut_mask = 64'h0000000000000F0F;
defparam \u0|sys_clk_timer|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N12
cyclonev_lcell_comb \u0|sys_clk_timer|period_l_register[10]~feeder (
// Equation(s):
// \u0|sys_clk_timer|period_l_register[10]~feeder_combout  = ( \u0|cpu|cpu|A_st_data [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_l_register[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[10]~feeder .extended_lut = "off";
defparam \u0|sys_clk_timer|period_l_register[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|sys_clk_timer|period_l_register[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N13
dffeas \u0|sys_clk_timer|period_l_register[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_l_register[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_l_register[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[10]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_l_register[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N31
dffeas \u0|sys_clk_timer|internal_counter[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~61_sumout ),
	.asdata(\u0|sys_clk_timer|period_l_register[10]~DUPLICATE_q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[10] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N33
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~69 (
// Equation(s):
// \u0|sys_clk_timer|Add0~69_sumout  = SUM(( \u0|sys_clk_timer|internal_counter [11] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~62  ))
// \u0|sys_clk_timer|Add0~70  = CARRY(( \u0|sys_clk_timer|internal_counter [11] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~62  ))

	.dataa(!\u0|sys_clk_timer|internal_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~69_sumout ),
	.cout(\u0|sys_clk_timer|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~69 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~69 .lut_mask = 64'h0000000000005555;
defparam \u0|sys_clk_timer|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N8
dffeas \u0|sys_clk_timer|period_l_register[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_st_data [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_l_register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[11] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_l_register[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N35
dffeas \u0|sys_clk_timer|internal_counter[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~69_sumout ),
	.asdata(\u0|sys_clk_timer|period_l_register [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[11] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N36
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~17 (
// Equation(s):
// \u0|sys_clk_timer|Add0~17_sumout  = SUM(( \u0|sys_clk_timer|internal_counter[12]~DUPLICATE_q  ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~70  ))
// \u0|sys_clk_timer|Add0~18  = CARRY(( \u0|sys_clk_timer|internal_counter[12]~DUPLICATE_q  ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|internal_counter[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~17_sumout ),
	.cout(\u0|sys_clk_timer|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~17 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \u0|sys_clk_timer|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N38
dffeas \u0|sys_clk_timer|internal_counter[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~17_sumout ),
	.asdata(\u0|sys_clk_timer|period_l_register [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[12]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N39
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~53 (
// Equation(s):
// \u0|sys_clk_timer|Add0~53_sumout  = SUM(( \u0|sys_clk_timer|internal_counter [13] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~18  ))
// \u0|sys_clk_timer|Add0~54  = CARRY(( \u0|sys_clk_timer|internal_counter [13] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|internal_counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~53_sumout ),
	.cout(\u0|sys_clk_timer|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~53 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~53 .lut_mask = 64'h0000000000000F0F;
defparam \u0|sys_clk_timer|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N25
dffeas \u0|sys_clk_timer|period_l_register[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_st_data [13]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_l_register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[13] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_l_register[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N41
dffeas \u0|sys_clk_timer|internal_counter[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~53_sumout ),
	.asdata(\u0|sys_clk_timer|period_l_register [13]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[13] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N42
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~93 (
// Equation(s):
// \u0|sys_clk_timer|Add0~93_sumout  = SUM(( !\u0|sys_clk_timer|internal_counter [14] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~54  ))
// \u0|sys_clk_timer|Add0~94  = CARRY(( !\u0|sys_clk_timer|internal_counter [14] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~54  ))

	.dataa(gnd),
	.datab(!\u0|sys_clk_timer|internal_counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~93_sumout ),
	.cout(\u0|sys_clk_timer|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~93 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~93 .lut_mask = 64'h000000000000CCCC;
defparam \u0|sys_clk_timer|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N6
cyclonev_lcell_comb \u0|sys_clk_timer|internal_counter~2 (
// Equation(s):
// \u0|sys_clk_timer|internal_counter~2_combout  = ( \u0|sys_clk_timer|Add0~93_sumout  & ( \u0|sys_clk_timer|always0~0_combout  & ( \u0|sys_clk_timer|period_l_register [14] ) ) ) # ( !\u0|sys_clk_timer|Add0~93_sumout  & ( \u0|sys_clk_timer|always0~0_combout  
// & ( \u0|sys_clk_timer|period_l_register [14] ) ) ) # ( !\u0|sys_clk_timer|Add0~93_sumout  & ( !\u0|sys_clk_timer|always0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|period_l_register [14]),
	.datad(gnd),
	.datae(!\u0|sys_clk_timer|Add0~93_sumout ),
	.dataf(!\u0|sys_clk_timer|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|internal_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter~2 .extended_lut = "off";
defparam \u0|sys_clk_timer|internal_counter~2 .lut_mask = 64'hFFFF00000F0F0F0F;
defparam \u0|sys_clk_timer|internal_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N7
dffeas \u0|sys_clk_timer|internal_counter[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|internal_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[14] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N45
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~89 (
// Equation(s):
// \u0|sys_clk_timer|Add0~89_sumout  = SUM(( !\u0|sys_clk_timer|internal_counter [15] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~94  ))
// \u0|sys_clk_timer|Add0~90  = CARRY(( !\u0|sys_clk_timer|internal_counter [15] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~94  ))

	.dataa(!\u0|sys_clk_timer|internal_counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~89_sumout ),
	.cout(\u0|sys_clk_timer|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~89 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~89 .lut_mask = 64'h000000000000AAAA;
defparam \u0|sys_clk_timer|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N24
cyclonev_lcell_comb \u0|sys_clk_timer|internal_counter~1 (
// Equation(s):
// \u0|sys_clk_timer|internal_counter~1_combout  = ( \u0|sys_clk_timer|always0~0_combout  & ( \u0|sys_clk_timer|period_l_register [15] ) ) # ( !\u0|sys_clk_timer|always0~0_combout  & ( !\u0|sys_clk_timer|Add0~89_sumout  ) )

	.dataa(!\u0|sys_clk_timer|period_l_register [15]),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|Add0~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|internal_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter~1 .extended_lut = "off";
defparam \u0|sys_clk_timer|internal_counter~1 .lut_mask = 64'hF0F0F0F055555555;
defparam \u0|sys_clk_timer|internal_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N25
dffeas \u0|sys_clk_timer|internal_counter[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|internal_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[15] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N48
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~81 (
// Equation(s):
// \u0|sys_clk_timer|Add0~81_sumout  = SUM(( \u0|sys_clk_timer|internal_counter [16] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~90  ))
// \u0|sys_clk_timer|Add0~82  = CARRY(( \u0|sys_clk_timer|internal_counter [16] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~90  ))

	.dataa(gnd),
	.datab(!\u0|sys_clk_timer|internal_counter [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~81_sumout ),
	.cout(\u0|sys_clk_timer|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~81 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~81 .lut_mask = 64'h0000000000003333;
defparam \u0|sys_clk_timer|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N22
dffeas \u0|sys_clk_timer|period_h_register[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_st_data [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_h_register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[0] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_h_register[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N49
dffeas \u0|sys_clk_timer|internal_counter[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~81_sumout ),
	.asdata(\u0|sys_clk_timer|period_h_register [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[16] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N51
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~77 (
// Equation(s):
// \u0|sys_clk_timer|Add0~77_sumout  = SUM(( \u0|sys_clk_timer|internal_counter [17] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~82  ))
// \u0|sys_clk_timer|Add0~78  = CARRY(( \u0|sys_clk_timer|internal_counter [17] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~82  ))

	.dataa(!\u0|sys_clk_timer|internal_counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~77_sumout ),
	.cout(\u0|sys_clk_timer|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~77 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~77 .lut_mask = 64'h0000000000005555;
defparam \u0|sys_clk_timer|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N18
cyclonev_lcell_comb \u0|sys_clk_timer|period_h_register[1]~feeder (
// Equation(s):
// \u0|sys_clk_timer|period_h_register[1]~feeder_combout  = ( \u0|cpu|cpu|A_st_data [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_h_register[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[1]~feeder .extended_lut = "off";
defparam \u0|sys_clk_timer|period_h_register[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|sys_clk_timer|period_h_register[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N19
dffeas \u0|sys_clk_timer|period_h_register[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_h_register[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_h_register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[1] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_h_register[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N53
dffeas \u0|sys_clk_timer|internal_counter[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~77_sumout ),
	.asdata(\u0|sys_clk_timer|period_h_register [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[17] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N54
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~5 (
// Equation(s):
// \u0|sys_clk_timer|Add0~5_sumout  = SUM(( \u0|sys_clk_timer|internal_counter [18] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~78  ))
// \u0|sys_clk_timer|Add0~6  = CARRY(( \u0|sys_clk_timer|internal_counter [18] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~78  ))

	.dataa(gnd),
	.datab(!\u0|sys_clk_timer|internal_counter [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~5_sumout ),
	.cout(\u0|sys_clk_timer|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~5 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~5 .lut_mask = 64'h0000000000003333;
defparam \u0|sys_clk_timer|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N9
cyclonev_lcell_comb \u0|sys_clk_timer|period_h_register[2]~feeder (
// Equation(s):
// \u0|sys_clk_timer|period_h_register[2]~feeder_combout  = ( \u0|cpu|cpu|A_st_data [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_h_register[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[2]~feeder .extended_lut = "off";
defparam \u0|sys_clk_timer|period_h_register[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|sys_clk_timer|period_h_register[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N10
dffeas \u0|sys_clk_timer|period_h_register[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_h_register[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_h_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[2] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_h_register[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N55
dffeas \u0|sys_clk_timer|internal_counter[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~5_sumout ),
	.asdata(\u0|sys_clk_timer|period_h_register [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[18] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N57
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~1 (
// Equation(s):
// \u0|sys_clk_timer|Add0~1_sumout  = SUM(( \u0|sys_clk_timer|internal_counter [19] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~6  ))
// \u0|sys_clk_timer|Add0~2  = CARRY(( \u0|sys_clk_timer|internal_counter [19] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|internal_counter [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~1_sumout ),
	.cout(\u0|sys_clk_timer|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~1 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \u0|sys_clk_timer|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N36
cyclonev_lcell_comb \u0|sys_clk_timer|period_h_register[3]~feeder (
// Equation(s):
// \u0|sys_clk_timer|period_h_register[3]~feeder_combout  = ( \u0|cpu|cpu|A_st_data [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_h_register[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[3]~feeder .extended_lut = "off";
defparam \u0|sys_clk_timer|period_h_register[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|sys_clk_timer|period_h_register[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N37
dffeas \u0|sys_clk_timer|period_h_register[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_h_register[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_h_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[3] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_h_register[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N59
dffeas \u0|sys_clk_timer|internal_counter[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~1_sumout ),
	.asdata(\u0|sys_clk_timer|period_h_register [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[19] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N0
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~29 (
// Equation(s):
// \u0|sys_clk_timer|Add0~29_sumout  = SUM(( \u0|sys_clk_timer|internal_counter [20] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~2  ))
// \u0|sys_clk_timer|Add0~30  = CARRY(( \u0|sys_clk_timer|internal_counter [20] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|internal_counter [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~29_sumout ),
	.cout(\u0|sys_clk_timer|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~29 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \u0|sys_clk_timer|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N0
cyclonev_lcell_comb \u0|sys_clk_timer|period_h_register[4]~feeder (
// Equation(s):
// \u0|sys_clk_timer|period_h_register[4]~feeder_combout  = ( \u0|cpu|cpu|A_st_data [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_h_register[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[4]~feeder .extended_lut = "off";
defparam \u0|sys_clk_timer|period_h_register[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|sys_clk_timer|period_h_register[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N1
dffeas \u0|sys_clk_timer|period_h_register[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_h_register[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_h_register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[4] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_h_register[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N2
dffeas \u0|sys_clk_timer|internal_counter[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~29_sumout ),
	.asdata(\u0|sys_clk_timer|period_h_register [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[20] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N3
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~21 (
// Equation(s):
// \u0|sys_clk_timer|Add0~21_sumout  = SUM(( \u0|sys_clk_timer|internal_counter [21] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~30  ))
// \u0|sys_clk_timer|Add0~22  = CARRY(( \u0|sys_clk_timer|internal_counter [21] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~30  ))

	.dataa(!\u0|sys_clk_timer|internal_counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~21_sumout ),
	.cout(\u0|sys_clk_timer|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~21 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~21 .lut_mask = 64'h0000000000005555;
defparam \u0|sys_clk_timer|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N3
cyclonev_lcell_comb \u0|sys_clk_timer|period_h_register[5]~feeder (
// Equation(s):
// \u0|sys_clk_timer|period_h_register[5]~feeder_combout  = ( \u0|cpu|cpu|A_st_data[5]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_h_register[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[5]~feeder .extended_lut = "off";
defparam \u0|sys_clk_timer|period_h_register[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|sys_clk_timer|period_h_register[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N4
dffeas \u0|sys_clk_timer|period_h_register[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_h_register[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_h_register[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[5]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_h_register[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N5
dffeas \u0|sys_clk_timer|internal_counter[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~21_sumout ),
	.asdata(\u0|sys_clk_timer|period_h_register[5]~DUPLICATE_q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[21] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N6
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~9 (
// Equation(s):
// \u0|sys_clk_timer|Add0~9_sumout  = SUM(( \u0|sys_clk_timer|internal_counter[22]~DUPLICATE_q  ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~22  ))
// \u0|sys_clk_timer|Add0~10  = CARRY(( \u0|sys_clk_timer|internal_counter[22]~DUPLICATE_q  ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|internal_counter[22]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~9_sumout ),
	.cout(\u0|sys_clk_timer|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~9 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \u0|sys_clk_timer|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N7
dffeas \u0|sys_clk_timer|internal_counter[22]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~9_sumout ),
	.asdata(\u0|sys_clk_timer|period_h_register [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[22]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N9
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~49 (
// Equation(s):
// \u0|sys_clk_timer|Add0~49_sumout  = SUM(( \u0|sys_clk_timer|internal_counter [23] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~10  ))
// \u0|sys_clk_timer|Add0~50  = CARRY(( \u0|sys_clk_timer|internal_counter [23] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|internal_counter [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~49_sumout ),
	.cout(\u0|sys_clk_timer|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~49 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~49 .lut_mask = 64'h0000000000000F0F;
defparam \u0|sys_clk_timer|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N42
cyclonev_lcell_comb \u0|sys_clk_timer|period_h_register[7]~feeder (
// Equation(s):
// \u0|sys_clk_timer|period_h_register[7]~feeder_combout  = ( \u0|cpu|cpu|A_st_data [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_h_register[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[7]~feeder .extended_lut = "off";
defparam \u0|sys_clk_timer|period_h_register[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|sys_clk_timer|period_h_register[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N43
dffeas \u0|sys_clk_timer|period_h_register[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_h_register[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_h_register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[7] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_h_register[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N11
dffeas \u0|sys_clk_timer|internal_counter[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~49_sumout ),
	.asdata(\u0|sys_clk_timer|period_h_register [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[23] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N12
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~45 (
// Equation(s):
// \u0|sys_clk_timer|Add0~45_sumout  = SUM(( \u0|sys_clk_timer|internal_counter [24] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~50  ))
// \u0|sys_clk_timer|Add0~46  = CARRY(( \u0|sys_clk_timer|internal_counter [24] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~50  ))

	.dataa(gnd),
	.datab(!\u0|sys_clk_timer|internal_counter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~45_sumout ),
	.cout(\u0|sys_clk_timer|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~45 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~45 .lut_mask = 64'h0000000000003333;
defparam \u0|sys_clk_timer|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N0
cyclonev_lcell_comb \u0|sys_clk_timer|period_h_register[8]~feeder (
// Equation(s):
// \u0|sys_clk_timer|period_h_register[8]~feeder_combout  = ( \u0|cpu|cpu|A_st_data [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_h_register[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[8]~feeder .extended_lut = "off";
defparam \u0|sys_clk_timer|period_h_register[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|sys_clk_timer|period_h_register[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N1
dffeas \u0|sys_clk_timer|period_h_register[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_h_register[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_h_register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[8] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_h_register[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N14
dffeas \u0|sys_clk_timer|internal_counter[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~45_sumout ),
	.asdata(\u0|sys_clk_timer|period_h_register [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[24] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N15
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~41 (
// Equation(s):
// \u0|sys_clk_timer|Add0~41_sumout  = SUM(( \u0|sys_clk_timer|internal_counter [25] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~46  ))
// \u0|sys_clk_timer|Add0~42  = CARRY(( \u0|sys_clk_timer|internal_counter [25] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|internal_counter [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~41_sumout ),
	.cout(\u0|sys_clk_timer|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~41 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~41 .lut_mask = 64'h0000000000000F0F;
defparam \u0|sys_clk_timer|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N42
cyclonev_lcell_comb \u0|sys_clk_timer|period_h_register[9]~feeder (
// Equation(s):
// \u0|sys_clk_timer|period_h_register[9]~feeder_combout  = ( \u0|cpu|cpu|A_st_data [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_h_register[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[9]~feeder .extended_lut = "off";
defparam \u0|sys_clk_timer|period_h_register[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|sys_clk_timer|period_h_register[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N43
dffeas \u0|sys_clk_timer|period_h_register[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_h_register[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_h_register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[9] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_h_register[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N16
dffeas \u0|sys_clk_timer|internal_counter[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~41_sumout ),
	.asdata(\u0|sys_clk_timer|period_h_register [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[25] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N18
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~37 (
// Equation(s):
// \u0|sys_clk_timer|Add0~37_sumout  = SUM(( \u0|sys_clk_timer|internal_counter [26] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~42  ))
// \u0|sys_clk_timer|Add0~38  = CARRY(( \u0|sys_clk_timer|internal_counter [26] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|internal_counter [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~37_sumout ),
	.cout(\u0|sys_clk_timer|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~37 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \u0|sys_clk_timer|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N0
cyclonev_lcell_comb \u0|sys_clk_timer|period_h_register[10]~feeder (
// Equation(s):
// \u0|sys_clk_timer|period_h_register[10]~feeder_combout  = ( \u0|cpu|cpu|A_st_data [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_h_register[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[10]~feeder .extended_lut = "off";
defparam \u0|sys_clk_timer|period_h_register[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|sys_clk_timer|period_h_register[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N1
dffeas \u0|sys_clk_timer|period_h_register[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_h_register[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_h_register[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[10]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_h_register[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N20
dffeas \u0|sys_clk_timer|internal_counter[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~37_sumout ),
	.asdata(\u0|sys_clk_timer|period_h_register[10]~DUPLICATE_q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[26] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N21
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~33 (
// Equation(s):
// \u0|sys_clk_timer|Add0~33_sumout  = SUM(( \u0|sys_clk_timer|internal_counter [27] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~38  ))
// \u0|sys_clk_timer|Add0~34  = CARRY(( \u0|sys_clk_timer|internal_counter [27] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|internal_counter [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~33_sumout ),
	.cout(\u0|sys_clk_timer|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~33 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \u0|sys_clk_timer|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N55
dffeas \u0|sys_clk_timer|period_h_register[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_st_data [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_h_register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[11] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_h_register[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N22
dffeas \u0|sys_clk_timer|internal_counter[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~33_sumout ),
	.asdata(\u0|sys_clk_timer|period_h_register [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[27] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N24
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~65 (
// Equation(s):
// \u0|sys_clk_timer|Add0~65_sumout  = SUM(( \u0|sys_clk_timer|internal_counter [28] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~34  ))
// \u0|sys_clk_timer|Add0~66  = CARRY(( \u0|sys_clk_timer|internal_counter [28] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|internal_counter [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~65_sumout ),
	.cout(\u0|sys_clk_timer|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~65 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~65 .lut_mask = 64'h0000000000000F0F;
defparam \u0|sys_clk_timer|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N6
cyclonev_lcell_comb \u0|sys_clk_timer|period_h_register[12]~feeder (
// Equation(s):
// \u0|sys_clk_timer|period_h_register[12]~feeder_combout  = ( \u0|cpu|cpu|A_st_data [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_h_register[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[12]~feeder .extended_lut = "off";
defparam \u0|sys_clk_timer|period_h_register[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|sys_clk_timer|period_h_register[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N7
dffeas \u0|sys_clk_timer|period_h_register[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_h_register[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_h_register[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[12]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_h_register[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N26
dffeas \u0|sys_clk_timer|internal_counter[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~65_sumout ),
	.asdata(\u0|sys_clk_timer|period_h_register[12]~DUPLICATE_q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[28] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N27
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~73 (
// Equation(s):
// \u0|sys_clk_timer|Add0~73_sumout  = SUM(( \u0|sys_clk_timer|internal_counter [29] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~66  ))
// \u0|sys_clk_timer|Add0~74  = CARRY(( \u0|sys_clk_timer|internal_counter [29] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~66  ))

	.dataa(!\u0|sys_clk_timer|internal_counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~73_sumout ),
	.cout(\u0|sys_clk_timer|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~73 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~73 .lut_mask = 64'h0000000000005555;
defparam \u0|sys_clk_timer|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N5
dffeas \u0|sys_clk_timer|period_h_register[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_st_data [13]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_h_register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[13] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_h_register[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N29
dffeas \u0|sys_clk_timer|internal_counter[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~73_sumout ),
	.asdata(\u0|sys_clk_timer|period_h_register [13]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[29] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N30
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~13 (
// Equation(s):
// \u0|sys_clk_timer|Add0~13_sumout  = SUM(( \u0|sys_clk_timer|internal_counter [30] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~74  ))
// \u0|sys_clk_timer|Add0~14  = CARRY(( \u0|sys_clk_timer|internal_counter [30] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|internal_counter [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~13_sumout ),
	.cout(\u0|sys_clk_timer|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~13 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \u0|sys_clk_timer|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N58
dffeas \u0|sys_clk_timer|period_h_register[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_st_data [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_h_register [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[14] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_h_register[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N31
dffeas \u0|sys_clk_timer|internal_counter[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~13_sumout ),
	.asdata(\u0|sys_clk_timer|period_h_register [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[30] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N33
cyclonev_lcell_comb \u0|sys_clk_timer|Add0~85 (
// Equation(s):
// \u0|sys_clk_timer|Add0~85_sumout  = SUM(( \u0|sys_clk_timer|internal_counter [31] ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~14  ))

	.dataa(!\u0|sys_clk_timer|internal_counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sys_clk_timer|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sys_clk_timer|Add0~85_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Add0~85 .extended_lut = "off";
defparam \u0|sys_clk_timer|Add0~85 .lut_mask = 64'h0000000000005555;
defparam \u0|sys_clk_timer|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N57
cyclonev_lcell_comb \u0|sys_clk_timer|period_h_register[15]~feeder (
// Equation(s):
// \u0|sys_clk_timer|period_h_register[15]~feeder_combout  = ( \u0|cpu|cpu|A_st_data [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_h_register[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[15]~feeder .extended_lut = "off";
defparam \u0|sys_clk_timer|period_h_register[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|sys_clk_timer|period_h_register[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N58
dffeas \u0|sys_clk_timer|period_h_register[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_h_register[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_h_register[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[15]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_h_register[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N34
dffeas \u0|sys_clk_timer|internal_counter[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~85_sumout ),
	.asdata(\u0|sys_clk_timer|period_h_register[15]~DUPLICATE_q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[31] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N39
cyclonev_lcell_comb \u0|sys_clk_timer|snap_strobe~0 (
// Equation(s):
// \u0|sys_clk_timer|snap_strobe~0_combout  = ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1] & ( \u0|sys_clk_timer|period_l_wr_strobe~0_combout  & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] & 
// (!\u0|cpu|cpu|A_mem_baddr [3] & (\u0|cpu|cpu|d_write~q  & \u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0]),
	.datab(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datac(!\u0|cpu|cpu|d_write~q ),
	.datad(!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.datae(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]),
	.dataf(!\u0|sys_clk_timer|period_l_wr_strobe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|snap_strobe~0 .extended_lut = "off";
defparam \u0|sys_clk_timer|snap_strobe~0 .lut_mask = 64'h0000000000080000;
defparam \u0|sys_clk_timer|snap_strobe~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N46
dffeas \u0|sys_clk_timer|counter_snapshot[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|internal_counter [31]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[31] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N18
cyclonev_lcell_comb \u0|sys_clk_timer|counter_snapshot[15]~8 (
// Equation(s):
// \u0|sys_clk_timer|counter_snapshot[15]~8_combout  = !\u0|sys_clk_timer|internal_counter [15]

	.dataa(gnd),
	.datab(!\u0|sys_clk_timer|internal_counter [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|counter_snapshot[15]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[15]~8 .extended_lut = "off";
defparam \u0|sys_clk_timer|counter_snapshot[15]~8 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \u0|sys_clk_timer|counter_snapshot[15]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N19
dffeas \u0|sys_clk_timer|counter_snapshot[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|counter_snapshot[15]~8_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[15] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N59
dffeas \u0|sys_clk_timer|period_h_register[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_h_register[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_h_register [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[15] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_h_register[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N48
cyclonev_lcell_comb \u0|sys_clk_timer|read_mux_out[15]~9 (
// Equation(s):
// \u0|sys_clk_timer|read_mux_out[15]~9_combout  = ( !\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( ((\u0|cpu|cpu|A_mem_baddr [3] & ((!\u0|cpu|cpu|A_mem_baddr [2] & (!\u0|sys_clk_timer|period_l_register [15])) # (\u0|cpu|cpu|A_mem_baddr [2] & 
// ((\u0|sys_clk_timer|period_h_register [15])))))) ) ) # ( \u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( (!\u0|cpu|cpu|A_mem_baddr [3] & (((!\u0|cpu|cpu|A_mem_baddr [2] & ((\u0|sys_clk_timer|counter_snapshot [15]))) # (\u0|cpu|cpu|A_mem_baddr [2] & 
// (\u0|sys_clk_timer|counter_snapshot [31]))))) ) )

	.dataa(!\u0|sys_clk_timer|counter_snapshot [31]),
	.datab(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datac(!\u0|sys_clk_timer|counter_snapshot [15]),
	.datad(!\u0|sys_clk_timer|period_h_register [15]),
	.datae(!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datag(!\u0|sys_clk_timer|period_l_register [15]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|read_mux_out[15]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|read_mux_out[15]~9 .extended_lut = "on";
defparam \u0|sys_clk_timer|read_mux_out[15]~9 .lut_mask = 64'h30300C0C00334444;
defparam \u0|sys_clk_timer|read_mux_out[15]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N50
dffeas \u0|sys_clk_timer|readdata[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|read_mux_out[15]~9_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|readdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|readdata[15] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|readdata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N38
dffeas \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|readdata [15]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~28 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~28_combout  = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [15] & ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] ) ) # ( 
// !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [15] & ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [15] & 
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) ) # ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [15] & ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( 
// (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [15] & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [15] 
// & ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [15] & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg 
// [0]) ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datae(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [15]),
	.dataf(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~28 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~28 .lut_mask = 64'h003300330033FFFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~29 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~29_combout  = ( \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( (((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [15] & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )) # 
// (\u0|mm_interconnect_0|rsp_mux|src_payload~28_combout )) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( 
// ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [15] & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )) # (\u0|mm_interconnect_0|rsp_mux|src_payload~28_combout ) ) )

	.dataa(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [15]),
	.datab(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15]),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_payload~28_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~29 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~29 .lut_mask = 64'h0F5F0F5F3F7F3F7F;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N20
dffeas \u0|cpu|cpu|d_readdata_d1[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~29_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N54
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[15]~24 (
	.dataa(!\u0|cpu|cpu|d_readdata_d1 [31]),
	.datab(!\u0|cpu|cpu|A_slow_inst_result[11]~1_combout ),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_payload~29_combout ),
	.datad(!\u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout ),
	.datae(!\u0|cpu|cpu|A_slow_inst_result[11]~0_combout ),
	.dataf(!\u0|cpu|cpu|d_readdata_d1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[15]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[15]~24 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[15]~24 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[15]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N55
dffeas \u0|cpu|cpu|A_slow_inst_result[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[15]~24_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N38
dffeas \u0|cpu|cpu|A_mul_cell_p1[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [15]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p1[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N37
dffeas \u0|cpu|cpu|M_pc_plus_one[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add7~53_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pc_plus_one [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pc_plus_one[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pc_plus_one[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N54
cyclonev_lcell_comb \u0|cpu|cpu|A_inst_result[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_pc_plus_one [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_inst_result[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[15]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|A_inst_result[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|A_inst_result[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N55
dffeas \u0|cpu|cpu|A_inst_result[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_inst_result[15]~feeder_combout ),
	.asdata(\u0|cpu|cpu|M_alu_result [15]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|A_inst_result[7]~0_combout ),
	.sload(!\u0|cpu|cpu|M_exc_any~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N36
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[15]~26 (
	.dataa(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datab(!\u0|cpu|cpu|A_shift_rot_result [15]),
	.datac(!\u0|cpu|cpu|A_slow_inst_result [15]),
	.datad(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.datae(!\u0|cpu|cpu|A_mul_cell_p1 [15]),
	.dataf(!\u0|cpu|cpu|A_inst_result [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[15]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[15]~26 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[15]~26 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[15]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N24
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[11]~13 (
	.dataa(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.datab(!\u0|cpu|cpu|M_alu_result[11]~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datad(!\u0|cpu|cpu|W_wr_data [11]),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[11]~22_combout ),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[11]~13 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[11]~13 .lut_mask = 64'h02520757A2F2A7F7;
defparam \u0|cpu|cpu|D_src1_reg[11]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N25
dffeas \u0|cpu|cpu|E_src1[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[11]~13_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N26
dffeas \u0|cpu|cpu|M_pc_plus_one[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add7~37_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pc_plus_one [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pc_plus_one[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pc_plus_one[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N21
cyclonev_lcell_comb \u0|cpu|cpu|M_target_pcb[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src1 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_target_pcb[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_target_pcb[11]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_target_pcb[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_target_pcb[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N22
dffeas \u0|cpu|cpu|M_target_pcb[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_target_pcb[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_target_pcb [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_target_pcb[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_target_pcb[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N42
cyclonev_lcell_comb \u0|cpu|cpu|A_pipe_flush_waddr_nxt~10 (
	.dataa(!\u0|cpu|cpu|M_exc_any~combout ),
	.datab(!\u0|cpu|cpu|M_ctrl_jmp_indirect~q ),
	.datac(!\u0|cpu|cpu|M_exc_break~0_combout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|M_pc_plus_one [9]),
	.dataf(!\u0|cpu|cpu|M_target_pcb [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~10 .extended_lut = "off";
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~10 .lut_mask = 64'h0F0F8F8F2F2FAFAF;
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N43
dffeas \u0|cpu|cpu|A_pipe_flush_waddr[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~10_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_pipe_flush_waddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_pipe_flush_waddr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N30
cyclonev_lcell_comb \u0|cpu|cpu|F_pc_nxt[9]~2 (
	.dataa(!\u0|cpu|cpu|D_iw [15]),
	.datab(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0_combout ),
	.datac(!\u0|cpu|cpu|D_br_taken_waddr_partial [9]),
	.datad(!\u0|cpu|cpu|D_pc [9]),
	.datae(!\u0|cpu|cpu|Add3~41_sumout ),
	.dataf(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_pc_nxt[9]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_nxt[9]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|F_pc_nxt[9]~2 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \u0|cpu|cpu|F_pc_nxt[9]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N48
cyclonev_lcell_comb \u0|cpu|cpu|F_pc_nxt[9]~3 (
	.dataa(!\u0|cpu|cpu|M_pipe_flush_waddr [9]),
	.datab(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4_combout ),
	.datac(!\u0|cpu|cpu|E_src1 [11]),
	.datad(!\u0|cpu|cpu|A_pipe_flush_waddr [9]),
	.datae(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3_combout ),
	.dataf(!\u0|cpu|cpu|F_pc_nxt[9]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_pc_nxt[9]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_nxt[9]~3 .extended_lut = "off";
defparam \u0|cpu|cpu|F_pc_nxt[9]~3 .lut_mask = 64'h00CC474733FF4747;
defparam \u0|cpu|cpu|F_pc_nxt[9]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N49
dffeas \u0|cpu|cpu|F_pc[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_pc_nxt[9]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N29
dffeas \u0|cpu|cpu|D_pc[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_pc [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N14
dffeas \u0|cpu|cpu|ic_fill_tag[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_pc [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|D_ic_fill_starting~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_tag [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_tag[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_tag[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N34
dffeas \u0|cpu|cpu|A_mem_baddr[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_mem_baddr [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mem_baddr[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_baddr[11]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mem_baddr[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[47] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [47] = ( \u0|cpu|cpu|A_mem_baddr[11]~DUPLICATE_q  & ( ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u0|cpu|cpu|ic_fill_tag [0])) # (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ) ) ) # ( 
// !\u0|cpu|cpu|A_mem_baddr[11]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u0|cpu|cpu|ic_fill_tag [0]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|ic_fill_tag [0]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_mem_baddr[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [47]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[47] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[47] .lut_mask = 64'h0055005533773377;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[47] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[33] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [33] = ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] ) # ( !\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ( (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_mem_byte_en 
// [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datad(!\u0|cpu|cpu|A_mem_byte_en [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [33]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[33] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[33] .lut_mask = 64'h000F000FFFFFFFFF;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[33] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~21_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N48
cyclonev_lcell_comb \u0|jtag_uart|woverflow~0 (
// Equation(s):
// \u0|jtag_uart|woverflow~0_combout  = ( \u0|cpu|cpu|A_mem_baddr [2] & ( \u0|jtag_uart|woverflow~q  ) ) # ( !\u0|cpu|cpu|A_mem_baddr [2] & ( (!\u0|jtag_uart|av_waitrequest~0_combout  & (((\u0|jtag_uart|woverflow~q )))) # 
// (\u0|jtag_uart|av_waitrequest~0_combout  & ((!\u0|cpu|cpu|d_write~q  & ((\u0|jtag_uart|woverflow~q ))) # (\u0|cpu|cpu|d_write~q  & (\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q )))) ) )

	.dataa(!\u0|jtag_uart|av_waitrequest~0_combout ),
	.datab(!\u0|cpu|cpu|d_write~q ),
	.datac(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(!\u0|jtag_uart|woverflow~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|woverflow~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|woverflow~0 .extended_lut = "off";
defparam \u0|jtag_uart|woverflow~0 .lut_mask = 64'h01EF01EF00FF00FF;
defparam \u0|jtag_uart|woverflow~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N49
dffeas \u0|jtag_uart|woverflow (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|woverflow~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|woverflow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|woverflow .is_wysiwyg = "true";
defparam \u0|jtag_uart|woverflow .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N44
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|jtag_uart|woverflow~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N40
dffeas \u0|sys_clk_timer|counter_snapshot[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|internal_counter [30]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[30] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N36
cyclonev_lcell_comb \u0|sys_clk_timer|counter_snapshot[14]~7 (
// Equation(s):
// \u0|sys_clk_timer|counter_snapshot[14]~7_combout  = ( !\u0|sys_clk_timer|internal_counter [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|internal_counter [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|counter_snapshot[14]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[14]~7 .extended_lut = "off";
defparam \u0|sys_clk_timer|counter_snapshot[14]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|sys_clk_timer|counter_snapshot[14]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N37
dffeas \u0|sys_clk_timer|counter_snapshot[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|counter_snapshot[14]~7_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[14] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N3
cyclonev_lcell_comb \u0|sys_clk_timer|read_mux_out[14]~17 (
// Equation(s):
// \u0|sys_clk_timer|read_mux_out[14]~17_combout  = ( !\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( (\u0|cpu|cpu|A_mem_baddr [3] & (((!\u0|cpu|cpu|A_mem_baddr [2] & (!\u0|sys_clk_timer|period_l_register [14])) # (\u0|cpu|cpu|A_mem_baddr [2] & 
// ((\u0|sys_clk_timer|period_h_register [14])))))) ) ) # ( \u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( (!\u0|cpu|cpu|A_mem_baddr [3] & (((!\u0|cpu|cpu|A_mem_baddr [2] & ((\u0|sys_clk_timer|counter_snapshot [14]))) # (\u0|cpu|cpu|A_mem_baddr [2] & 
// (\u0|sys_clk_timer|counter_snapshot [30]))))) ) )

	.dataa(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datab(!\u0|sys_clk_timer|counter_snapshot [30]),
	.datac(!\u0|sys_clk_timer|counter_snapshot [14]),
	.datad(!\u0|sys_clk_timer|period_h_register [14]),
	.datae(!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datag(!\u0|sys_clk_timer|period_l_register [14]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|read_mux_out[14]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|read_mux_out[14]~17 .extended_lut = "on";
defparam \u0|sys_clk_timer|read_mux_out[14]~17 .lut_mask = 64'h50500A0A00552222;
defparam \u0|sys_clk_timer|read_mux_out[14]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N4
dffeas \u0|sys_clk_timer|readdata[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|read_mux_out[14]~17_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|readdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|readdata[14] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|readdata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N47
dffeas \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|readdata [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~22 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout  = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [14] & ( !\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( 
// (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre 
// [14]))) ) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [14] & ( !\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [14]) ) ) )

	.dataa(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [14]),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~22 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~22 .lut_mask = 64'hFAFAC8C800000000;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~23 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout  = ( \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout  & ( (!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14] & 
// ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & (((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14] & 
// \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [14]))) ) ) # ( !\u0|mm_interconnect_0|rsp_mux|src_payload~22_combout  )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14]),
	.datac(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [14]),
	.datad(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~23 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~23 .lut_mask = 64'hFFFFFFFF05370537;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N50
dffeas \u0|cpu|cpu|d_readdata_d1[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~23_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N36
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[14]~21 (
	.dataa(!\u0|cpu|cpu|d_readdata_d1 [14]),
	.datab(!\u0|mm_interconnect_0|rsp_mux|src_payload~23_combout ),
	.datac(!\u0|cpu|cpu|A_slow_inst_result[11]~0_combout ),
	.datad(!\u0|cpu|cpu|A_slow_inst_result[11]~1_combout ),
	.datae(!\u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout ),
	.dataf(!\u0|cpu|cpu|d_readdata_d1 [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[14]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[14]~21 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[14]~21 .lut_mask = 64'h30503F50305F3F5F;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[14]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N37
dffeas \u0|cpu|cpu|A_slow_inst_result[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[14]~21_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N18
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[6]~21 (
	.dataa(!\u0|cpu|cpu|M_rot_prestep2 [6]),
	.datab(!\u0|cpu|cpu|M_rot_prestep2 [30]),
	.datac(!\u0|cpu|cpu|M_rot_prestep2 [14]),
	.datad(!\u0|cpu|cpu|M_rot_rn[3]~DUPLICATE_q ),
	.datae(!\u0|cpu|cpu|M_rot_rn [4]),
	.dataf(!\u0|cpu|cpu|M_rot_prestep2 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[6]~21 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[6]~21 .lut_mask = 64'h0F5533000F5533FF;
defparam \u0|cpu|cpu|M_rot[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N33
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~21 (
	.dataa(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datab(!\u0|cpu|cpu|M_rot_mask [6]),
	.datac(!\u0|cpu|cpu|M_rot_sel_fill1~q ),
	.datad(!\u0|cpu|cpu|M_rot[6]~21_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot_pass1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~21 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~21 .lut_mask = 64'h15D515D500FF00FF;
defparam \u0|cpu|cpu|A_shift_rot_result~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N34
dffeas \u0|cpu|cpu|A_shift_rot_result[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~21_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N8
dffeas \u0|cpu|cpu|A_mul_cell_p1[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p1[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N48
cyclonev_lcell_comb \u0|cpu|cpu|A_inst_result[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_pc_plus_one [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_inst_result[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[14]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|A_inst_result[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|A_inst_result[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N50
dffeas \u0|cpu|cpu|A_inst_result[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_inst_result[14]~feeder_combout ),
	.asdata(\u0|cpu|cpu|M_alu_result [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|A_inst_result[7]~0_combout ),
	.sload(!\u0|cpu|cpu|M_exc_any~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N6
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[14]~23 (
	.dataa(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.datab(!\u0|cpu|cpu|A_slow_inst_result [14]),
	.datac(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datad(!\u0|cpu|cpu|A_shift_rot_result [14]),
	.datae(!\u0|cpu|cpu|A_mul_cell_p1 [14]),
	.dataf(!\u0|cpu|cpu|A_inst_result [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[14]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[14]~23 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[14]~23 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[14]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y16_N6
cyclonev_lcell_comb \u0|cpu|cpu|W_wr_data[22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_wr_data_unfiltered[22]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|W_wr_data[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[22]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|W_wr_data[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|W_wr_data[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y16_N7
dffeas \u0|cpu|cpu|W_wr_data[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|W_wr_data[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N29
dffeas \u0|cpu|cpu|M_alu_result[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_alu_result [22]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N42
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[22]~29 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datab(!\u0|cpu|cpu|W_wr_data [22]),
	.datac(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.datad(!\u0|cpu|cpu|A_wr_data_unfiltered[22]~12_combout ),
	.datae(!\u0|cpu|cpu|M_alu_result [22]),
	.dataf(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[22]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[22]~29 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[22]~29 .lut_mask = 64'h0000000030353A3F;
defparam \u0|cpu|cpu|D_src2_reg[22]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N0
cyclonev_lcell_comb \u0|cpu|cpu|E_logic_result[22]~2 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_src1 [22]),
	.datac(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datad(!\u0|cpu|cpu|E_src2[22]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[22]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[22]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|E_logic_result[22]~2 .lut_mask = 64'hC003C00333FC33FC;
defparam \u0|cpu|cpu|E_logic_result[22]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N39
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[22]~29 (
	.dataa(!\u0|cpu|cpu|D_ctrl_hi_imm16~q ),
	.datab(!\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~q ),
	.datac(!\u0|cpu|cpu|D_iw [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[22]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[22]~29 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[22]~29 .lut_mask = 64'h070707078F8F8F8F;
defparam \u0|cpu|cpu|D_src2[22]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N24
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[22]~30 (
	.dataa(!\u0|cpu|cpu|Add9~85_sumout ),
	.datab(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datac(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datad(!\u0|cpu|cpu|E_logic_result[22]~2_combout ),
	.datae(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.dataf(!\u0|cpu|cpu|D_src2[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[22]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[22]~30 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[22]~30 .lut_mask = 64'h111F0000111FFFFF;
defparam \u0|cpu|cpu|D_src2[22]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N36
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[22]~4 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datad(!\u0|cpu|cpu|D_src2_reg[22]~29_combout ),
	.datae(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.dataf(!\u0|cpu|cpu|D_src2[22]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[22]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[22]~4 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[22]~4 .lut_mask = 64'h02CE00008ACEFFFF;
defparam \u0|cpu|cpu|D_src2[22]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y18_N51
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[22]~SCLR_LUT (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|D_src2[22]~4_combout ),
	.dataf(!\u0|cpu|cpu|E_src2[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[22]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[22]~SCLR_LUT .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[22]~SCLR_LUT .lut_mask = 64'h0000FFFF00000000;
defparam \u0|cpu|cpu|E_src2[22]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y18_N53
dffeas \u0|cpu|cpu|E_src2[22]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_src2[22]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2[22]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[22]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[22]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N9
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[22] (
	.dataa(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datab(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|Add9~85_sumout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_logic_result[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[22] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[22] .lut_mask = 64'h0033003355775577;
defparam \u0|cpu|cpu|E_alu_result[22] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N3
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[22]~75 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datac(!\u0|cpu|cpu|E_alu_result [22]),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_src2_reg[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[22]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[22]~75 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[22]~75 .lut_mask = 64'h082A082ACCEECCEE;
defparam \u0|cpu|cpu|D_src2_reg[22]~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N5
dffeas \u0|cpu|cpu|E_src2_reg[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[22]~75_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N13
dffeas \u0|cpu|cpu|M_st_data[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_st_data[22]~feeder_combout ),
	.asdata(\u0|cpu|cpu|E_src2_reg [22]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N49
dffeas \u0|cpu|cpu|A_st_data[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [22]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~10 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~10_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_st_data [22])

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_st_data [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~10 .lut_mask = 64'h0033003300330033;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~10_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[22] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [22] = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22] & ( ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u0|onchip_mem|the_altsyncram|auto_generated|q_a [22])) # 
// (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22] & ( (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_mem|the_altsyncram|auto_generated|q_a [22]) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(gnd),
	.datad(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [22]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[22] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[22] .lut_mask = 64'h0055005533773377;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[22] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N19
dffeas \u0|cpu|cpu|i_readdata_d1[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [22]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[23] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [23] = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23] & ( ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u0|onchip_mem|the_altsyncram|auto_generated|q_a [23])) # 
// (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23] & ( (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_mem|the_altsyncram|auto_generated|q_a [23]) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[23] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[23] .lut_mask = 64'h0303030357575757;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[23] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N7
dffeas \u0|cpu|cpu|i_readdata_d1[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [23]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N9
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[24]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[24]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[24]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N10
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[24]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N19
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [24]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[24] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [24] = ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [24] & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )) # 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [24] & 
// \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) ) )

	.dataa(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [24]),
	.datab(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[24] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[24] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[24] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N40
dffeas \u0|cpu|cpu|i_readdata_d1[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [24]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N32
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [25]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[25] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [25] = ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u0|onchip_mem|the_altsyncram|auto_generated|q_a [25])) # 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_mem|the_altsyncram|auto_generated|q_a [25]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25]),
	.datad(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[25] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[25] .lut_mask = 64'h003300330F3F0F3F;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[25] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N34
dffeas \u0|cpu|cpu|i_readdata_d1[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [25]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N33
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[26]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[26]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[26]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N34
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[26]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N5
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [26]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[26] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [26] = ( \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [26]) # 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26]) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( 
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26] ) ) ) # ( \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( 
// \u0|onchip_mem|the_altsyncram|auto_generated|q_a [26] ) ) )

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26]),
	.datab(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[26] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[26] .lut_mask = 64'h0000333355557777;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[26] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N1
dffeas \u0|cpu|cpu|i_readdata_d1[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [26]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N48
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[27]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[27]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[27]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N50
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[27]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27]~feeder_combout  = ( \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N43
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[27] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [27] = ( \u0|onchip_mem|the_altsyncram|auto_generated|q_a [27] & ( ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27])) # 
// (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) ) ) # ( !\u0|onchip_mem|the_altsyncram|auto_generated|q_a [27] & ( (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27]) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[27] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[27] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[27] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N31
dffeas \u0|cpu|cpu|i_readdata_d1[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [27]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[28] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [28] = ( \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28] & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # 
// (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [28]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28] & 
// \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28]),
	.datab(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [28]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[28] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[28] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[28] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N22
dffeas \u0|cpu|cpu|i_readdata_d1[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [28]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~27 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~27_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_st_data [29])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_st_data [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~27 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~27 .lut_mask = 64'h0055005500550055;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~27_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[29] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [29] = ( \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29] & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # 
// (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [29]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29] & 
// \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29]),
	.datab(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [29]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[29] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[29] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[29] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N58
dffeas \u0|cpu|cpu|i_readdata_d1[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [29]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[30] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [30] = ( \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30] & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # 
// (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [30]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30] & 
// \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) )

	.dataa(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [30]),
	.datab(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[30] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[30] .lut_mask = 64'h0303030357575757;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[30] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N46
dffeas \u0|cpu|cpu|i_readdata_d1[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [30]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~30 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~30_combout  = ( \u0|cpu|cpu|A_st_data [31] & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_st_data [31]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~30 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~30 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~30_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[31] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [31] = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31] & ( ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u0|onchip_mem|the_altsyncram|auto_generated|q_a [31])) # 
// (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31] & ( (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_mem|the_altsyncram|auto_generated|q_a [31]) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[31] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[31] .lut_mask = 64'h0303030357575757;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[31] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N10
dffeas \u0|cpu|cpu|i_readdata_d1[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [31]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u0|cpu|cpu|i_readdatavalid_d1~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\u0|cpu|cpu|i_readdatavalid_d1~q ),
	.ena1(!\u0|cpu|cpu|F_stall~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|cpu|cpu|i_readdata_d1 [31],\u0|cpu|cpu|i_readdata_d1 [30],\u0|cpu|cpu|i_readdata_d1 [29],\u0|cpu|cpu|i_readdata_d1 [28],\u0|cpu|cpu|i_readdata_d1 [27],\u0|cpu|cpu|i_readdata_d1 [26],\u0|cpu|cpu|i_readdata_d1 [25],\u0|cpu|cpu|i_readdata_d1 [24],\u0|cpu|cpu|i_readdata_d1 [23],
\u0|cpu|cpu|i_readdata_d1 [22],\u0|cpu|cpu|i_readdata_d1 [14],\u0|cpu|cpu|i_readdata_d1 [13],\u0|cpu|cpu|i_readdata_d1 [12],\u0|cpu|cpu|i_readdata_d1 [11],\u0|cpu|cpu|i_readdata_d1 [5],\u0|cpu|cpu|i_readdata_d1 [4],\u0|cpu|cpu|i_readdata_d1 [3],\u0|cpu|cpu|i_readdata_d1 [2],
\u0|cpu|cpu|i_readdata_d1 [1],\u0|cpu|cpu|i_readdata_d1 [0]}),
	.portaaddr({\u0|cpu|cpu|ic_fill_line [5],\u0|cpu|cpu|ic_fill_line [4],\u0|cpu|cpu|ic_fill_line [3],\u0|cpu|cpu|ic_fill_line [2],\u0|cpu|cpu|ic_fill_line [1],\u0|cpu|cpu|ic_fill_line [0],\u0|cpu|cpu|ic_fill_dp_offset [2],\u0|cpu|cpu|ic_fill_dp_offset [1],\u0|cpu|cpu|ic_fill_dp_offset [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr({\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~11_combout ,\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout ,\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout ,\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout ,\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout ,
\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout ,\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~9_combout ,\u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~7_combout ,\u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "cpu:u0|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_ekj1:auto_generated|ALTSYNCRAM";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 511;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X28_Y15_N5
dffeas \u0|cpu|cpu|D_iw[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [30]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N3
cyclonev_lcell_comb \u0|cpu|cpu|rf_a_rd_port_addr[3]~3 (
	.dataa(!\u0|cpu|cpu|D_iw [30]),
	.datab(!\u0|cpu|cpu|F_stall~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|rf_a_rd_port_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|rf_a_rd_port_addr[3]~3 .extended_lut = "off";
defparam \u0|cpu|cpu|rf_a_rd_port_addr[3]~3 .lut_mask = 64'h11111111DDDDDDDD;
defparam \u0|cpu|cpu|rf_a_rd_port_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y13_N50
dffeas \u0|cpu|cpu|E_logic_op[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_logic_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_op[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_logic_op[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N42
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result~3 (
	.dataa(!\u0|cpu|cpu|E_logic_op [0]),
	.datab(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datac(!\u0|cpu|cpu|E_logic_op [1]),
	.datad(!\u0|cpu|cpu|E_src1 [3]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result~3 .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result~3 .lut_mask = 64'h2003200303120312;
defparam \u0|cpu|cpu|E_alu_result~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N3
cyclonev_lcell_comb \u0|cpu|cpu|Add3~5 (
	.dataa(!\u0|cpu|cpu|F_pc[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add3~5_sumout ),
	.cout(\u0|cpu|cpu|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add3~5 .extended_lut = "off";
defparam \u0|cpu|cpu|Add3~5 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|cpu|cpu|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N0
cyclonev_lcell_comb \u0|cpu|cpu|Add0~1 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|Add3~1_sumout ),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add0~1_sumout ),
	.cout(\u0|cpu|cpu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add0~1 .extended_lut = "off";
defparam \u0|cpu|cpu|Add0~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u0|cpu|cpu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N3
cyclonev_lcell_comb \u0|cpu|cpu|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|Add3~5_sumout ),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add0~5_sumout ),
	.cout(\u0|cpu|cpu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add0~5 .extended_lut = "off";
defparam \u0|cpu|cpu|Add0~5 .lut_mask = 64'h0000FF0000000F0F;
defparam \u0|cpu|cpu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N4
dffeas \u0|cpu|cpu|D_br_taken_waddr_partial[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_br_taken_waddr_partial [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_br_taken_waddr_partial[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_br_taken_waddr_partial[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N15
cyclonev_lcell_comb \u0|cpu|cpu|E_extra_pc[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_br_taken_waddr_partial [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_extra_pc[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_extra_pc[1]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_extra_pc[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|E_extra_pc[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N20
dffeas \u0|cpu|cpu|D_pc_plus_one[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|Add3~5_sumout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc_plus_one [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc_plus_one[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc_plus_one[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N16
dffeas \u0|cpu|cpu|E_extra_pc[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_extra_pc[1]~feeder_combout ),
	.asdata(\u0|cpu|cpu|D_pc_plus_one [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|D_br_pred_not_taken~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_extra_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_extra_pc[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_extra_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N24
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[3] (
	.dataa(!\u0|cpu|cpu|E_ctrl_retaddr~q ),
	.datab(!\u0|cpu|cpu|E_alu_result~3_combout ),
	.datac(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datad(!\u0|cpu|cpu|E_extra_pc [1]),
	.datae(!\u0|cpu|cpu|Add9~53_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[3] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[3] .lut_mask = 64'h33773F7F33773F7F;
defparam \u0|cpu|cpu|E_alu_result[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y13_N41
dffeas \u0|cpu|cpu|M_alu_result[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_alu_result [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N31
dffeas \u0|cpu|cpu|W_wr_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[3]~5_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N18
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[3]~30 (
	.dataa(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]),
	.datac(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.datad(!\u0|cpu|cpu|M_alu_result [3]),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[3]~5_combout ),
	.dataf(!\u0|cpu|cpu|W_wr_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[3]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[3]~30 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[3]~30 .lut_mask = 64'h207025752A7A2F7F;
defparam \u0|cpu|cpu|D_src1_reg[3]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y13_N19
dffeas \u0|cpu|cpu|E_src1[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[3]~30_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N12
cyclonev_lcell_comb \u0|cpu|cpu|Add9~53 (
	.dataa(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_src2 [3]),
	.datad(!\u0|cpu|cpu|E_src1 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~53_sumout ),
	.cout(\u0|cpu|cpu|Add9~54 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~53 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~53 .lut_mask = 64'h0000A5A5000000FF;
defparam \u0|cpu|cpu|Add9~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N15
cyclonev_lcell_comb \u0|cpu|cpu|Add9~1 (
	.dataa(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_src1 [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2 [4]),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~1_sumout ),
	.cout(\u0|cpu|cpu|Add9~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~1 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~1 .lut_mask = 64'h0000AA5500000F0F;
defparam \u0|cpu|cpu|Add9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N17
dffeas \u0|cpu|cpu|M_mem_baddr[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add9~1_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_mem_baddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_mem_baddr[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_mem_baddr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N36
cyclonev_lcell_comb \u0|cpu|cpu|A_mem_baddr[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_mem_baddr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_mem_baddr[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_baddr[4]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|A_mem_baddr[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|A_mem_baddr[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N37
dffeas \u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_mem_baddr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N30
cyclonev_lcell_comb \u0|cpu|cpu|ic_fill_ap_offset_nxt[2]~1 (
	.dataa(!\u0|cpu|cpu|ic_fill_ap_offset [0]),
	.datab(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout ),
	.datac(!\u0|cpu|cpu|ic_fill_ap_offset [1]),
	.datad(!\u0|cpu|cpu|ic_fill_ap_offset [2]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_pc[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_fill_ap_offset_nxt[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_ap_offset_nxt[2]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_fill_ap_offset_nxt[2]~1 .lut_mask = 64'h01320132CDFECDFE;
defparam \u0|cpu|cpu|ic_fill_ap_offset_nxt[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N31
dffeas \u0|cpu|cpu|ic_fill_ap_offset[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_fill_ap_offset_nxt[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|ic_fill_ap_offset[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_ap_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_ap_offset[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_ap_offset[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[40] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [40] = ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ( ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q )) # (\u0|cpu|cpu|ic_fill_ap_offset [2]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ( (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.datad(!\u0|cpu|cpu|ic_fill_ap_offset [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [40]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[40] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[40] .lut_mask = 64'h0505050505FF05FF;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[40] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~29_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~34 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~34_combout  = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27] & ( (((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & \u0|onchip_mem|the_altsyncram|auto_generated|q_a [27])) 
// # (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout )) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27] & ( 
// ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & \u0|onchip_mem|the_altsyncram|auto_generated|q_a [27])) # (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [27]),
	.datad(!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~34 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~34 .lut_mask = 64'h05FF05FF37FF37FF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N47
dffeas \u0|cpu|cpu|d_readdata_d1[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~34_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N18
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[27]~29 (
	.dataa(!\u0|cpu|cpu|A_ctrl_ld32~q ),
	.datab(!\u0|cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_payload~34_combout ),
	.datad(!\u0|cpu|cpu|d_readdata_d1 [27]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[27]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[27]~29 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[27]~29 .lut_mask = 64'h058D058D27AF27AF;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[27]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N19
dffeas \u0|cpu|cpu|A_slow_inst_result[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[27]~29_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N42
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[3]~29 (
	.dataa(!\u0|cpu|cpu|M_rot_rn[3]~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|M_rot_prestep2 [27]),
	.datac(!\u0|cpu|cpu|M_rot_prestep2 [3]),
	.datad(!\u0|cpu|cpu|M_rot_prestep2 [19]),
	.datae(!\u0|cpu|cpu|M_rot_rn [4]),
	.dataf(!\u0|cpu|cpu|M_rot_prestep2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[3]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[3]~29 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[3]~29 .lut_mask = 64'h227705052277AFAF;
defparam \u0|cpu|cpu|M_rot[3]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N12
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~29 (
	.dataa(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datab(!\u0|cpu|cpu|M_rot_mask [3]),
	.datac(!\u0|cpu|cpu|M_rot_sel_fill3~q ),
	.datad(!\u0|cpu|cpu|M_rot[3]~29_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot_pass3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~29 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~29 .lut_mask = 64'h15D515D500FF00FF;
defparam \u0|cpu|cpu|A_shift_rot_result~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N13
dffeas \u0|cpu|cpu|A_shift_rot_result[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~29_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N2
dffeas \u0|cpu|cpu|A_inst_result[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_alu_result [27]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|A_inst_result[31]~1_combout ),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y14_N0
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[27]~31 (
	.dataa(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.datab(!\u0|cpu|cpu|A_slow_inst_result [27]),
	.datac(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datad(!\u0|cpu|cpu|A_shift_rot_result [27]),
	.datae(!\u0|cpu|cpu|A_inst_result [27]),
	.dataf(!\u0|cpu|cpu|Add12~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[27]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[27]~31 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[27]~31 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[27]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y14_N54
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[27]~92 (
	.dataa(!\u0|cpu|cpu|A_wr_data_unfiltered[27]~31_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[27]~64_combout ),
	.datac(!\u0|cpu|cpu|D_src2_reg[31]~57_combout ),
	.datad(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datae(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.dataf(!\u0|cpu|cpu|D_src2_reg[27]~63_combout ),
	.datag(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[27]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[27]~92 .extended_lut = "on";
defparam \u0|cpu|cpu|D_src2_reg[27]~92 .lut_mask = 64'h000F3700FFFFFFFF;
defparam \u0|cpu|cpu|D_src2_reg[27]~92 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y14_N55
dffeas \u0|cpu|cpu|E_src2_reg[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[27]~92_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N48
cyclonev_lcell_comb \u0|cpu|cpu|E_st_data[27]~6 (
	.dataa(!\u0|cpu|cpu|E_src2_reg [11]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_ctrl_mem16~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2_reg [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_st_data[27]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_st_data[27]~6 .extended_lut = "off";
defparam \u0|cpu|cpu|E_st_data[27]~6 .lut_mask = 64'h05050505F5F5F5F5;
defparam \u0|cpu|cpu|E_st_data[27]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N49
dffeas \u0|cpu|cpu|M_st_data[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_st_data[27]~6_combout ),
	.asdata(\u0|cpu|cpu|E_src2_reg [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_ctrl_mem8~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N32
dffeas \u0|cpu|cpu|A_st_data[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [27]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~17 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout  = ( \u0|cpu|cpu|A_st_data [27] & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~17 .lut_mask = 64'h0000000033333333;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N14
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N15
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~16 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [27]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~16 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~16 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N49
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout ),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~18 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout  = ( \u0|cpu|cpu|A_st_data [25] & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~18 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~18 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y7_N20
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y7_N39
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~17 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~17 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~17 .lut_mask = 64'h05050505AFAFAFAF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y7_N28
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout ),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N9
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~14 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~14 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~14 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N52
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[29]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29]~feeder_combout  = ( \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N16
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~32 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~32_combout  = (!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29] & (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [29] & ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) 
// # (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29] & (((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [29] & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )) # 
// (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29]),
	.datab(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [29]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~32 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~32 .lut_mask = 64'h0537053705370537;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N56
dffeas \u0|cpu|cpu|d_readdata_d1[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~32_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N48
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[13]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[13]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N49
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[13]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13]~feeder_combout  = ( \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N40
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0 (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout  = !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N28
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N52
dffeas \u0|sys_clk_timer|counter_snapshot[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|internal_counter [29]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[29] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N19
dffeas \u0|sys_clk_timer|counter_snapshot[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|internal_counter [13]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[13] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N18
cyclonev_lcell_comb \u0|sys_clk_timer|read_mux_out[13]~13 (
// Equation(s):
// \u0|sys_clk_timer|read_mux_out[13]~13_combout  = ( !\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( ((\u0|cpu|cpu|A_mem_baddr [3] & ((!\u0|cpu|cpu|A_mem_baddr [2] & (\u0|sys_clk_timer|period_l_register [13])) # (\u0|cpu|cpu|A_mem_baddr [2] & 
// ((\u0|sys_clk_timer|period_h_register [13])))))) ) ) # ( \u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( (!\u0|cpu|cpu|A_mem_baddr [3] & ((!\u0|cpu|cpu|A_mem_baddr [2] & (((\u0|sys_clk_timer|counter_snapshot [13])))) # (\u0|cpu|cpu|A_mem_baddr [2] & 
// (\u0|sys_clk_timer|counter_snapshot [29])))) ) )

	.dataa(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datab(!\u0|sys_clk_timer|counter_snapshot [29]),
	.datac(!\u0|sys_clk_timer|counter_snapshot [13]),
	.datad(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datae(!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.dataf(!\u0|sys_clk_timer|period_h_register [13]),
	.datag(!\u0|sys_clk_timer|period_l_register [13]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|read_mux_out[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|read_mux_out[13]~13 .extended_lut = "on";
defparam \u0|sys_clk_timer|read_mux_out[13]~13 .lut_mask = 64'h000A1B00005F1B00;
defparam \u0|sys_clk_timer|read_mux_out[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N20
dffeas \u0|sys_clk_timer|readdata[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|read_mux_out[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|readdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|readdata[13] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|readdata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N32
dffeas \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|readdata [13]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~24 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout  = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [13] & ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] ) ) # ( 
// !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [13] & ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [13]) ) ) ) # ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [13] & ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( 
// (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [13]) ) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [13] 
// & ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre 
// [13]) ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [13]),
	.dataf(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~24 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~24 .lut_mask = 64'h030303030303FFFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~25 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout  = ( \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( (((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [13] & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )) # 
// (\u0|mm_interconnect_0|rsp_mux|src_payload~24_combout )) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( 
// ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [13] & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )) # (\u0|mm_interconnect_0|rsp_mux|src_payload~24_combout ) ) )

	.dataa(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [13]),
	.datab(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_mux|src_payload~24_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~25 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~25 .lut_mask = 64'h05FF05FF37FF37FF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N44
dffeas \u0|cpu|cpu|d_readdata_d1[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~25_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N30
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[13]~22 (
	.dataa(!\u0|cpu|cpu|d_readdata_d1 [29]),
	.datab(!\u0|mm_interconnect_0|rsp_mux|src_payload~25_combout ),
	.datac(!\u0|cpu|cpu|A_slow_inst_result[11]~0_combout ),
	.datad(!\u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout ),
	.datae(!\u0|cpu|cpu|A_slow_inst_result[11]~1_combout ),
	.dataf(!\u0|cpu|cpu|d_readdata_d1 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[13]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[13]~22 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[13]~22 .lut_mask = 64'h303F0505303FF5F5;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[13]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N31
dffeas \u0|cpu|cpu|A_slow_inst_result[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[13]~22_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N51
cyclonev_lcell_comb \u0|cpu|cpu|A_inst_result[13]~feeder (
	.dataa(!\u0|cpu|cpu|M_pc_plus_one [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_inst_result[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[13]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|A_inst_result[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|A_inst_result[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N7
dffeas \u0|cpu|cpu|M_alu_result[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_alu_result[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[13]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N52
dffeas \u0|cpu|cpu|A_inst_result[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_inst_result[13]~feeder_combout ),
	.asdata(\u0|cpu|cpu|M_alu_result[13]~DUPLICATE_q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|A_inst_result[7]~0_combout ),
	.sload(!\u0|cpu|cpu|M_exc_any~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N38
dffeas \u0|cpu|cpu|A_mul_cell_p1[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [13]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p1[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p1[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y17_N30
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[5]~22 (
	.dataa(!\u0|cpu|cpu|M_rot_prestep2 [5]),
	.datab(!\u0|cpu|cpu|M_rot_prestep2 [29]),
	.datac(!\u0|cpu|cpu|M_rot_rn [3]),
	.datad(!\u0|cpu|cpu|M_rot_prestep2 [21]),
	.datae(!\u0|cpu|cpu|M_rot_rn [4]),
	.dataf(!\u0|cpu|cpu|M_rot_prestep2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[5]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[5]~22 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[5]~22 .lut_mask = 64'h0505303FF5F5303F;
defparam \u0|cpu|cpu|M_rot[5]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N57
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~22 (
	.dataa(!\u0|cpu|cpu|M_rot_mask [5]),
	.datab(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datac(!\u0|cpu|cpu|M_rot_sel_fill1~q ),
	.datad(!\u0|cpu|cpu|M_rot_pass1~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot[5]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~22 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~22 .lut_mask = 64'h13001300B3FFB3FF;
defparam \u0|cpu|cpu|A_shift_rot_result~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y17_N59
dffeas \u0|cpu|cpu|A_shift_rot_result[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~22_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N36
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[13]~24 (
	.dataa(!\u0|cpu|cpu|A_slow_inst_result [13]),
	.datab(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.datac(!\u0|cpu|cpu|A_inst_result [13]),
	.datad(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datae(!\u0|cpu|cpu|A_mul_cell_p1 [13]),
	.dataf(!\u0|cpu|cpu|A_shift_rot_result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[13]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[13]~24 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[13]~24 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[13]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N57
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[14]~45 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datab(!\u0|cpu|cpu|M_alu_result [14]),
	.datac(!\u0|cpu|cpu|A_wr_data_unfiltered[14]~23_combout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|W_wr_data [14]),
	.dataf(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[14]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[14]~45 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[14]~45 .lut_mask = 64'h0000FFFF27272727;
defparam \u0|cpu|cpu|D_src2_reg[14]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N51
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[14]~46 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datad(!\u0|cpu|cpu|D_src2_reg[14]~45_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_alu_result [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[14]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[14]~46 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[14]~46 .lut_mask = 64'h024602468ACE8ACE;
defparam \u0|cpu|cpu|D_src2_reg[14]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N53
dffeas \u0|cpu|cpu|E_src2_reg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[14]~46_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N29
dffeas \u0|cpu|cpu|M_st_data[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_st_data[14]~feeder_combout ),
	.asdata(\u0|cpu|cpu|E_src2_reg [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|E_ctrl_mem8~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N38
dffeas \u0|cpu|cpu|A_st_data[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~26 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout  = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu|cpu|A_st_data [14])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_st_data [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~26 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~26 .lut_mask = 64'h0505050505050505;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N34
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y7_N45
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y7_N46
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout ),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y7_N30
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [14]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~25 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~25 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N59
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[14]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N47
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[14] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [14] = ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u0|onchip_mem|the_altsyncram|auto_generated|q_a [14])) # 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_mem|the_altsyncram|auto_generated|q_a [14]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14]),
	.datad(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [14]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[14] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[14] .lut_mask = 64'h003300330F3F0F3F;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[14] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N10
dffeas \u0|cpu|cpu|i_readdata_d1[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [14]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N47
dffeas \u0|cpu|cpu|D_iw[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [29]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N45
cyclonev_lcell_comb \u0|cpu|cpu|rf_a_rd_port_addr[2]~2 (
	.dataa(!\u0|cpu|cpu|F_stall~0_combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_iw [29]),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|rf_a_rd_port_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|rf_a_rd_port_addr[2]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|rf_a_rd_port_addr[2]~2 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \u0|cpu|cpu|rf_a_rd_port_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y13_N22
dffeas \u0|cpu|cpu|M_alu_result[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_alu_result [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N17
dffeas \u0|cpu|cpu|W_wr_data[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[12]~21_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N36
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[12]~12 (
	.dataa(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.datac(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.datad(!\u0|cpu|cpu|M_alu_result [12]),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[12]~21_combout ),
	.dataf(!\u0|cpu|cpu|W_wr_data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[12]~12 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[12]~12 .lut_mask = 64'h207025752A7A2F7F;
defparam \u0|cpu|cpu|D_src1_reg[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y13_N37
dffeas \u0|cpu|cpu|E_src1[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[12]~12_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N45
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result~13 (
	.dataa(!\u0|cpu|cpu|E_logic_op [0]),
	.datab(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datac(!\u0|cpu|cpu|E_src1 [12]),
	.datad(!\u0|cpu|cpu|E_src2 [12]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result~13 .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result~13 .lut_mask = 64'h2001200103320332;
defparam \u0|cpu|cpu|E_alu_result~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N9
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[12] (
	.dataa(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datab(!\u0|cpu|cpu|Add9~9_sumout ),
	.datac(!\u0|cpu|cpu|E_alu_result~13_combout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_ctrl_retaddr~q ),
	.dataf(!\u0|cpu|cpu|E_extra_pc [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[12] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[12] .lut_mask = 64'h1F1F1F1F1F1FFFFF;
defparam \u0|cpu|cpu|E_alu_result[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N15
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[12]~41 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datab(!\u0|cpu|cpu|W_wr_data [12]),
	.datac(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[12]~21_combout ),
	.dataf(!\u0|cpu|cpu|M_alu_result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[12]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[12]~41 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[12]~41 .lut_mask = 64'h303035353A3A3F3F;
defparam \u0|cpu|cpu|D_src2_reg[12]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N54
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[12]~42 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datab(!\u0|cpu|cpu|E_alu_result [12]),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|D_src2_reg[12]~41_combout ),
	.dataf(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[12]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[12]~42 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[12]~42 .lut_mask = 64'h272727270000AAAA;
defparam \u0|cpu|cpu|D_src2_reg[12]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y13_N56
dffeas \u0|cpu|cpu|E_src2_reg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[12]~42_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N35
dffeas \u0|cpu|cpu|M_st_data[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_st_data[12]~feeder_combout ),
	.asdata(\u0|cpu|cpu|E_src2_reg [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|E_ctrl_mem8~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N56
dffeas \u0|cpu|cpu|A_st_data[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~24 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout  = ( \u0|cpu|cpu|A_st_data [12] & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_st_data [12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~24 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~24 .lut_mask = 64'h0000333300003333;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N19
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y7_N51
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~23 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~23 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~23 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y7_N7
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout ),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N43
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N48
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~54 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [15]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [13]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~54 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~54 .lut_mask = 64'h038B038B47CF47CF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N45
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~9 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~9 .lut_mask = 64'h5555555544554455;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N45
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~10 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~10 .lut_mask = 64'h00000AAA00000AAA;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N50
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N16
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y7_N42
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[11]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y7_N44
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[11]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout ),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[11]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~25 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout  = ( \u0|cpu|cpu|A_st_data [11] & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~25 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~25 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N52
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y7_N57
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~24 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[11]~DUPLICATE_q ),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~24 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~24 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y7_N49
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[10]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout ),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~22 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout  = ( \u0|cpu|cpu|A_st_data [10] & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~22 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~22 .lut_mask = 64'h0000000033333333;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N49
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y7_N54
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~21 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~21 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~21 .lut_mask = 64'h05050505AFAFAFAF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N27
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~13 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~13 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~13 .lut_mask = 64'hC030C03055555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N57
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~14 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [18]),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~13_combout ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [15]),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~14 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~14 .lut_mask = 64'h555555550303F3F3;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N58
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N6
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[15]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N8
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N45
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~45 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [15]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [15]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~45 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~45 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N47
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~17_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N0
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~55 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~55 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~55 .lut_mask = 64'h0303030303030303;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N1
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.010 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_uir~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.010 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.010 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N27
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[14]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N28
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N30
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~52 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [14]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [15]),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~52 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~52 .lut_mask = 64'h0100ABAA5100FBAA;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N48
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~53 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [16]),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.010~q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~52_combout ),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~53 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~53 .lut_mask = 64'h00FF444400FF7777;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N50
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N42
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N44
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N36
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~12 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~7_combout ),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~12 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~12 .lut_mask = 64'h05150515AFBFAFBF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N37
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N21
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~50 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [12]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [12]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~50 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~50 .lut_mask = 64'h048C048C37BF37BF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N23
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y7_N43
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[11]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout ),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N27
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[11]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N29
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N18
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~51 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [13]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [11]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~51 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~51 .lut_mask = 64'h038B038B47CF47CF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N20
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N15
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[12]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N17
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y7_N12
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[9]~feeder (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[9]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y7_N14
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[9]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout ),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N25
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N24
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~48 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [11]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [9]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~48 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~48 .lut_mask = 64'h038B038B47CF47CF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N26
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N35
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N11
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N27
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~49 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [10]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [10]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~49 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~49 .lut_mask = 64'h048C048C37BF37BF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N29
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N26
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N18
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~15 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE_q ),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~15 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~15 .lut_mask = 64'h000003A3FFFF03A3;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N20
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N9
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[7]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N10
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N6
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~46 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [7]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [7]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~46 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~46 .lut_mask = 64'h048C048C37BF37BF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N8
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N42
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N44
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N44
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N9
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~47 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [8]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [8]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~47 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~47 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N11
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N31
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y7_N21
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y7_N22
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout ),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N51
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~12 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [6]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~12 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~12 .lut_mask = 64'h505050505F5F5F5F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N45
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Equal0~1 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Equal0~1 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Equal0~1 .lut_mask = 64'h8080808080808080;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N30
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~10 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~10 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~10 .lut_mask = 64'h01450145ABEFABEF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N32
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N12
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~33 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [5]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [5]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~33 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~33 .lut_mask = 64'h048C048C37BF37BF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N14
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N30
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N31
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N48
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[6]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N49
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N51
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~43 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [6]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~43 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~43 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N0
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~44 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [7]),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~43_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~44 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~44 .lut_mask = 64'h44440C0077773F33;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N5
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N36
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[7]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N38
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N39
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~8 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [7]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~7_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~8 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~8 .lut_mask = 64'h0A5F0A5F1B5F1B5F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N40
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~11 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout  = ( \u0|cpu|cpu|A_st_data [4] & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~11 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y7_N35
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N30
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~10 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~10 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~10 .lut_mask = 64'h03030303CFCFCFCF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N39
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~4 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Equal0~0_combout ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~4 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~4 .lut_mask = 64'h00470047FF47FF47;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N40
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N6
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~5 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~5 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~5 .lut_mask = 64'h00000000FCFFFCFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N33
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.000~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.000~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.000~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.000~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.000~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N34
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.000 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.000~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_uir~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.000 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N57
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~6 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~6 .lut_mask = 64'h0000000002000000;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N12
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~7 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [1]),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~5_combout ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|DRsize.000~q ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~7 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~7 .lut_mask = 64'h333305F5FFFF05F5;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N14
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N24
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N26
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N51
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[0]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[0]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N52
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N36
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [2]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [0]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~8 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~8 .lut_mask = 64'h038B038B47CF47CF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N38
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N28
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N56
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N39
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [1]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [3]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~11 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~11 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N41
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N0
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N1
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N50
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N54
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [4]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [2]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~12 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~12 .lut_mask = 64'h034703478BCF8BCF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N56
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N51
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N52
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N24
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[3]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N25
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N57
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~19 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [5]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [3]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~19 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~19 .lut_mask = 64'h038B038B47CF47CF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N59
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N4
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N3
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[4]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N4
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N15
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~28 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [4]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [4]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~28 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~28 .lut_mask = 64'h048C048C37BF37BF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N17
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N45
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N47
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y7_N51
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[2]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[2]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y7_N52
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[2]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout ),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~5 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout  = ( \u0|cpu|cpu|A_st_data [2] & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_st_data [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~5 .lut_mask = 64'h00000F0F00000F0F;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N32
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N30
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N36
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~3 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Equal0~0_combout ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~3 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~3 .lut_mask = 64'h00470047FF47FF47;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N37
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y7_N21
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N2
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[17]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N31
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [17]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[17] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [17] = ( \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17] & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # 
// (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [17]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17] & 
// \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17]),
	.datab(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [17]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[17] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[17] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[17] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N10
dffeas \u0|cpu|cpu|i_readdata_d1[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [17]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N42
cyclonev_lcell_comb \u0|cpu|cpu|D_iw[17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_iw[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[17]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|D_iw[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|D_iw[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N44
dffeas \u0|cpu|cpu|D_iw[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_iw[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N45
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[11]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|E_src2[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N47
dffeas \u0|cpu|cpu|E_src2[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_src2[11]~feeder_combout ),
	.asdata(\u0|cpu|cpu|D_src2_reg[11]~44_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_src2[12]~1_combout ),
	.sload(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N55
dffeas \u0|cpu|cpu|A_mul_cell_p1[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p1[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~19 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~19_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_st_data [12])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_st_data [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~19 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~19 .lut_mask = 64'h0055005500550055;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~19_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X9_Y5_N58
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N8
dffeas \u0|sys_clk_timer|period_h_register[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_h_register[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_h_register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[12] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_h_register[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N43
dffeas \u0|sys_clk_timer|counter_snapshot[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|internal_counter[12]~DUPLICATE_q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[12] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N11
dffeas \u0|sys_clk_timer|counter_snapshot[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|internal_counter [28]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[28] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N24
cyclonev_lcell_comb \u0|sys_clk_timer|read_mux_out[12]~25 (
// Equation(s):
// \u0|sys_clk_timer|read_mux_out[12]~25_combout  = ( !\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( (\u0|cpu|cpu|A_mem_baddr [3] & ((!\u0|cpu|cpu|A_mem_baddr [2] & (((\u0|sys_clk_timer|period_l_register [12])))) # (\u0|cpu|cpu|A_mem_baddr [2] & 
// (\u0|sys_clk_timer|period_h_register [12])))) ) ) # ( \u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( ((!\u0|cpu|cpu|A_mem_baddr [3] & ((!\u0|cpu|cpu|A_mem_baddr [2] & (\u0|sys_clk_timer|counter_snapshot [12])) # (\u0|cpu|cpu|A_mem_baddr [2] & 
// ((\u0|sys_clk_timer|counter_snapshot [28])))))) ) )

	.dataa(!\u0|sys_clk_timer|period_h_register [12]),
	.datab(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datac(!\u0|sys_clk_timer|counter_snapshot [12]),
	.datad(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datae(!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.dataf(!\u0|sys_clk_timer|counter_snapshot [28]),
	.datag(!\u0|sys_clk_timer|period_l_register [12]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|read_mux_out[12]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|read_mux_out[12]~25 .extended_lut = "on";
defparam \u0|sys_clk_timer|read_mux_out[12]~25 .lut_mask = 64'h001D0C00001D3F00;
defparam \u0|sys_clk_timer|read_mux_out[12]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N26
dffeas \u0|sys_clk_timer|readdata[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|read_mux_out[12]~25_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|readdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|readdata[12] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|readdata[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N2
dffeas \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|readdata [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~18 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout  = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( (!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  & 
// (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [12] & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre 
// [12])))) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( (!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [12]))) ) )

	.dataa(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datac(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.datad(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [12]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~18 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~18 .lut_mask = 64'hC8C8C8C8C800C800;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~19 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout  = ( \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( ((!\u0|mm_interconnect_0|rsp_mux|src_payload~18_combout ) # ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [12] & 
// \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( 
// (!\u0|mm_interconnect_0|rsp_mux|src_payload~18_combout ) # ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [12] & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12]),
	.datab(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [12]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_mux|src_payload~18_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~19 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~19 .lut_mask = 64'hFF03FF03FF57FF57;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N26
dffeas \u0|cpu|cpu|d_readdata_d1[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~19_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N54
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[12]~19 (
	.dataa(!\u0|cpu|cpu|d_readdata_d1 [12]),
	.datab(!\u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout ),
	.datac(!\u0|cpu|cpu|d_readdata_d1 [28]),
	.datad(!\u0|mm_interconnect_0|rsp_mux|src_payload~19_combout ),
	.datae(!\u0|cpu|cpu|A_slow_inst_result[11]~0_combout ),
	.dataf(!\u0|cpu|cpu|A_slow_inst_result[11]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[12]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[12]~19 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[12]~19 .lut_mask = 64'h00FF333355550F0F;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[12]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N55
dffeas \u0|cpu|cpu|A_slow_inst_result[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[12]~19_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N12
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[4]~19 (
	.dataa(!\u0|cpu|cpu|M_rot_prestep2 [12]),
	.datab(!\u0|cpu|cpu|M_rot_prestep2 [28]),
	.datac(!\u0|cpu|cpu|M_rot_prestep2 [4]),
	.datad(!\u0|cpu|cpu|M_rot_prestep2 [20]),
	.datae(!\u0|cpu|cpu|M_rot_rn [4]),
	.dataf(!\u0|cpu|cpu|M_rot_rn[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[4]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[4]~19 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[4]~19 .lut_mask = 64'h555533330F0F00FF;
defparam \u0|cpu|cpu|M_rot[4]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N18
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~19 (
	.dataa(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datab(!\u0|cpu|cpu|M_rot_mask [4]),
	.datac(!\u0|cpu|cpu|M_rot_pass1~q ),
	.datad(!\u0|cpu|cpu|M_rot[4]~19_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot_sel_fill1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~19 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~19 .lut_mask = 64'h10DF10DF505F505F;
defparam \u0|cpu|cpu|A_shift_rot_result~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N19
dffeas \u0|cpu|cpu|A_shift_rot_result[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~19_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N30
cyclonev_lcell_comb \u0|cpu|cpu|A_inst_result[12]~feeder (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|M_pc_plus_one [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_inst_result[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[12]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|A_inst_result[12]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|cpu|cpu|A_inst_result[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N32
dffeas \u0|cpu|cpu|A_inst_result[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_inst_result[12]~feeder_combout ),
	.asdata(\u0|cpu|cpu|M_alu_result [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|A_inst_result[7]~0_combout ),
	.sload(!\u0|cpu|cpu|M_exc_any~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N36
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[12]~21 (
	.dataa(!\u0|cpu|cpu|A_mul_cell_p1 [12]),
	.datab(!\u0|cpu|cpu|A_slow_inst_result [12]),
	.datac(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datad(!\u0|cpu|cpu|A_shift_rot_result [12]),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.dataf(!\u0|cpu|cpu|A_inst_result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[12]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[12]~21 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[12]~21 .lut_mask = 64'h0505303FF5F5303F;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[12]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N59
dffeas \u0|cpu|cpu|D_iw[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N57
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[16]~27 (
	.dataa(!\u0|cpu|cpu|D_ctrl_hi_imm16~q ),
	.datab(!\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|D_iw [6]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[16]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[16]~27 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[16]~27 .lut_mask = 64'h0077007788FF88FF;
defparam \u0|cpu|cpu|D_src2[16]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N45
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[16]~28 (
	.dataa(!\u0|cpu|cpu|E_alu_result[16]~17_combout ),
	.datab(!\u0|cpu|cpu|Add9~37_sumout ),
	.datac(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datad(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datae(!\u0|cpu|cpu|D_src2[16]~27_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[16]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[16]~28 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[16]~28 .lut_mask = 64'hA8FFA800A8FFA800;
defparam \u0|cpu|cpu|D_src2[16]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N44
dffeas \u0|cpu|cpu|M_alu_result[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_alu_result [16]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N14
dffeas \u0|cpu|cpu|W_wr_data[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[16]~25_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N30
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[16]~49 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datab(!\u0|cpu|cpu|M_alu_result [16]),
	.datac(!\u0|cpu|cpu|A_wr_data_unfiltered[16]~25_combout ),
	.datad(!\u0|cpu|cpu|W_wr_data [16]),
	.datae(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.dataf(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[16]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[16]~49 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[16]~49 .lut_mask = 64'h0055111100550505;
defparam \u0|cpu|cpu|D_src2_reg[16]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N0
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[16]~10 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datac(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.datae(!\u0|cpu|cpu|D_src2[16]~28_combout ),
	.dataf(!\u0|cpu|cpu|D_src2_reg[16]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[16]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[16]~10 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[16]~10 .lut_mask = 64'h8FAF0020CFEFC0E0;
defparam \u0|cpu|cpu|D_src2[16]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N51
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[16]~SCLR_LUT (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|D_src2[16]~10_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[16]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[16]~SCLR_LUT .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[16]~SCLR_LUT .lut_mask = 64'h00FF00FF00000000;
defparam \u0|cpu|cpu|E_src2[16]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N53
dffeas \u0|cpu|cpu|E_src2[16]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_src2[16]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2[16]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[16]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[16]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y15_N45
cyclonev_lcell_comb \u0|cpu|cpu|E_logic_result[16]~12 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_logic_op [1]),
	.datac(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datad(!\u0|cpu|cpu|E_src1[16]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2[16]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[16]~12 .extended_lut = "off";
defparam \u0|cpu|cpu|E_logic_result[16]~12 .lut_mask = 64'hC033C033333C333C;
defparam \u0|cpu|cpu|E_logic_result[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y15_N42
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[16]~17 (
	.dataa(!\u0|cpu|cpu|E_ctrl_retaddr~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datad(!\u0|cpu|cpu|E_logic_result[16]~12_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_extra_pc [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result[16]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[16]~17 .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[16]~17 .lut_mask = 64'h000F000F555F555F;
defparam \u0|cpu|cpu|E_alu_result[16]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N48
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[16] (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|Add9~37_sumout ),
	.datac(!\u0|cpu|cpu|E_alu_result[16]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[16] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[16] .lut_mask = 64'h0F0F0F0F3F3F3F3F;
defparam \u0|cpu|cpu|E_alu_result[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N24
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[16]~72 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datac(!\u0|cpu|cpu|E_alu_result [16]),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_src2_reg[16]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[16]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[16]~72 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[16]~72 .lut_mask = 64'h082A082ACCEECCEE;
defparam \u0|cpu|cpu|D_src2_reg[16]~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N25
dffeas \u0|cpu|cpu|E_src2_reg[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[16]~72_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N40
dffeas \u0|cpu|cpu|M_st_data[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_st_data[16]~feeder_combout ),
	.asdata(\u0|cpu|cpu|E_src2_reg [16]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N25
dffeas \u0|cpu|cpu|A_st_data[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [16]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~4 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout  = ( \u0|cpu|cpu|A_st_data [16] & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~4 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y7_N46
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N0
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N2
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_data[38] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_data [38] = ( \u0|cpu|cpu|A_mem_baddr [2] & ( ((\u0|cpu|cpu|ic_fill_ap_offset [0] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [1])) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]) ) ) # ( 
// !\u0|cpu|cpu|A_mem_baddr [2] & ( (\u0|cpu|cpu|ic_fill_ap_offset [0] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(!\u0|cpu|cpu|ic_fill_ap_offset [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_data [38]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[38] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[38] .lut_mask = 64'h000F000F333F333F;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[38] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N7
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [38]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N18
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal0~0 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [6]),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [5]),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [7]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [4]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal0~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal0~0 .lut_mask = 64'h0000000080008000;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N36
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal1~0 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [2]),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [0]),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [3]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [1]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal1~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal1~0 .lut_mask = 64'h0000000020002000;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N9
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~2 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~2 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~2 .lut_mask = 64'h00000000AAAAAAAA;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N10
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~2_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N8
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [16]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[16] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [16] = ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [16] & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )) # 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [16] & 
// \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) ) )

	.dataa(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [16]),
	.datab(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[16] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[16] .lut_mask = 64'h0055005533773377;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[16] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N40
dffeas \u0|cpu|cpu|i_readdata_d1[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [16]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N17
dffeas \u0|cpu|cpu|D_iw[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [19]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N38
dffeas \u0|cpu|cpu|E_extra_pc[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add1~9_sumout ),
	.asdata(\u0|cpu|cpu|D_pc_plus_one [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|D_br_pred_not_taken~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_extra_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_extra_pc[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_extra_pc[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N54
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result~16 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_src2 [13]),
	.datac(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datad(!\u0|cpu|cpu|E_logic_op [1]),
	.datae(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.dataf(!\u0|cpu|cpu|E_src1 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result~16 .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result~16 .lut_mask = 64'h0000C033000003FC;
defparam \u0|cpu|cpu|E_alu_result~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N18
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[13] (
	.dataa(!\u0|cpu|cpu|E_extra_pc [11]),
	.datab(!\u0|cpu|cpu|E_ctrl_retaddr~q ),
	.datac(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_alu_result~16_combout ),
	.dataf(!\u0|cpu|cpu|Add9~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[13] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[13] .lut_mask = 64'h1111FFFF1F1FFFFF;
defparam \u0|cpu|cpu|E_alu_result[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N12
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[13]~47 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.datab(!\u0|cpu|cpu|M_alu_result [13]),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|W_wr_data [13]),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[13]~24_combout ),
	.dataf(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[13]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[13]~47 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[13]~47 .lut_mask = 64'h11BB11BB00AA55FF;
defparam \u0|cpu|cpu|D_src2_reg[13]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N48
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[13]~48 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datac(!\u0|cpu|cpu|E_alu_result [13]),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_src2_reg[13]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[13]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[13]~48 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[13]~48 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \u0|cpu|cpu|D_src2_reg[13]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N50
dffeas \u0|cpu|cpu|E_src2_reg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[13]~48_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N52
dffeas \u0|cpu|cpu|M_st_data[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_st_data[13]~feeder_combout ),
	.asdata(\u0|cpu|cpu|E_src2_reg [13]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|E_ctrl_mem8~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N17
dffeas \u0|cpu|cpu|A_st_data[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [13]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~22 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~22_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_st_data [13])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_st_data [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~22 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~22 .lut_mask = 64'h0055005500550055;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~22_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[13] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [13] = ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [13] & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )) # 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [13] & 
// \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) ) )

	.dataa(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [13]),
	.datab(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[13] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[13] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[13] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N46
dffeas \u0|cpu|cpu|i_readdata_d1[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [13]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N14
dffeas \u0|cpu|cpu|D_iw[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [28]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N12
cyclonev_lcell_comb \u0|cpu|cpu|rf_a_rd_port_addr[1]~1 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|D_iw [28]),
	.datac(!\u0|cpu|cpu|F_stall~0_combout ),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|rf_a_rd_port_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|rf_a_rd_port_addr[1]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|rf_a_rd_port_addr[1]~1 .lut_mask = 64'h03F303F303F303F3;
defparam \u0|cpu|cpu|rf_a_rd_port_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N12
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[22]~2 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.datab(!\u0|cpu|cpu|A_wr_data_unfiltered[22]~12_combout ),
	.datac(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datad(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.datae(!\u0|cpu|cpu|M_alu_result [22]),
	.dataf(!\u0|cpu|cpu|W_wr_data [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[22]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[22]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[22]~2 .lut_mask = 64'h50035F0350F35FF3;
defparam \u0|cpu|cpu|D_src1_reg[22]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N13
dffeas \u0|cpu|cpu|E_src1[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[22]~2_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [22]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N18
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[23]~26 (
	.dataa(!\u0|cpu|cpu|E_src1 [20]),
	.datab(!\u0|cpu|cpu|E_src1 [22]),
	.datac(!\u0|cpu|cpu|E_src1 [23]),
	.datad(!\u0|cpu|cpu|E_src1 [21]),
	.datae(!\u0|cpu|cpu|E_src2 [0]),
	.dataf(!\u0|cpu|cpu|Add10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[23]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[23]~26 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[23]~26 .lut_mask = 64'h0F0F333300FF5555;
defparam \u0|cpu|cpu|E_rot_step1[23]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N20
dffeas \u0|cpu|cpu|M_rot_prestep2[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[23]~26_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[27]~27_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N24
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[3]~20 (
	.dataa(!\u0|cpu|cpu|M_rot_rn[3]~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|M_rot_prestep2 [27]),
	.datac(!\u0|cpu|cpu|M_rot_prestep2 [3]),
	.datad(!\u0|cpu|cpu|M_rot_prestep2 [19]),
	.datae(!\u0|cpu|cpu|M_rot_rn [4]),
	.dataf(!\u0|cpu|cpu|M_rot_prestep2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[3]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[3]~20 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[3]~20 .lut_mask = 64'h05052277AFAF2277;
defparam \u0|cpu|cpu|M_rot[3]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N45
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~20 (
	.dataa(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datab(!\u0|cpu|cpu|M_rot_mask [3]),
	.datac(!\u0|cpu|cpu|M_rot_sel_fill1~q ),
	.datad(!\u0|cpu|cpu|M_rot[3]~20_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot_pass1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~20 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~20 .lut_mask = 64'h15D515D500FF00FF;
defparam \u0|cpu|cpu|A_shift_rot_result~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N46
dffeas \u0|cpu|cpu|A_shift_rot_result[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~20_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N33
cyclonev_lcell_comb \u0|cpu|cpu|A_inst_result[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|M_pc_plus_one [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_inst_result[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[11]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|A_inst_result[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|cpu|cpu|A_inst_result[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N34
dffeas \u0|cpu|cpu|A_inst_result[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_inst_result[11]~feeder_combout ),
	.asdata(\u0|cpu|cpu|M_alu_result[11]~DUPLICATE_q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|A_inst_result[7]~0_combout ),
	.sload(!\u0|cpu|cpu|M_exc_any~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N37
dffeas \u0|cpu|cpu|A_mul_cell_p1[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p1[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N34
dffeas \u0|sys_clk_timer|internal_counter[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~69_sumout ),
	.asdata(\u0|sys_clk_timer|period_l_register [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[11]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N16
dffeas \u0|sys_clk_timer|counter_snapshot[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|internal_counter[11]~DUPLICATE_q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[11] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N59
dffeas \u0|sys_clk_timer|counter_snapshot[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|internal_counter [27]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[27] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N12
cyclonev_lcell_comb \u0|sys_clk_timer|read_mux_out[11]~21 (
// Equation(s):
// \u0|sys_clk_timer|read_mux_out[11]~21_combout  = ( !\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( (\u0|cpu|cpu|A_mem_baddr [3] & ((!\u0|cpu|cpu|A_mem_baddr [2] & (\u0|sys_clk_timer|period_l_register [11])) # (\u0|cpu|cpu|A_mem_baddr [2] & 
// (((\u0|sys_clk_timer|period_h_register [11])))))) ) ) # ( \u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( (!\u0|cpu|cpu|A_mem_baddr [3] & ((!\u0|cpu|cpu|A_mem_baddr [2] & (\u0|sys_clk_timer|counter_snapshot [11])) # (\u0|cpu|cpu|A_mem_baddr [2] & 
// (((\u0|sys_clk_timer|counter_snapshot [27])))))) ) )

	.dataa(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datab(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datac(!\u0|sys_clk_timer|counter_snapshot [11]),
	.datad(!\u0|sys_clk_timer|period_h_register [11]),
	.datae(!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.dataf(!\u0|sys_clk_timer|counter_snapshot [27]),
	.datag(!\u0|sys_clk_timer|period_l_register [11]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|read_mux_out[11]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|read_mux_out[11]~21 .extended_lut = "on";
defparam \u0|sys_clk_timer|read_mux_out[11]~21 .lut_mask = 64'h0213080802134C4C;
defparam \u0|sys_clk_timer|read_mux_out[11]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N13
dffeas \u0|sys_clk_timer|readdata[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|read_mux_out[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|readdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|readdata[11] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|readdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N17
dffeas \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|readdata [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~20 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout  = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( (!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  & 
// !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [11]) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( !\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datad(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [11]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~20 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~20 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N6
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[11]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N7
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[11]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N58
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~21 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout  = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11] & ( (!\u0|mm_interconnect_0|rsp_mux|src_payload~20_combout ) # (((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  
// & \u0|onchip_mem|the_altsyncram|auto_generated|q_a [11])) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11] & ( 
// (!\u0|mm_interconnect_0|rsp_mux|src_payload~20_combout ) # ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & \u0|onchip_mem|the_altsyncram|auto_generated|q_a [11])) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_mux|src_payload~20_combout ),
	.datac(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~21 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~21 .lut_mask = 64'hCCDDCCDDCFDFCFDF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N14
dffeas \u0|cpu|cpu|d_readdata_d1[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~21_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N30
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[11]~20 (
	.dataa(!\u0|cpu|cpu|A_slow_inst_result[11]~0_combout ),
	.datab(!\u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout ),
	.datac(!\u0|cpu|cpu|d_readdata_d1 [27]),
	.datad(!\u0|cpu|cpu|A_slow_inst_result[11]~1_combout ),
	.datae(!\u0|mm_interconnect_0|rsp_mux|src_payload~21_combout ),
	.dataf(!\u0|cpu|cpu|d_readdata_d1 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[11]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[11]~20 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[11]~20 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[11]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N31
dffeas \u0|cpu|cpu|A_slow_inst_result[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[11]~20_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N36
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[11]~22 (
	.dataa(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datab(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.datac(!\u0|cpu|cpu|A_shift_rot_result [11]),
	.datad(!\u0|cpu|cpu|A_inst_result [11]),
	.datae(!\u0|cpu|cpu|A_mul_cell_p1 [11]),
	.dataf(!\u0|cpu|cpu|A_slow_inst_result [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[11]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[11]~22 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[11]~22 .lut_mask = 64'h018945CD23AB67EF;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[11]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N48
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[25]~16 (
	.dataa(!\u0|cpu|cpu|D_src2[25]~15_combout ),
	.datab(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datad(!\u0|cpu|cpu|D_src2_reg[25]~54_combout ),
	.datae(!\u0|cpu|cpu|D_src2_reg[25]~55_combout ),
	.dataf(!\u0|cpu|cpu|D_src2_reg[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[25]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[25]~16 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[25]~16 .lut_mask = 64'h11DDDDDD1DDDDDDD;
defparam \u0|cpu|cpu|D_src2[25]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y15_N21
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[25]~SCLR_LUT (
	.dataa(!\u0|cpu|cpu|E_src2[24]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|D_src2[25]~16_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[25]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[25]~SCLR_LUT .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[25]~SCLR_LUT .lut_mask = 64'h0000AAAA0000AAAA;
defparam \u0|cpu|cpu|E_src2[25]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N23
dffeas \u0|cpu|cpu|E_src2[25]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_src2[25]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2[25]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[25]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[25]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N54
cyclonev_lcell_comb \u0|cpu|cpu|Equal316~10 (
	.dataa(!\u0|cpu|cpu|E_src2[25]~_Duplicate_1_q ),
	.datab(!\u0|cpu|cpu|E_src1 [25]),
	.datac(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datad(!\u0|cpu|cpu|E_logic_op [1]),
	.datae(!\u0|cpu|cpu|E_src2[26]~_Duplicate_1_q ),
	.dataf(!\u0|cpu|cpu|E_src1 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal316~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal316~10 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal316~10 .lut_mask = 64'h0E897E007E007009;
defparam \u0|cpu|cpu|Equal316~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y17_N0
cyclonev_lcell_comb \u0|cpu|cpu|Equal316~14 (
	.dataa(!\u0|cpu|cpu|E_src1 [4]),
	.datab(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|E_src2 [3]),
	.datad(!\u0|cpu|cpu|E_src2 [4]),
	.datae(!\u0|cpu|cpu|E_src1 [3]),
	.dataf(!\u0|cpu|cpu|E_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal316~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal316~14 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal316~14 .lut_mask = 64'h372E74ECA0100201;
defparam \u0|cpu|cpu|Equal316~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N42
cyclonev_lcell_comb \u0|cpu|cpu|Equal316~11 (
	.dataa(!\u0|cpu|cpu|E_logic_op [1]),
	.datab(!\u0|cpu|cpu|E_src2 [2]),
	.datac(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datad(!\u0|cpu|cpu|E_src1 [27]),
	.datae(!\u0|cpu|cpu|E_src2[27]~_Duplicate_1_q ),
	.dataf(!\u0|cpu|cpu|E_src1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal316~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal316~11 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal316~11 .lut_mask = 64'h4E2A2A2409A8A8A1;
defparam \u0|cpu|cpu|Equal316~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N54
cyclonev_lcell_comb \u0|cpu|cpu|Equal316~13 (
	.dataa(!\u0|cpu|cpu|E_src1 [6]),
	.datab(!\u0|cpu|cpu|E_src2 [5]),
	.datac(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datad(!\u0|cpu|cpu|E_src1 [5]),
	.datae(!\u0|cpu|cpu|E_src2 [6]),
	.dataf(!\u0|cpu|cpu|E_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal316~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal316~13 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal316~13 .lut_mask = 64'h1F5C3AF888020401;
defparam \u0|cpu|cpu|Equal316~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N48
cyclonev_lcell_comb \u0|cpu|cpu|Equal316~12 (
	.dataa(!\u0|cpu|cpu|E_src1 [30]),
	.datab(!\u0|cpu|cpu|E_src2[30]~_Duplicate_1_q ),
	.datac(!\u0|cpu|cpu|E_logic_op [1]),
	.datad(!\u0|cpu|cpu|E_src1[31]~DUPLICATE_q ),
	.datae(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.dataf(!\u0|cpu|cpu|E_src2[31]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal316~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal316~12 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal316~12 .lut_mask = 64'h0870E9E07070E009;
defparam \u0|cpu|cpu|Equal316~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N42
cyclonev_lcell_comb \u0|cpu|cpu|Equal316~15 (
	.dataa(!\u0|cpu|cpu|Equal316~14_combout ),
	.datab(!\u0|cpu|cpu|E_logic_result[28]~5_combout ),
	.datac(!\u0|cpu|cpu|Equal316~11_combout ),
	.datad(!\u0|cpu|cpu|Equal316~13_combout ),
	.datae(!\u0|cpu|cpu|Equal316~12_combout ),
	.dataf(!\u0|cpu|cpu|E_logic_result[29]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal316~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal316~15 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal316~15 .lut_mask = 64'h0000000400000000;
defparam \u0|cpu|cpu|Equal316~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N24
cyclonev_lcell_comb \u0|cpu|cpu|Equal316~3 (
	.dataa(!\u0|cpu|cpu|E_src2 [7]),
	.datab(!\u0|cpu|cpu|E_src1 [7]),
	.datac(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datad(!\u0|cpu|cpu|E_src2 [8]),
	.datae(!\u0|cpu|cpu|E_logic_op [1]),
	.dataf(!\u0|cpu|cpu|E_src1[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal316~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal316~3 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal316~3 .lut_mask = 64'h0E7E89007E700009;
defparam \u0|cpu|cpu|Equal316~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N6
cyclonev_lcell_comb \u0|cpu|cpu|Equal316~8 (
	.dataa(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|E_logic_op [1]),
	.datac(!\u0|cpu|cpu|E_src2 [0]),
	.datad(!\u0|cpu|cpu|E_src1 [1]),
	.datae(!\u0|cpu|cpu|E_src2 [1]),
	.dataf(!\u0|cpu|cpu|E_src1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal316~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal316~8 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal316~8 .lut_mask = 64'h744C4C1841C8C889;
defparam \u0|cpu|cpu|Equal316~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y15_N51
cyclonev_lcell_comb \u0|cpu|cpu|Equal316~7 (
	.dataa(!\u0|cpu|cpu|E_src1[16]~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|E_logic_op [1]),
	.datad(!\u0|cpu|cpu|E_src2 [15]),
	.datae(!\u0|cpu|cpu|E_src2[16]~_Duplicate_1_q ),
	.dataf(!\u0|cpu|cpu|E_src1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal316~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal316~7 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal316~7 .lut_mask = 64'h3A7021E07042E0C1;
defparam \u0|cpu|cpu|Equal316~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N30
cyclonev_lcell_comb \u0|cpu|cpu|Equal316~5 (
	.dataa(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|E_src2 [12]),
	.datac(!\u0|cpu|cpu|E_src1 [12]),
	.datad(!\u0|cpu|cpu|E_src1 [11]),
	.datae(!\u0|cpu|cpu|E_logic_op [1]),
	.dataf(!\u0|cpu|cpu|E_src2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal316~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal316~5 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal316~5 .lut_mask = 64'h547EC1007E2A0041;
defparam \u0|cpu|cpu|Equal316~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N24
cyclonev_lcell_comb \u0|cpu|cpu|Equal316~4 (
	.dataa(!\u0|cpu|cpu|E_src1 [10]),
	.datab(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|E_src2 [9]),
	.datad(!\u0|cpu|cpu|E_src2 [10]),
	.datae(!\u0|cpu|cpu|E_src1 [9]),
	.dataf(!\u0|cpu|cpu|E_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal316~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal316~4 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal316~4 .lut_mask = 64'h372E74ECA0100201;
defparam \u0|cpu|cpu|Equal316~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N48
cyclonev_lcell_comb \u0|cpu|cpu|Equal316~6 (
	.dataa(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|E_src2 [13]),
	.datac(!\u0|cpu|cpu|E_src1 [14]),
	.datad(!\u0|cpu|cpu|E_src1 [13]),
	.datae(!\u0|cpu|cpu|E_logic_op [1]),
	.dataf(!\u0|cpu|cpu|E_src2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal316~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal316~6 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal316~6 .lut_mask = 64'h574EC01072EA0401;
defparam \u0|cpu|cpu|Equal316~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N36
cyclonev_lcell_comb \u0|cpu|cpu|Equal316~9 (
	.dataa(!\u0|cpu|cpu|Equal316~3_combout ),
	.datab(!\u0|cpu|cpu|Equal316~8_combout ),
	.datac(!\u0|cpu|cpu|Equal316~7_combout ),
	.datad(!\u0|cpu|cpu|Equal316~5_combout ),
	.datae(!\u0|cpu|cpu|Equal316~4_combout ),
	.dataf(!\u0|cpu|cpu|Equal316~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal316~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal316~9 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal316~9 .lut_mask = 64'h0000000000000001;
defparam \u0|cpu|cpu|Equal316~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y13_N35
dffeas \u0|cpu|cpu|E_compare_op[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_logic_op_raw[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_compare_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_compare_op[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_compare_op[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N53
dffeas \u0|cpu|cpu|E_compare_op[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_logic_op_raw[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_compare_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_compare_op[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_compare_op[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N21
cyclonev_lcell_comb \u0|cpu|cpu|E_br_result~1 (
	.dataa(!\u0|cpu|cpu|Equal316~2_combout ),
	.datab(!\u0|cpu|cpu|Equal316~10_combout ),
	.datac(!\u0|cpu|cpu|Equal316~15_combout ),
	.datad(!\u0|cpu|cpu|Equal316~9_combout ),
	.datae(!\u0|cpu|cpu|E_compare_op [1]),
	.dataf(!\u0|cpu|cpu|E_compare_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_br_result~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_br_result~1 .extended_lut = "off";
defparam \u0|cpu|cpu|E_br_result~1 .lut_mask = 64'h0001FFFF0000FFFE;
defparam \u0|cpu|cpu|E_br_result~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N42
cyclonev_lcell_comb \u0|cpu|cpu|E_logic_result[0]~6 (
	.dataa(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_src2 [0]),
	.datad(!\u0|cpu|cpu|E_logic_op [1]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[0]~6 .extended_lut = "off";
defparam \u0|cpu|cpu|E_logic_result[0]~6 .lut_mask = 64'hA00FA00F05FA05FA;
defparam \u0|cpu|cpu|E_logic_result[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N45
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[0]~1 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_logic_result[0]~6_combout ),
	.datac(!\u0|cpu|cpu|Add9~65_sumout ),
	.datad(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[0]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[0]~1 .lut_mask = 64'h000F000F333F333F;
defparam \u0|cpu|cpu|E_alu_result[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N33
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[0] (
	.dataa(!\u0|cpu|cpu|E_br_result~0_combout ),
	.datab(!\u0|cpu|cpu|E_ctrl_cmp~q ),
	.datac(!\u0|cpu|cpu|E_br_result~1_combout ),
	.datad(!\u0|cpu|cpu|E_alu_result[0]~1_combout ),
	.datae(!\u0|cpu|cpu|Add9~61_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[0] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[0] .lut_mask = 64'h11FF03FF11FF03FF;
defparam \u0|cpu|cpu|E_alu_result[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N35
dffeas \u0|cpu|cpu|M_alu_result[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_alu_result [0]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N26
dffeas \u0|cpu|cpu|W_wr_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[0]~2_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N36
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[0]~19 (
	.dataa(!\u0|cpu|cpu|M_alu_result [0]),
	.datab(!\u0|cpu|cpu|A_wr_data_unfiltered[0]~2_combout ),
	.datac(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.datae(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.dataf(!\u0|cpu|cpu|W_wr_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[0]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[0]~19 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[0]~19 .lut_mask = 64'h05F5030305F5F3F3;
defparam \u0|cpu|cpu|D_src1_reg[0]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N37
dffeas \u0|cpu|cpu|E_src1[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[0]~19_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N8
dffeas \u0|cpu|cpu|M_mem_baddr[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add9~69_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_mem_baddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_mem_baddr[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_mem_baddr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N27
cyclonev_lcell_comb \u0|cpu|cpu|M_ld_align_sh16~0 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|M_ctrl_ld16~q ),
	.datac(!\u0|cpu|cpu|M_ctrl_ld8~q ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|M_exc_any~combout ),
	.dataf(!\u0|cpu|cpu|M_mem_baddr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_ld_align_sh16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_ld_align_sh16~0 .extended_lut = "off";
defparam \u0|cpu|cpu|M_ld_align_sh16~0 .lut_mask = 64'h000000003F3F0000;
defparam \u0|cpu|cpu|M_ld_align_sh16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N28
dffeas \u0|cpu|cpu|A_ld_align_sh16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_ld_align_sh16~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_ld_align_sh16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_ld_align_sh16 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_ld_align_sh16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N3
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result[11]~0 (
	.dataa(!\u0|cpu|cpu|A_ld_align_sh16~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_ctrl_ld32~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_ld_align_byte1_fill~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[11]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result[11]~0 .lut_mask = 64'h50505050F0F0F0F0;
defparam \u0|cpu|cpu|A_slow_inst_result[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N24
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[9]~18 (
	.dataa(!\u0|cpu|cpu|A_slow_inst_result[11]~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_mux|src_payload~17_combout ),
	.datac(!\u0|cpu|cpu|d_readdata_d1 [9]),
	.datad(!\u0|cpu|cpu|A_slow_inst_result[11]~1_combout ),
	.datae(!\u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout ),
	.dataf(!\u0|cpu|cpu|d_readdata_d1 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[9]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[9]~18 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[9]~18 .lut_mask = 64'h220A770A225F775F;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[9]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N26
dffeas \u0|cpu|cpu|A_slow_inst_result[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[9]~18_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N42
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[1]~18 (
	.dataa(!\u0|cpu|cpu|M_rot_prestep2 [25]),
	.datab(!\u0|cpu|cpu|M_rot_rn [4]),
	.datac(!\u0|cpu|cpu|M_rot_prestep2 [1]),
	.datad(!\u0|cpu|cpu|M_rot_prestep2 [17]),
	.datae(!\u0|cpu|cpu|M_rot_prestep2 [9]),
	.dataf(!\u0|cpu|cpu|M_rot_rn[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[1]~18 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[1]~18 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \u0|cpu|cpu|M_rot[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N12
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~18 (
	.dataa(!\u0|cpu|cpu|M_rot_mask [1]),
	.datab(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datac(!\u0|cpu|cpu|M_rot_pass1~q ),
	.datad(!\u0|cpu|cpu|M_rot[1]~18_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot_sel_fill1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~18 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~18 .lut_mask = 64'h10BF10BF303F303F;
defparam \u0|cpu|cpu|A_shift_rot_result~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \u0|cpu|cpu|A_shift_rot_result[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~18_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N47
dffeas \u0|cpu|cpu|A_mul_cell_p1[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p1[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N21
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[9]~20 (
	.dataa(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.datab(!\u0|cpu|cpu|A_inst_result [9]),
	.datac(!\u0|cpu|cpu|A_slow_inst_result [9]),
	.datad(!\u0|cpu|cpu|A_shift_rot_result [9]),
	.datae(!\u0|cpu|cpu|A_mul_cell_p1 [9]),
	.dataf(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[9]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[9]~20 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[9]~20 .lut_mask = 64'h272727270055AAFF;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[9]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \u0|cpu|cpu|W_wr_data[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[9]~20_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N30
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[9]~11 (
	.dataa(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.datab(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datac(!\u0|cpu|cpu|M_alu_result [9]),
	.datad(!\u0|cpu|cpu|W_wr_data [9]),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[9]~20_combout ),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[9]~11 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[9]~11 .lut_mask = 64'h024613578ACE9BDF;
defparam \u0|cpu|cpu|D_src1_reg[9]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N31
dffeas \u0|cpu|cpu|E_src1[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[9]~11_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N32
dffeas \u0|cpu|cpu|M_mem_baddr[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add9~21_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_mem_baddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_mem_baddr[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_mem_baddr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N38
dffeas \u0|cpu|cpu|A_mem_baddr[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_mem_baddr [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mem_baddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_baddr[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mem_baddr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_data[45] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_data [45] = ( \u0|cpu|cpu|ic_fill_line [4] & ( ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu|cpu|A_mem_baddr [9])) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]) ) ) # ( 
// !\u0|cpu|cpu|ic_fill_line [4] & ( (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu|cpu|A_mem_baddr [9]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_mem_baddr [9]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|ic_fill_line [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_data [45]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[45] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[45] .lut_mask = 64'h0033003355775577;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[45] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N52
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [45]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N48
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~33_sumout ),
	.cout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~33 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N51
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~17_sumout ),
	.cout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~17 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N52
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~17_sumout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N39
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[7]~7 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [9]),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[7]~7 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[7]~7 .lut_mask = 64'h555555550000FFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N58
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout ),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N7
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N30
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~42 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [23]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [23]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~42 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~42 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N32
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~17_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N10
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N23
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller|r_sync_rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N17
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N9
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|resetlatch~0 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [24]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|resetlatch~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|resetlatch~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|resetlatch~0 .lut_mask = 64'h00FC00FCCCFCCCFC;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|resetlatch~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N10
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|resetlatch (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|resetlatch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|resetlatch .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|resetlatch .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N21
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~41 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|Mux37~0_combout ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|resetlatch~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~41 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~41 .lut_mask = 64'h0404040437373737;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N23
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[33] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [33]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[33] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[33] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N54
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N56
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[33] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [33]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[33] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y7_N0
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [33]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y7_N1
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout ),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N39
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~37 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [30]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [30]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~37 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~37 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N12
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~36 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~36 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~36 .lut_mask = 64'h0032003200000000;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N27
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[31]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[31]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[31]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N28
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N42
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~40 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [33]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [31]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~40 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~40 .lut_mask = 64'h052705278DAF8DAF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N44
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[32] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~17_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [32]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[32] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[32] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N54
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~39 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~38_combout ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~37_combout ),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~36_combout ),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [31]),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~39 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~39 .lut_mask = 64'h0202AA025757FF57;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N11
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N14
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N47
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~29_sumout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N17
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[32] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [32]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[32] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N49
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~33_sumout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N33
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[6]~6 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[6]~6 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[6]~6 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N5
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[20]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N34
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [20]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N43
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|Add1~17_sumout ),
	.asdata(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~9 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout  = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [20] & ( (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// !\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) ) ) # ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [20] & ( !\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  ) )

	.dataa(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~9 .lut_mask = 64'hCCCCCCCC88888888;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~10 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout  = ( \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout  & ( (!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20] & (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [20] & 
// ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20] & (((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [20] & 
// \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|rsp_mux|src_payload~9_combout  )

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20]),
	.datab(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [20]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~10 .lut_mask = 64'hFFFFFFFF05370537;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N11
dffeas \u0|cpu|cpu|d_readdata_d1[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N21
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[20]~14 (
	.dataa(!\u0|cpu|cpu|A_ctrl_ld32~q ),
	.datab(!\u0|cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.datac(!\u0|cpu|cpu|d_readdata_d1 [20]),
	.datad(!\u0|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[20]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[20]~14 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[20]~14 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[20]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N22
dffeas \u0|cpu|cpu|A_slow_inst_result[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[20]~14_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N32
dffeas \u0|cpu|cpu|A_inst_result[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_alu_result [20]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|A_inst_result[31]~1_combout ),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N48
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[4]~14 (
	.dataa(!\u0|cpu|cpu|M_rot_prestep2 [12]),
	.datab(!\u0|cpu|cpu|M_rot_prestep2 [28]),
	.datac(!\u0|cpu|cpu|M_rot_prestep2 [4]),
	.datad(!\u0|cpu|cpu|M_rot_prestep2 [20]),
	.datae(!\u0|cpu|cpu|M_rot_rn [4]),
	.dataf(!\u0|cpu|cpu|M_rot_rn[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[4]~14 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[4]~14 .lut_mask = 64'h00FF0F0F55553333;
defparam \u0|cpu|cpu|M_rot[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N57
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~14 (
	.dataa(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datab(!\u0|cpu|cpu|M_rot_mask [4]),
	.datac(!\u0|cpu|cpu|M_rot_sel_fill2~q ),
	.datad(!\u0|cpu|cpu|M_rot_pass2~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~14 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~14 .lut_mask = 64'h15001500D5FFD5FF;
defparam \u0|cpu|cpu|A_shift_rot_result~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N59
dffeas \u0|cpu|cpu|A_shift_rot_result[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~14_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y14_N30
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[20]~16 (
	.dataa(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datab(!\u0|cpu|cpu|A_slow_inst_result [20]),
	.datac(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.datad(!\u0|cpu|cpu|Add12~25_sumout ),
	.datae(!\u0|cpu|cpu|A_inst_result [20]),
	.dataf(!\u0|cpu|cpu|A_shift_rot_result [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[20]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[20]~16 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[20]~16 .lut_mask = 64'h0252A2F20757A7F7;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[20]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N50
dffeas \u0|cpu|cpu|W_wr_data[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[20]~16_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N48
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[20]~33 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.datac(!\u0|cpu|cpu|M_alu_result [20]),
	.datad(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[20]~16_combout ),
	.dataf(!\u0|cpu|cpu|W_wr_data [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[20]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[20]~33 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[20]~33 .lut_mask = 64'h0002001300CE00DF;
defparam \u0|cpu|cpu|D_src2_reg[20]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y14_N26
dffeas \u0|cpu|cpu|D_iw[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N30
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[20]~33 (
	.dataa(!\u0|cpu|cpu|D_ctrl_hi_imm16~q ),
	.datab(!\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~q ),
	.datac(!\u0|cpu|cpu|D_iw [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[20]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[20]~33 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[20]~33 .lut_mask = 64'h080808087F7F7F7F;
defparam \u0|cpu|cpu|D_src2[20]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N18
cyclonev_lcell_comb \u0|cpu|cpu|E_logic_result[20]~10 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_logic_op [1]),
	.datac(!\u0|cpu|cpu|E_src1 [20]),
	.datad(!\u0|cpu|cpu|E_src2[20]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[20]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[20]~10 .extended_lut = "off";
defparam \u0|cpu|cpu|E_logic_result[20]~10 .lut_mask = 64'hC333C333033C033C;
defparam \u0|cpu|cpu|E_logic_result[20]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N0
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[20]~34 (
	.dataa(!\u0|cpu|cpu|D_src2[20]~33_combout ),
	.datab(!\u0|cpu|cpu|E_logic_result[20]~10_combout ),
	.datac(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datad(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datae(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.dataf(!\u0|cpu|cpu|Add9~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[20]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[20]~34 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[20]~34 .lut_mask = 64'h0303555503FF5555;
defparam \u0|cpu|cpu|D_src2[20]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N6
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[20]~8 (
	.dataa(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datac(!\u0|cpu|cpu|D_src2_reg[20]~33_combout ),
	.datad(!\u0|cpu|cpu|D_src2[20]~34_combout ),
	.datae(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.dataf(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[20]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[20]~8 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[20]~8 .lut_mask = 64'h0ADF0ADF005588DD;
defparam \u0|cpu|cpu|D_src2[20]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N48
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[20]~SCLR_LUT (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_src2[20]~8_combout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_src2[24]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[20]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[20]~SCLR_LUT .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[20]~SCLR_LUT .lut_mask = 64'h0F0F00000F0F0000;
defparam \u0|cpu|cpu|E_src2[20]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N50
dffeas \u0|cpu|cpu|E_src2[20]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_src2[20]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2[20]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[20]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[20]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N15
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[20] (
	.dataa(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datab(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datac(!\u0|cpu|cpu|Add9~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_logic_result[20]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[20] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[20] .lut_mask = 64'h0303030357575757;
defparam \u0|cpu|cpu|E_alu_result[20] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N34
dffeas \u0|cpu|cpu|M_alu_result[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_alu_result [20]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N36
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[20]~6 (
	.dataa(!\u0|cpu|cpu|M_alu_result [20]),
	.datab(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.datac(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[20]~16_combout ),
	.dataf(!\u0|cpu|cpu|W_wr_data [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[20]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[20]~6 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[20]~6 .lut_mask = 64'h04C407C734F437F7;
defparam \u0|cpu|cpu|D_src1_reg[20]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N37
dffeas \u0|cpu|cpu|E_src1[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[20]~6_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [20]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N12
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[20]~2 (
	.dataa(!\u0|cpu|cpu|E_src2 [0]),
	.datab(!\u0|cpu|cpu|E_src1 [20]),
	.datac(!\u0|cpu|cpu|E_src1 [18]),
	.datad(!\u0|cpu|cpu|E_src1 [19]),
	.datae(!\u0|cpu|cpu|Add10~0_combout ),
	.dataf(!\u0|cpu|cpu|E_src1 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[20]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[20]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[20]~2 .lut_mask = 64'h22770A0A22775F5F;
defparam \u0|cpu|cpu|E_rot_step1[20]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N14
dffeas \u0|cpu|cpu|M_rot_prestep2[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[20]~2_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[24]~3_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y17_N12
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[0]~8 (
	.dataa(!\u0|cpu|cpu|M_rot_rn [3]),
	.datab(!\u0|cpu|cpu|M_rot_rn [4]),
	.datac(!\u0|cpu|cpu|M_rot_prestep2 [24]),
	.datad(!\u0|cpu|cpu|M_rot_prestep2 [16]),
	.datae(!\u0|cpu|cpu|M_rot_prestep2 [8]),
	.dataf(!\u0|cpu|cpu|M_rot_prestep2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[0]~8 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[0]~8 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \u0|cpu|cpu|M_rot[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N27
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~8 (
	.dataa(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datab(!\u0|cpu|cpu|M_rot_pass3~q ),
	.datac(!\u0|cpu|cpu|M_rot[0]~8_combout ),
	.datad(!\u0|cpu|cpu|M_rot_sel_fill3~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot_mask [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~8 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~8 .lut_mask = 64'h0F470F4747474747;
defparam \u0|cpu|cpu|A_shift_rot_result~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N28
dffeas \u0|cpu|cpu|A_shift_rot_result[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~8_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y13_N27
cyclonev_lcell_comb \u0|cpu|cpu|A_inst_result[24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_alu_result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_inst_result[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[24]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|A_inst_result[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|A_inst_result[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y13_N28
dffeas \u0|cpu|cpu|A_inst_result[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_inst_result[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|A_inst_result[31]~1_combout ),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N12
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[24]~8 (
	.dataa(!\u0|cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.datab(!\u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout ),
	.datac(!\u0|cpu|cpu|d_readdata_d1 [24]),
	.datad(!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_ctrl_ld32~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[24]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[24]~8 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[24]~8 .lut_mask = 64'h1B1B1B1B00FF00FF;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[24]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N13
dffeas \u0|cpu|cpu|A_slow_inst_result[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y15_N51
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[24]~10 (
	.dataa(!\u0|cpu|cpu|A_shift_rot_result [24]),
	.datab(!\u0|cpu|cpu|A_inst_result [24]),
	.datac(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datad(!\u0|cpu|cpu|Add12~1_sumout ),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.dataf(!\u0|cpu|cpu|A_slow_inst_result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[24]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[24]~10 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[24]~10 .lut_mask = 64'h303F0505303FF5F5;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[24]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y15_N59
dffeas \u0|cpu|cpu|W_wr_data[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[24]~10_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y15_N0
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[24]~0 (
	.dataa(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datab(!\u0|cpu|cpu|W_wr_data [24]),
	.datac(!\u0|cpu|cpu|A_wr_data_unfiltered[24]~10_combout ),
	.datad(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.datae(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24]),
	.dataf(!\u0|cpu|cpu|M_alu_result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[24]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[24]~0 .lut_mask = 64'h0027AA275527FF27;
defparam \u0|cpu|cpu|D_src1_reg[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y15_N1
dffeas \u0|cpu|cpu|E_src1[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[24]~0_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [24]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y15_N27
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[24]~25 (
	.dataa(!\u0|cpu|cpu|E_alu_result~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datae(!\u0|cpu|cpu|D_src2_reg[0]~1_combout ),
	.dataf(!\u0|cpu|cpu|Add9~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[24]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[24]~25 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[24]~25 .lut_mask = 64'h00005555000055FF;
defparam \u0|cpu|cpu|D_src2_reg[24]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N54
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[24]~73 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[24]~25_combout ),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datac(!\u0|cpu|cpu|D_ctrl_b_is_dst~q ),
	.datad(!\u0|cpu|cpu|D_src2_reg[26]~83_combout ),
	.datae(!\u0|cpu|cpu|D_src2_reg[20]~0_combout ),
	.dataf(!\u0|cpu|cpu|D_src2_reg[24]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[24]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[24]~73 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[24]~73 .lut_mask = 64'h55575577FFFFFFFF;
defparam \u0|cpu|cpu|D_src2_reg[24]~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N55
dffeas \u0|cpu|cpu|E_src2_reg[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[24]~73_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N24
cyclonev_lcell_comb \u0|cpu|cpu|E_st_data[24]~1 (
	.dataa(!\u0|cpu|cpu|E_src2_reg [8]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_ctrl_mem16~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2_reg [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_st_data[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_st_data[24]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|E_st_data[24]~1 .lut_mask = 64'h05050505F5F5F5F5;
defparam \u0|cpu|cpu|E_st_data[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y12_N25
dffeas \u0|cpu|cpu|M_st_data[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_st_data[24]~1_combout ),
	.asdata(\u0|cpu|cpu|E_src2_reg [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_ctrl_mem8~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N58
dffeas \u0|cpu|cpu|A_st_data[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [24]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~8 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~8_combout  = ( \u0|cpu|cpu|A_st_data [24] & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_st_data [24]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~8 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~8_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout  = ( \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [24] & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )) # 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [24] & 
// \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) ) )

	.dataa(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [24]),
	.datab(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~1 .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N38
dffeas \u0|cpu|cpu|d_readdata_d1[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~16 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~16_combout  = ( \u0|cpu|cpu|A_st_data [8] & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_st_data [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~16 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~16 .lut_mask = 64'h0000333300003333;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~16_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N33
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate~0 (
	.dataa(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate~0 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate~0 .lut_mask = 64'h5555555559595555;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N38
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N29
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate1 .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate1 .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N34
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate1~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate2 .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N33
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|always2~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate2~q ),
	.datad(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|jupdate1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|always2~0 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|always2~0 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N24
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_pause~0 (
	.dataa(!\u0|jtag_uart|t_dav~q ),
	.datab(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|always2~1_combout ),
	.datac(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|always2~0_combout ),
	.datad(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_valid~q ),
	.datae(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|rst2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_pause~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_pause~0 .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_pause~0 .lut_mask = 64'h000000003F1F3F3F;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_pause~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N26
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_pause (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_pause~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_pause~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_pause .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_pause .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N15
cyclonev_lcell_comb \u0|jtag_uart|pause_irq~0 (
// Equation(s):
// \u0|jtag_uart|pause_irq~0_combout  = ( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( ((!\u0|jtag_uart|read_0~q  & \u0|jtag_uart|pause_irq~q )) # (\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_pause~q 
// ) ) ) # ( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( (!\u0|jtag_uart|read_0~q  & \u0|jtag_uart|pause_irq~q ) ) )

	.dataa(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_pause~q ),
	.datab(gnd),
	.datac(!\u0|jtag_uart|read_0~q ),
	.datad(!\u0|jtag_uart|pause_irq~q ),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|pause_irq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|pause_irq~0 .extended_lut = "off";
defparam \u0|jtag_uart|pause_irq~0 .lut_mask = 64'h00F000F055F555F5;
defparam \u0|jtag_uart|pause_irq~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N17
dffeas \u0|jtag_uart|pause_irq (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|pause_irq~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|pause_irq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|pause_irq .is_wysiwyg = "true";
defparam \u0|jtag_uart|pause_irq .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N13
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N7
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N1
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N4
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N30
cyclonev_lcell_comb \u0|jtag_uart|Add0~21 (
// Equation(s):
// \u0|jtag_uart|Add0~21_sumout  = SUM(( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q  ) + ( 
// !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q  ) + ( !VCC ))
// \u0|jtag_uart|Add0~22  = CARRY(( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q  ) + ( 
// !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|Add0~21_sumout ),
	.cout(\u0|jtag_uart|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|Add0~21 .extended_lut = "off";
defparam \u0|jtag_uart|Add0~21 .lut_mask = 64'h000000FF0000CCCC;
defparam \u0|jtag_uart|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N33
cyclonev_lcell_comb \u0|jtag_uart|Add0~25 (
// Equation(s):
// \u0|jtag_uart|Add0~25_sumout  = SUM(( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q  ) + ( GND ) + ( \u0|jtag_uart|Add0~22  ))
// \u0|jtag_uart|Add0~26  = CARRY(( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q  ) + ( GND ) + ( \u0|jtag_uart|Add0~22  ))

	.dataa(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|Add0~25_sumout ),
	.cout(\u0|jtag_uart|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|Add0~25 .extended_lut = "off";
defparam \u0|jtag_uart|Add0~25 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \u0|jtag_uart|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N36
cyclonev_lcell_comb \u0|jtag_uart|Add0~17 (
// Equation(s):
// \u0|jtag_uart|Add0~17_sumout  = SUM(( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( GND ) + ( \u0|jtag_uart|Add0~26  ))
// \u0|jtag_uart|Add0~18  = CARRY(( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( GND ) + ( \u0|jtag_uart|Add0~26  ))

	.dataa(gnd),
	.datab(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|Add0~17_sumout ),
	.cout(\u0|jtag_uart|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|Add0~17 .extended_lut = "off";
defparam \u0|jtag_uart|Add0~17 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \u0|jtag_uart|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N39
cyclonev_lcell_comb \u0|jtag_uart|Add0~1 (
// Equation(s):
// \u0|jtag_uart|Add0~1_sumout  = SUM(( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q  ) + ( GND ) + ( \u0|jtag_uart|Add0~18  ))
// \u0|jtag_uart|Add0~2  = CARRY(( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q  ) + ( GND ) + ( \u0|jtag_uart|Add0~18  ))

	.dataa(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|Add0~1_sumout ),
	.cout(\u0|jtag_uart|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|Add0~1 .extended_lut = "off";
defparam \u0|jtag_uart|Add0~1 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \u0|jtag_uart|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N42
cyclonev_lcell_comb \u0|jtag_uart|Add0~5 (
// Equation(s):
// \u0|jtag_uart|Add0~5_sumout  = SUM(( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( GND ) + ( \u0|jtag_uart|Add0~2  ))
// \u0|jtag_uart|Add0~6  = CARRY(( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( GND ) + ( \u0|jtag_uart|Add0~2  ))

	.dataa(gnd),
	.datab(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|Add0~5_sumout ),
	.cout(\u0|jtag_uart|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|Add0~5 .extended_lut = "off";
defparam \u0|jtag_uart|Add0~5 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \u0|jtag_uart|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N45
cyclonev_lcell_comb \u0|jtag_uart|Add0~9 (
// Equation(s):
// \u0|jtag_uart|Add0~9_sumout  = SUM(( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( VCC ) + ( \u0|jtag_uart|Add0~6  ))
// \u0|jtag_uart|Add0~10  = CARRY(( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( VCC ) + ( \u0|jtag_uart|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|Add0~9_sumout ),
	.cout(\u0|jtag_uart|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|Add0~9 .extended_lut = "off";
defparam \u0|jtag_uart|Add0~9 .lut_mask = 64'h000000000000F0F0;
defparam \u0|jtag_uart|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N48
cyclonev_lcell_comb \u0|jtag_uart|Add0~13 (
// Equation(s):
// \u0|jtag_uart|Add0~13_sumout  = SUM(( VCC ) + ( GND ) + ( \u0|jtag_uart|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|Add0~13 .extended_lut = "off";
defparam \u0|jtag_uart|Add0~13 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \u0|jtag_uart|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N12
cyclonev_lcell_comb \u0|jtag_uart|LessThan1~0 (
// Equation(s):
// \u0|jtag_uart|LessThan1~0_combout  = ( \u0|jtag_uart|Add0~21_sumout  & ( \u0|jtag_uart|Add0~17_sumout  ) ) # ( !\u0|jtag_uart|Add0~21_sumout  & ( (\u0|jtag_uart|Add0~17_sumout  & ((\u0|jtag_uart|Add0~25_sumout ) # 
// (\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q ),
	.datac(!\u0|jtag_uart|Add0~25_sumout ),
	.datad(!\u0|jtag_uart|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|LessThan1~0 .extended_lut = "off";
defparam \u0|jtag_uart|LessThan1~0 .lut_mask = 64'h003F003F00FF00FF;
defparam \u0|jtag_uart|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N6
cyclonev_lcell_comb \u0|jtag_uart|LessThan1~1 (
// Equation(s):
// \u0|jtag_uart|LessThan1~1_combout  = ( !\u0|jtag_uart|LessThan1~0_combout  & ( (!\u0|jtag_uart|Add0~13_sumout  & (!\u0|jtag_uart|Add0~1_sumout  & (!\u0|jtag_uart|Add0~5_sumout  & !\u0|jtag_uart|Add0~9_sumout ))) ) )

	.dataa(!\u0|jtag_uart|Add0~13_sumout ),
	.datab(!\u0|jtag_uart|Add0~1_sumout ),
	.datac(!\u0|jtag_uart|Add0~5_sumout ),
	.datad(!\u0|jtag_uart|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|LessThan1~1 .extended_lut = "off";
defparam \u0|jtag_uart|LessThan1~1 .lut_mask = 64'h8000800000000000;
defparam \u0|jtag_uart|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N7
dffeas \u0|jtag_uart|fifo_AF (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|LessThan1~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|fifo_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|fifo_AF .is_wysiwyg = "true";
defparam \u0|jtag_uart|fifo_AF .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N54
cyclonev_lcell_comb \u0|jtag_uart|ien_AE~0 (
// Equation(s):
// \u0|jtag_uart|ien_AE~0_combout  = ( \u0|mm_interconnect_0|router|Equal5~0_combout  & ( (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & (\u0|cpu|cpu|d_write~q  & (!\u0|jtag_uart|av_waitrequest~q  & 
// \u0|cpu|cpu|A_mem_baddr [2]))) ) )

	.dataa(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datab(!\u0|cpu|cpu|d_write~q ),
	.datac(!\u0|jtag_uart|av_waitrequest~q ),
	.datad(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|router|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|ien_AE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|ien_AE~0 .extended_lut = "off";
defparam \u0|jtag_uart|ien_AE~0 .lut_mask = 64'h0000000000100010;
defparam \u0|jtag_uart|ien_AE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N47
dffeas \u0|jtag_uart|ien_AF (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_st_data [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|jtag_uart|ien_AE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|ien_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|ien_AF .is_wysiwyg = "true";
defparam \u0|jtag_uart|ien_AF .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N3
cyclonev_lcell_comb \u0|jtag_uart|av_readdata[8]~0 (
// Equation(s):
// \u0|jtag_uart|av_readdata[8]~0_combout  = ( \u0|jtag_uart|ien_AF~q  & ( (\u0|jtag_uart|fifo_AF~q ) # (\u0|jtag_uart|pause_irq~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|jtag_uart|pause_irq~q ),
	.datad(!\u0|jtag_uart|fifo_AF~q ),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|ien_AF~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|av_readdata[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|av_readdata[8]~0 .extended_lut = "off";
defparam \u0|jtag_uart|av_readdata[8]~0 .lut_mask = 64'h000000000FFF0FFF;
defparam \u0|jtag_uart|av_readdata[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N4
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|av_readdata[8]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N58
dffeas \u0|sys_clk_timer|counter_snapshot[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|internal_counter [24]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[24] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N6
cyclonev_lcell_comb \u0|sys_clk_timer|counter_snapshot[8]~5 (
// Equation(s):
// \u0|sys_clk_timer|counter_snapshot[8]~5_combout  = !\u0|sys_clk_timer|internal_counter [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|internal_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|counter_snapshot[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[8]~5 .extended_lut = "off";
defparam \u0|sys_clk_timer|counter_snapshot[8]~5 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u0|sys_clk_timer|counter_snapshot[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N7
dffeas \u0|sys_clk_timer|counter_snapshot[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|counter_snapshot[8]~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[8] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N42
cyclonev_lcell_comb \u0|sys_clk_timer|read_mux_out[8]~37 (
// Equation(s):
// \u0|sys_clk_timer|read_mux_out[8]~37_combout  = ( !\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( ((\u0|cpu|cpu|A_mem_baddr [3] & ((!\u0|cpu|cpu|A_mem_baddr [2] & (!\u0|sys_clk_timer|period_l_register [8])) # (\u0|cpu|cpu|A_mem_baddr [2] & 
// ((\u0|sys_clk_timer|period_h_register [8])))))) ) ) # ( \u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( (!\u0|cpu|cpu|A_mem_baddr [3] & ((!\u0|cpu|cpu|A_mem_baddr [2] & (((\u0|sys_clk_timer|counter_snapshot [8])))) # (\u0|cpu|cpu|A_mem_baddr [2] & 
// (\u0|sys_clk_timer|counter_snapshot [24])))) ) )

	.dataa(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datab(!\u0|sys_clk_timer|counter_snapshot [24]),
	.datac(!\u0|sys_clk_timer|counter_snapshot [8]),
	.datad(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datae(!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.dataf(!\u0|sys_clk_timer|period_h_register [8]),
	.datag(!\u0|sys_clk_timer|period_l_register [8]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|read_mux_out[8]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|read_mux_out[8]~37 .extended_lut = "on";
defparam \u0|sys_clk_timer|read_mux_out[8]~37 .lut_mask = 64'h00A01B0000F51B00;
defparam \u0|sys_clk_timer|read_mux_out[8]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N43
dffeas \u0|sys_clk_timer|readdata[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|read_mux_out[8]~37_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|readdata[8] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|readdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N11
dffeas \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|readdata [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~12 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout  = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [8] & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [8]) # (\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [8] & ( 
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [8] ) ) ) # ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [8] & 
// ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [8]),
	.dataf(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~12 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~12 .lut_mask = 64'h000033330F0F3F3F;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~13 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout  = ( \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout  ) # ( !\u0|mm_interconnect_0|rsp_mux|src_payload~12_combout  & ( (!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8] & 
// (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [8] & ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8] & (((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [8] & 
// \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8]),
	.datab(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [8]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~13 .lut_mask = 64'h05370537FFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N23
dffeas \u0|cpu|cpu|d_readdata_d1[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~13_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N6
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[8]~16 (
	.dataa(!\u0|cpu|cpu|d_readdata_d1 [24]),
	.datab(!\u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout ),
	.datac(!\u0|cpu|cpu|d_readdata_d1 [8]),
	.datad(!\u0|mm_interconnect_0|rsp_mux|src_payload~13_combout ),
	.datae(!\u0|cpu|cpu|A_slow_inst_result[11]~1_combout ),
	.dataf(!\u0|cpu|cpu|A_slow_inst_result[11]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[8]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[8]~16 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[8]~16 .lut_mask = 64'h00FF0F0F33335555;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[8]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N7
dffeas \u0|cpu|cpu|A_slow_inst_result[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[8]~16_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y17_N0
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[0]~16 (
	.dataa(!\u0|cpu|cpu|M_rot_rn [3]),
	.datab(!\u0|cpu|cpu|M_rot_rn [4]),
	.datac(!\u0|cpu|cpu|M_rot_prestep2 [24]),
	.datad(!\u0|cpu|cpu|M_rot_prestep2 [16]),
	.datae(!\u0|cpu|cpu|M_rot_prestep2 [8]),
	.dataf(!\u0|cpu|cpu|M_rot_prestep2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[0]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[0]~16 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[0]~16 .lut_mask = 64'h02138A9B4657CEDF;
defparam \u0|cpu|cpu|M_rot[0]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N30
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~16 (
	.dataa(!\u0|cpu|cpu|M_rot_mask [0]),
	.datab(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datac(!\u0|cpu|cpu|M_rot[0]~16_combout ),
	.datad(!\u0|cpu|cpu|M_rot_pass1~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot_sel_fill1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~16 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~16 .lut_mask = 64'h1B0F1B0F330F330F;
defparam \u0|cpu|cpu|A_shift_rot_result~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y17_N31
dffeas \u0|cpu|cpu|A_shift_rot_result[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~16_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N38
dffeas \u0|cpu|cpu|A_mul_cell_p1[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p1[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N36
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[8]~18 (
	.dataa(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datab(!\u0|cpu|cpu|A_slow_inst_result [8]),
	.datac(!\u0|cpu|cpu|A_shift_rot_result [8]),
	.datad(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.datae(!\u0|cpu|cpu|A_mul_cell_p1 [8]),
	.dataf(!\u0|cpu|cpu|A_inst_result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[8]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[8]~18 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[8]~18 .lut_mask = 64'h00275527AA27FF27;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[8]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N0
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[17]~39 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~q ),
	.datac(!\u0|cpu|cpu|D_ctrl_hi_imm16~q ),
	.datad(!\u0|cpu|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[17]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[17]~39 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[17]~39 .lut_mask = 64'h00C000C03FFF3FFF;
defparam \u0|cpu|cpu|D_src2[17]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N18
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[17]~40 (
	.dataa(!\u0|cpu|cpu|D_src2[17]~39_combout ),
	.datab(!\u0|cpu|cpu|Add9~97_sumout ),
	.datac(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datad(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datae(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.dataf(!\u0|cpu|cpu|E_logic_result[17]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[17]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[17]~40 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[17]~40 .lut_mask = 64'h0303555503FF5555;
defparam \u0|cpu|cpu|D_src2[17]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N24
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[17]~7 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.datac(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datad(!\u0|cpu|cpu|D_src2_reg[17]~32_combout ),
	.datae(!\u0|cpu|cpu|D_src2[17]~40_combout ),
	.dataf(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[17]~7 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[17]~7 .lut_mask = 64'h10BAB0BA0000FFFF;
defparam \u0|cpu|cpu|D_src2[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N21
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[17]~SCLR_LUT (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|E_src2[24]~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_src2[17]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[17]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[17]~SCLR_LUT .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[17]~SCLR_LUT .lut_mask = 64'h00000000FF00FF00;
defparam \u0|cpu|cpu|E_src2[17]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N23
dffeas \u0|cpu|cpu|E_src2[17]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_src2[17]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2[17]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[17]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[17]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N9
cyclonev_lcell_comb \u0|cpu|cpu|E_logic_result[17]~9 (
	.dataa(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|E_logic_op [1]),
	.datac(!\u0|cpu|cpu|E_src2[17]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src1 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[17]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[17]~9 .extended_lut = "off";
defparam \u0|cpu|cpu|E_logic_result[17]~9 .lut_mask = 64'h8383838336363636;
defparam \u0|cpu|cpu|E_logic_result[17]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N12
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[17] (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_logic_result[17]~9_combout ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|Add9~97_sumout ),
	.datae(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.dataf(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[17] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[17] .lut_mask = 64'h000000FF333333FF;
defparam \u0|cpu|cpu|E_alu_result[17] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N30
cyclonev_lcell_comb \u0|cpu|cpu|M_alu_result[17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_alu_result [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_alu_result[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[17]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_alu_result[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_alu_result[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N31
dffeas \u0|cpu|cpu|M_alu_result[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_alu_result[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N36
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[17]~5 (
	.dataa(!\u0|cpu|cpu|M_alu_result [17]),
	.datab(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.datad(!\u0|cpu|cpu|W_wr_data [17]),
	.datae(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.dataf(!\u0|cpu|cpu|A_wr_data_unfiltered[17]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[17]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[17]~5 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[17]~5 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \u0|cpu|cpu|D_src1_reg[17]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N37
dffeas \u0|cpu|cpu|E_src1[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[17]~5_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [17]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N18
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_step1[19]~29 (
	.dataa(!\u0|cpu|cpu|E_src2 [0]),
	.datab(!\u0|cpu|cpu|Add10~0_combout ),
	.datac(!\u0|cpu|cpu|E_src1 [17]),
	.datad(!\u0|cpu|cpu|E_src1[16]~DUPLICATE_q ),
	.datae(!\u0|cpu|cpu|E_src1 [19]),
	.dataf(!\u0|cpu|cpu|E_src1 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_step1[19]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_step1[19]~29 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_step1[19]~29 .lut_mask = 64'h02138A9B4657CEDF;
defparam \u0|cpu|cpu|E_rot_step1[19]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N20
dffeas \u0|cpu|cpu|M_rot_prestep2[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_step1[19]~29_combout ),
	.asdata(\u0|cpu|cpu|E_rot_step1[23]~26_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|Add10~1_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_prestep2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_prestep2[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_prestep2[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N6
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[7]~7 (
	.dataa(!\u0|cpu|cpu|M_rot_prestep2 [23]),
	.datab(!\u0|cpu|cpu|M_rot_prestep2 [7]),
	.datac(!\u0|cpu|cpu|M_rot_rn[3]~DUPLICATE_q ),
	.datad(!\u0|cpu|cpu|M_rot_prestep2 [15]),
	.datae(!\u0|cpu|cpu|M_rot_rn [4]),
	.dataf(!\u0|cpu|cpu|M_rot_prestep2 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[7]~7 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[7]~7 .lut_mask = 64'h3030505F3F3F505F;
defparam \u0|cpu|cpu|M_rot[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N27
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~7 (
	.dataa(!\u0|cpu|cpu|M_rot_mask [7]),
	.datab(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datac(!\u0|cpu|cpu|M_rot_pass0~q ),
	.datad(!\u0|cpu|cpu|M_rot_sel_fill0~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~7 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~7 .lut_mask = 64'h10301030BF3FBF3F;
defparam \u0|cpu|cpu|A_shift_rot_result~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \u0|cpu|cpu|A_shift_rot_result[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~7_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N26
dffeas \u0|cpu|cpu|A_mul_cell_p1[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p1[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N6
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[7]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[7]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N7
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[7]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N37
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout  = \~GND~combout 

	.dataa(!\~GND~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N18
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N19
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[0] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N0
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N1
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N3
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N4
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N6
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N7
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N9
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N10
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N12
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N13
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N15
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N16
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N30
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N31
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N33
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N34
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N36
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N37
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N39
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N40
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N42
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.cout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N43
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N45
cyclonev_lcell_comb \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout  = SUM(( \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] ) + ( GND ) + ( 
// \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .extended_lut = "off";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N46
dffeas \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N55
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[1] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N58
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[2] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N48
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder (
	.dataa(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N49
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[3] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N51
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N52
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[4] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N45
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N46
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[5] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N43
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[6] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N12
cyclonev_lcell_comb \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder .extended_lut = "off";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N13
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[7] .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\u0|jtag_uart|wr_rfifo~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\u0|jtag_uart|wr_rfifo~combout ),
	.ena1(\u0|jtag_uart|fifo_rd~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata [7],\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata [6],\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata [5],
\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata [4],\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata [3],\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata [2],\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata [1],
\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|wdata [0]}),
	.portaaddr({\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 6;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 63;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 6;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 63;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X12_Y5_N56
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout ),
	.asdata(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|router|Equal3~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal3~0_combout  = ( \u0|cpu|cpu|A_mem_baddr [5] & ( (\u0|mm_interconnect_0|router|Equal2~1_combout  & (!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & \u0|mm_interconnect_0|router|Equal2~0_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|router|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal3~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|Equal3~0 .lut_mask = 64'h0000000000500050;
defparam \u0|mm_interconnect_0|router|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0]) # 
// (\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & ( ((!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0])) # (\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h0FCF0FCF0FFF0FFF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N8
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1_combout  = ( \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1] & ( \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout  & ( 
// !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1] & ( \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout  & ( 
// \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1]),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1 .lut_mask = 64'h000000000F0FF0F0;
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N25
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N15
cyclonev_lcell_comb \u0|led_pio|always0~0 (
// Equation(s):
// \u0|led_pio|always0~0_combout  = ( \u0|cpu|cpu|d_write~q  & ( \u0|cpu|cpu|clr_break_line~q  ) )

	.dataa(!\u0|cpu|cpu|clr_break_line~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|d_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|always0~0 .extended_lut = "off";
defparam \u0|led_pio|always0~0 .lut_mask = 64'h0000000055555555;
defparam \u0|led_pio|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout  = ( \u0|mm_interconnect_0|router|Equal3~0_combout  & ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & ( (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1] & 
// \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]) ) ) ) # ( \u0|mm_interconnect_0|router|Equal3~0_combout  & ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1] & (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] $ (!\u0|led_pio|always0~0_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]),
	.datad(!\u0|led_pio|always0~0_combout ),
	.datae(!\u0|mm_interconnect_0|router|Equal3~0_combout ),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~0 .lut_mask = 64'h00000AA000000A0A;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0] & (((\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used 
// [1])))) # (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0] & (!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0_combout )))) ) ) # ( !\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & 
// ((!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00FC00FC04FC04FC;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N10
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] & ( \u0|led_pio|always0~0_combout  & ( (\u0|mm_interconnect_0|router|Equal3~0_combout  & 
// (\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout  & !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1])) ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] & ( \u0|led_pio|always0~0_combout  & ( 
// (\u0|mm_interconnect_0|router|Equal3~0_combout  & (\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout  & (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1]))) ) ) ) # ( 
// \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] & ( !\u0|led_pio|always0~0_combout  & ( (\u0|mm_interconnect_0|router|Equal3~0_combout  & (\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout  & 
// (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1]))) ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] & ( !\u0|led_pio|always0~0_combout  & 
// ( (\u0|mm_interconnect_0|router|Equal3~0_combout  & (\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout  & !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1])) ) ) )

	.dataa(!\u0|mm_interconnect_0|router|Equal3~0_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1]),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]),
	.dataf(!\u0|led_pio|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0 .lut_mask = 64'h1010001000101010;
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2_combout  = ( !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] & ( \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2 .lut_mask = 64'h00000000FFFF0000;
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N37
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout  = ( \u0|mm_interconnect_0|router|Equal3~0_combout  & ( !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1] & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0_combout  & (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] $ (!\u0|led_pio|always0~0_combout 
// )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ),
	.datad(!\u0|led_pio|always0~0_combout ),
	.datae(!\u0|mm_interconnect_0|router|Equal3~0_combout ),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000040800000000;
defparam \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N56
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N4
dffeas \u0|sys_clk_timer|counter_snapshot[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|internal_counter [23]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[23] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N31
dffeas \u0|sys_clk_timer|counter_snapshot[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|internal_counter [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[7] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N48
cyclonev_lcell_comb \u0|sys_clk_timer|read_mux_out[7]~41 (
// Equation(s):
// \u0|sys_clk_timer|read_mux_out[7]~41_combout  = ( !\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( ((\u0|cpu|cpu|A_mem_baddr [3] & ((!\u0|cpu|cpu|A_mem_baddr [2] & (\u0|sys_clk_timer|period_l_register [7])) # (\u0|cpu|cpu|A_mem_baddr [2] & 
// ((\u0|sys_clk_timer|period_h_register [7])))))) ) ) # ( \u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( (!\u0|cpu|cpu|A_mem_baddr [3] & (((!\u0|cpu|cpu|A_mem_baddr [2] & ((\u0|sys_clk_timer|counter_snapshot [7]))) # (\u0|cpu|cpu|A_mem_baddr [2] & 
// (\u0|sys_clk_timer|counter_snapshot [23]))))) ) )

	.dataa(!\u0|sys_clk_timer|counter_snapshot [23]),
	.datab(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datac(!\u0|sys_clk_timer|counter_snapshot [7]),
	.datad(!\u0|sys_clk_timer|period_h_register [7]),
	.datae(!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datag(!\u0|sys_clk_timer|period_l_register [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|read_mux_out[7]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|read_mux_out[7]~41 .extended_lut = "on";
defparam \u0|sys_clk_timer|read_mux_out[7]~41 .lut_mask = 64'h03030C0C00334444;
defparam \u0|sys_clk_timer|read_mux_out[7]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N49
dffeas \u0|sys_clk_timer|readdata[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|read_mux_out[7]~41_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|readdata[7] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|readdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N38
dffeas \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|readdata [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N33
cyclonev_lcell_comb \u0|led_pio|always0~1 (
// Equation(s):
// \u0|led_pio|always0~1_combout  = ( !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] & ( (!\u0|cpu|cpu|A_mem_baddr [3] & (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1] & !\u0|cpu|cpu|A_mem_baddr [2])) ) )

	.dataa(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1]),
	.datad(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|always0~1 .extended_lut = "off";
defparam \u0|led_pio|always0~1 .lut_mask = 64'hA000A00000000000;
defparam \u0|led_pio|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N30
cyclonev_lcell_comb \u0|led_pio|always0~2 (
// Equation(s):
// \u0|led_pio|always0~2_combout  = ( \u0|led_pio|always0~1_combout  & ( (\u0|led_pio|always0~0_combout  & (\u0|mm_interconnect_0|router|Equal3~0_combout  & !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1])) ) )

	.dataa(gnd),
	.datab(!\u0|led_pio|always0~0_combout ),
	.datac(!\u0|mm_interconnect_0|router|Equal3~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\u0|led_pio|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|always0~2 .extended_lut = "off";
defparam \u0|led_pio|always0~2 .lut_mask = 64'h0000000003000300;
defparam \u0|led_pio|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N34
dffeas \u0|led_pio|data_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_st_data [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led_pio|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_pio|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_pio|data_out[7] .is_wysiwyg = "true";
defparam \u0|led_pio|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N9
cyclonev_lcell_comb \u0|led_pio|readdata[7] (
// Equation(s):
// \u0|led_pio|readdata [7] = ( \u0|led_pio|data_out [7] & ( (!\u0|cpu|cpu|A_mem_baddr [2] & !\u0|cpu|cpu|A_mem_baddr [3]) ) )

	.dataa(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datab(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_pio|data_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|readdata [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|readdata[7] .extended_lut = "off";
defparam \u0|led_pio|readdata[7] .lut_mask = 64'h0000000088888888;
defparam \u0|led_pio|readdata[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N11
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|led_pio|readdata [7]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[7]~10 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[7]~10_combout  = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [7] & ( \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [7] & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7]) # 
// (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) ) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [7] & ( \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [7] & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7]) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]))) 
// ) ) ) # ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [7] & ( !\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [7] & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & 
// ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7]) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]))) ) ) ) # ( 
// !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [7] & ( !\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [7] & ( (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7]) # 
// (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datae(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [7]),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[7]~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[7]~10 .lut_mask = 64'hFAFAFA00C8C8C800;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[7] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [7] = ( \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( ((!\u0|mm_interconnect_0|rsp_mux|src_data[7]~10_combout ) # ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [7] & 
// \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( 
// (!\u0|mm_interconnect_0|rsp_mux|src_data[7]~10_combout ) # ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [7] & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )) ) )

	.dataa(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [7]),
	.datab(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7]),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_data[7]~10_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[7] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[7] .lut_mask = 64'hF0F5F0F5F3F7F3F7;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N35
dffeas \u0|cpu|cpu|d_readdata_d1[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data [7]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N51
cyclonev_lcell_comb \u0|cpu|cpu|M_mem_baddr[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|Add9~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_mem_baddr[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_mem_baddr[0]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_mem_baddr[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_mem_baddr[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y11_N52
dffeas \u0|cpu|cpu|M_mem_baddr[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_mem_baddr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_mem_baddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_mem_baddr[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_mem_baddr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N48
cyclonev_lcell_comb \u0|cpu|cpu|M_ld_align_sh8 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|M_exc_any~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|M_mem_baddr [0]),
	.dataf(!\u0|cpu|cpu|M_ctrl_ld8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_ld_align_sh8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_ld_align_sh8 .extended_lut = "off";
defparam \u0|cpu|cpu|M_ld_align_sh8 .lut_mask = 64'h000000000000CCCC;
defparam \u0|cpu|cpu|M_ld_align_sh8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N49
dffeas \u0|cpu|cpu|A_ld_align_sh8 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_ld_align_sh8~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_ld_align_sh8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_ld_align_sh8 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_ld_align_sh8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N36
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[7]~7 (
	.dataa(!\u0|cpu|cpu|d_readdata_d1 [31]),
	.datab(!\u0|cpu|cpu|A_ld_align_sh16~q ),
	.datac(!\u0|cpu|cpu|d_readdata_d1 [15]),
	.datad(!\u0|cpu|cpu|d_readdata_d1 [7]),
	.datae(!\u0|cpu|cpu|A_ld_align_sh8~q ),
	.dataf(!\u0|cpu|cpu|d_readdata_d1 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[7]~7 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[7]~7 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N37
dffeas \u0|cpu|cpu|A_slow_inst_result[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[7]~7_combout ),
	.asdata(\u0|mm_interconnect_0|rsp_mux|src_data [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|A_ctrl_ld32~q ),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N24
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[7]~9 (
	.dataa(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datab(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.datac(!\u0|cpu|cpu|A_inst_result [7]),
	.datad(!\u0|cpu|cpu|A_shift_rot_result [7]),
	.datae(!\u0|cpu|cpu|A_mul_cell_p1 [7]),
	.dataf(!\u0|cpu|cpu|A_slow_inst_result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[7]~9 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[7]~9 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N24
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[4]~43 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datab(!\u0|cpu|cpu|E_src2[0]~2_combout ),
	.datac(!\u0|cpu|cpu|D_src2_reg[0]~8_combout ),
	.datad(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datae(!\u0|cpu|cpu|D_iw [10]),
	.dataf(!\u0|cpu|cpu|D_src2_reg[4]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[4]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[4]~43 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[4]~43 .lut_mask = 64'h880088CC8C008CCC;
defparam \u0|cpu|cpu|D_src2[4]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N36
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[4]~45 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[0]~8_combout ),
	.datab(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datad(!\u0|cpu|cpu|D_src2_reg[4]~17_combout ),
	.datae(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.dataf(!\u0|cpu|cpu|D_src2[4]~43_combout ),
	.datag(!\u0|cpu|cpu|E_alu_result [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[4]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[4]~45 .extended_lut = "on";
defparam \u0|cpu|cpu|D_src2[4]~45 .lut_mask = 64'h000000003F7F3F7F;
defparam \u0|cpu|cpu|D_src2[4]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y14_N37
dffeas \u0|cpu|cpu|E_src2[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2[4]~45_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y17_N9
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_pass0~0 (
	.dataa(!\u0|cpu|cpu|E_ctrl_rot~q ),
	.datab(!\u0|cpu|cpu|E_src2 [4]),
	.datac(!\u0|cpu|cpu|E_src2 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_pass0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_pass0~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_pass0~0 .lut_mask = 64'h55555555FDFDFDFD;
defparam \u0|cpu|cpu|E_rot_pass0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y17_N10
dffeas \u0|cpu|cpu|M_rot_pass0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_pass0~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_pass0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_pass0 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_pass0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y17_N18
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[5]~5 (
	.dataa(!\u0|cpu|cpu|M_rot_prestep2 [5]),
	.datab(!\u0|cpu|cpu|M_rot_prestep2 [29]),
	.datac(!\u0|cpu|cpu|M_rot_rn [3]),
	.datad(!\u0|cpu|cpu|M_rot_prestep2 [21]),
	.datae(!\u0|cpu|cpu|M_rot_rn [4]),
	.dataf(!\u0|cpu|cpu|M_rot_prestep2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[5]~5 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[5]~5 .lut_mask = 64'h535300F053530FFF;
defparam \u0|cpu|cpu|M_rot[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N36
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~5 (
	.dataa(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datab(!\u0|cpu|cpu|M_rot_pass0~q ),
	.datac(!\u0|cpu|cpu|M_rot[5]~5_combout ),
	.datad(!\u0|cpu|cpu|M_rot_mask [5]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot_sel_fill0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~5 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~5 .lut_mask = 64'h0F470F4747474747;
defparam \u0|cpu|cpu|A_shift_rot_result~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N37
dffeas \u0|cpu|cpu|A_shift_rot_result[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\~GND~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N53
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout ),
	.asdata(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N5
dffeas \u0|sys_clk_timer|period_h_register[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_h_register[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_h_register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[5] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_h_register[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N34
dffeas \u0|sys_clk_timer|counter_snapshot[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|internal_counter [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[5] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N55
dffeas \u0|sys_clk_timer|counter_snapshot[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|internal_counter [21]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[21] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N30
cyclonev_lcell_comb \u0|sys_clk_timer|read_mux_out[5]~49 (
// Equation(s):
// \u0|sys_clk_timer|read_mux_out[5]~49_combout  = ( !\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( (\u0|cpu|cpu|A_mem_baddr [3] & ((!\u0|cpu|cpu|A_mem_baddr [2] & (((\u0|sys_clk_timer|period_l_register [5])))) # (\u0|cpu|cpu|A_mem_baddr [2] & 
// (\u0|sys_clk_timer|period_h_register [5])))) ) ) # ( \u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( ((!\u0|cpu|cpu|A_mem_baddr [3] & ((!\u0|cpu|cpu|A_mem_baddr [2] & (\u0|sys_clk_timer|counter_snapshot [5])) # (\u0|cpu|cpu|A_mem_baddr [2] & 
// ((\u0|sys_clk_timer|counter_snapshot [21])))))) ) )

	.dataa(!\u0|sys_clk_timer|period_h_register [5]),
	.datab(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datac(!\u0|sys_clk_timer|counter_snapshot [5]),
	.datad(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datae(!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.dataf(!\u0|sys_clk_timer|counter_snapshot [21]),
	.datag(!\u0|sys_clk_timer|period_l_register [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|read_mux_out[5]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|read_mux_out[5]~49 .extended_lut = "on";
defparam \u0|sys_clk_timer|read_mux_out[5]~49 .lut_mask = 64'h03110C0003110CCC;
defparam \u0|sys_clk_timer|read_mux_out[5]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N31
dffeas \u0|sys_clk_timer|readdata[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|read_mux_out[5]~49_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|readdata[5] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|readdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N50
dffeas \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|readdata [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[5]~6 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[5]~6_combout  = ( !\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [5] & 
// (((!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [5])))) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [5] & 
// (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [5])))) ) )

	.dataa(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.datab(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datad(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [5]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5]~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5]~6 .lut_mask = 64'hEEE0EEE000000000;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N36
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[5]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[5]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N37
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[5]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N37
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N27
cyclonev_lcell_comb \u0|led_pio|data_out[5]~feeder (
// Equation(s):
// \u0|led_pio|data_out[5]~feeder_combout  = ( \u0|cpu|cpu|A_st_data[5]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|data_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|data_out[5]~feeder .extended_lut = "off";
defparam \u0|led_pio|data_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|led_pio|data_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N29
dffeas \u0|led_pio|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|led_pio|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led_pio|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_pio|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_pio|data_out[5] .is_wysiwyg = "true";
defparam \u0|led_pio|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N18
cyclonev_lcell_comb \u0|led_pio|readdata[5] (
// Equation(s):
// \u0|led_pio|readdata [5] = ( !\u0|cpu|cpu|A_mem_baddr [3] & ( (!\u0|cpu|cpu|A_mem_baddr [2] & \u0|led_pio|data_out [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datad(!\u0|led_pio|data_out [5]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|readdata [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|readdata[5] .extended_lut = "off";
defparam \u0|led_pio|readdata[5] .lut_mask = 64'h00F000F000000000;
defparam \u0|led_pio|readdata[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N20
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|led_pio|readdata [5]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[5]~7 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[5]~7_combout  = ( \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [5] & ( ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre 
// [5])) # (\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [5] & ( (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]),
	.datad(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5]~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5]~7 .lut_mask = 64'h003300330F3F0F3F;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N35
dffeas \u0|cpu|cpu|A_st_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~5 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~5_combout  = ( \u0|cpu|cpu|A_st_data [5] & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~5 .lut_mask = 64'h0000000033333333;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[32] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [32] = ( \u0|cpu|cpu|A_mem_byte_en [0] & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] ) ) # ( !\u0|cpu|cpu|A_mem_byte_en [0] & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] ) ) # ( 
// \u0|cpu|cpu|A_mem_byte_en [0] & ( !\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_mem_byte_en [0]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [32]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[32] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[32] .lut_mask = 64'h00003333FFFFFFFF;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[32] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~5_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[5] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [5] = ( \u0|onchip_mem|the_altsyncram|auto_generated|q_a [5] & ( (!\u0|mm_interconnect_0|rsp_mux|src_data[5]~6_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[5]~7_combout ) # 
// (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )) ) ) # ( !\u0|onchip_mem|the_altsyncram|auto_generated|q_a [5] & ( (!\u0|mm_interconnect_0|rsp_mux|src_data[5]~6_combout ) # (\u0|mm_interconnect_0|rsp_mux|src_data[5]~7_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_mux|src_data[5]~6_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_mux|src_data[5]~7_combout ),
	.datae(gnd),
	.dataf(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5] .lut_mask = 64'hAAFFAAFFAFFFAFFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N41
dffeas \u0|cpu|cpu|d_readdata_d1[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data [5]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N54
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[5]~5 (
	.dataa(!\u0|cpu|cpu|d_readdata_d1 [29]),
	.datab(!\u0|cpu|cpu|d_readdata_d1 [5]),
	.datac(!\u0|cpu|cpu|A_ld_align_sh8~q ),
	.datad(!\u0|cpu|cpu|d_readdata_d1 [21]),
	.datae(!\u0|cpu|cpu|A_ld_align_sh16~q ),
	.dataf(!\u0|cpu|cpu|d_readdata_d1 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[5]~5 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[5]~5 .lut_mask = 64'h303005F53F3F05F5;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N55
dffeas \u0|cpu|cpu|A_slow_inst_result[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[5]~5_combout ),
	.asdata(\u0|mm_interconnect_0|rsp_mux|src_data [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|A_ctrl_ld32~q ),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N17
dffeas \u0|cpu|cpu|A_mul_cell_p1[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p1[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N15
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[5]~7 (
	.dataa(!\u0|cpu|cpu|A_shift_rot_result [5]),
	.datab(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.datac(!\u0|cpu|cpu|A_slow_inst_result [5]),
	.datad(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datae(!\u0|cpu|cpu|A_mul_cell_p1 [5]),
	.dataf(!\u0|cpu|cpu|A_inst_result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[5]~7 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[5]~7 .lut_mask = 64'h031103DDCF11CFDD;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N15
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[15]~50 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|M_alu_result [15]),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[15]~26_combout ),
	.dataf(!\u0|cpu|cpu|W_wr_data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[15]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[15]~50 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[15]~50 .lut_mask = 64'h00221133CCEEDDFF;
defparam \u0|cpu|cpu|D_src2_reg[15]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N27
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[15]~51 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datad(!\u0|cpu|cpu|E_alu_result [15]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_src2_reg[15]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[15]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[15]~51 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[15]~51 .lut_mask = 64'h028A028A46CE46CE;
defparam \u0|cpu|cpu|D_src2_reg[15]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N29
dffeas \u0|cpu|cpu|E_src2_reg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[15]~51_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N50
dffeas \u0|cpu|cpu|M_st_data[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_st_data[15]~feeder_combout ),
	.asdata(\u0|cpu|cpu|E_src2_reg [15]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|E_ctrl_mem8~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N41
dffeas \u0|cpu|cpu|A_st_data[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [15]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~24 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~24_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_st_data [15])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_st_data [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~24 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~24 .lut_mask = 64'h0055005500550055;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~24_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[15] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [15] = ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [15] & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )) # 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [15] & 
// \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) ) )

	.dataa(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [15]),
	.datab(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[15] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[15] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[15] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N22
dffeas \u0|cpu|cpu|i_readdata_d1[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [15]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N6
cyclonev_lcell_comb \u0|cpu|cpu|Add0~9 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|Add3~9_sumout ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add0~9_sumout ),
	.cout(\u0|cpu|cpu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add0~9 .extended_lut = "off";
defparam \u0|cpu|cpu|Add0~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \u0|cpu|cpu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N7
dffeas \u0|cpu|cpu|D_br_taken_waddr_partial[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_br_taken_waddr_partial [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_br_taken_waddr_partial[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_br_taken_waddr_partial[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N42
cyclonev_lcell_comb \u0|cpu|cpu|E_extra_pc[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_br_taken_waddr_partial [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_extra_pc[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_extra_pc[2]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_extra_pc[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|E_extra_pc[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N7
dffeas \u0|cpu|cpu|D_pc_plus_one[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc_plus_one [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc_plus_one[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc_plus_one[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N43
dffeas \u0|cpu|cpu|E_extra_pc[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_extra_pc[2]~feeder_combout ),
	.asdata(\u0|cpu|cpu|D_pc_plus_one [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|D_br_pred_not_taken~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_extra_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_extra_pc[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_extra_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N54
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result~4 (
	.dataa(!\u0|cpu|cpu|E_src1 [4]),
	.datab(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_src2 [4]),
	.dataf(!\u0|cpu|cpu|E_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result~4 .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result~4 .lut_mask = 64'h0808010105050E0E;
defparam \u0|cpu|cpu|E_alu_result~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N36
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[4] (
	.dataa(!\u0|cpu|cpu|E_extra_pc [2]),
	.datab(!\u0|cpu|cpu|E_ctrl_retaddr~q ),
	.datac(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_alu_result~4_combout ),
	.dataf(!\u0|cpu|cpu|Add9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[4] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[4] .lut_mask = 64'h1111FFFF1F1FFFFF;
defparam \u0|cpu|cpu|E_alu_result[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y15_N1
dffeas \u0|cpu|cpu|M_alu_result[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_alu_result [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N5
dffeas \u0|cpu|cpu|M_pc_plus_one[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add7~5_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pc_plus_one [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pc_plus_one[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pc_plus_one[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N6
cyclonev_lcell_comb \u0|cpu|cpu|E_iw[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_iw[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_iw[6]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_iw[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|E_iw[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N7
dffeas \u0|cpu|cpu|E_iw[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_iw[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_iw[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_iw[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N28
dffeas \u0|cpu|cpu|E_iw[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_iw [10]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_iw[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_iw[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N58
dffeas \u0|cpu|cpu|E_iw[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_iw [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_iw[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_iw[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_iw[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N11
dffeas \u0|cpu|cpu|E_iw[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_iw [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_iw[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_iw[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N52
dffeas \u0|cpu|cpu|E_iw[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_iw [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_iw[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_iw[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N24
cyclonev_lcell_comb \u0|cpu|cpu|Equal327~0 (
	.dataa(!\u0|cpu|cpu|E_iw [6]),
	.datab(!\u0|cpu|cpu|E_iw [10]),
	.datac(!\u0|cpu|cpu|E_iw[7]~DUPLICATE_q ),
	.datad(!\u0|cpu|cpu|E_iw [8]),
	.datae(!\u0|cpu|cpu|E_iw [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal327~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal327~0 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal327~0 .lut_mask = 64'h0004000000040000;
defparam \u0|cpu|cpu|Equal327~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N24
cyclonev_lcell_comb \u0|cpu|cpu|latched_oci_tb_hbreak_req_next~0 (
	.dataa(!\u0|cpu|cpu|W_debug_mode~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|latched_oci_tb_hbreak_req~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|hbreak_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|latched_oci_tb_hbreak_req_next~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|latched_oci_tb_hbreak_req_next~0 .extended_lut = "off";
defparam \u0|cpu|cpu|latched_oci_tb_hbreak_req_next~0 .lut_mask = 64'h00AA00AAFFAAFFAA;
defparam \u0|cpu|cpu|latched_oci_tb_hbreak_req_next~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N25
dffeas \u0|cpu|cpu|latched_oci_tb_hbreak_req (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|latched_oci_tb_hbreak_req_next~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|latched_oci_tb_hbreak_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|latched_oci_tb_hbreak_req .is_wysiwyg = "true";
defparam \u0|cpu|cpu|latched_oci_tb_hbreak_req .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N6
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|break_on_reset~0 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [19]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|break_on_reset~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|break_on_reset~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|break_on_reset~0 .lut_mask = 64'h03FF03FF03CF03CF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|break_on_reset~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N8
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|break_on_reset (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|break_on_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|break_on_reset .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|break_on_reset .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N12
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|jtag_break~0 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [20]),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|break_on_reset~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [21]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|jtag_break~q ),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|jtag_break~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|jtag_break~0 .lut_mask = 64'h000FFFAF330F33AF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|jtag_break~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N13
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|jtag_break (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|jtag_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|jtag_break .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|jtag_break .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N27
cyclonev_lcell_comb \u0|cpu|cpu|hbreak_req~1 (
	.dataa(!\u0|cpu|cpu|W_debug_mode~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|latched_oci_tb_hbreak_req~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|jtag_break~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|hbreak_req~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|hbreak_req~1 .extended_lut = "off";
defparam \u0|cpu|cpu|hbreak_req~1 .lut_mask = 64'h0A0A0A0AAAAAAAAA;
defparam \u0|cpu|cpu|hbreak_req~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N21
cyclonev_lcell_comb \u0|cpu|cpu|A_exc_norm_intr_pri5_nxt~0 (
	.dataa(!\u0|cpu|cpu|M_norm_intr_req~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|hbreak_req~0_combout ),
	.datad(!\u0|cpu|cpu|hbreak_req~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_exc_norm_intr_pri5_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_exc_norm_intr_pri5_nxt~0 .extended_lut = "off";
defparam \u0|cpu|cpu|A_exc_norm_intr_pri5_nxt~0 .lut_mask = 64'h5505550555055505;
defparam \u0|cpu|cpu|A_exc_norm_intr_pri5_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N22
dffeas \u0|cpu|cpu|A_exc_norm_intr_pri5 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_exc_norm_intr_pri5_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_exc_norm_intr_pri5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_exc_norm_intr_pri5 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_exc_norm_intr_pri5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N30
cyclonev_lcell_comb \u0|cpu|cpu|A_exc_trap_inst_pri15_nxt~0 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|hbreak_req~2_combout ),
	.datac(!\u0|cpu|cpu|M_exc_trap_inst_pri15~q ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|M_norm_intr_req~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_exc_trap_inst_pri15_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_exc_trap_inst_pri15_nxt~0 .extended_lut = "off";
defparam \u0|cpu|cpu|A_exc_trap_inst_pri15_nxt~0 .lut_mask = 64'h0C0C00000C0C0000;
defparam \u0|cpu|cpu|A_exc_trap_inst_pri15_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N31
dffeas \u0|cpu|cpu|A_exc_trap_inst_pri15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_exc_trap_inst_pri15_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_exc_trap_inst_pri15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_exc_trap_inst_pri15 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_exc_trap_inst_pri15 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N24
cyclonev_lcell_comb \u0|cpu|cpu|A_exc_highest_pri_cause_code[1]~1 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|A_exc_norm_intr_pri5~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_exc_trap_inst_pri15~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_exc_highest_pri_cause_code[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_exc_highest_pri_cause_code[1]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|A_exc_highest_pri_cause_code[1]~1 .lut_mask = 64'h33333333FFFFFFFF;
defparam \u0|cpu|cpu|A_exc_highest_pri_cause_code[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N27
cyclonev_lcell_comb \u0|cpu|cpu|W_exception_reg_cause[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_exc_highest_pri_cause_code[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|W_exception_reg_cause[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_exception_reg_cause[2]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|W_exception_reg_cause[2]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|cpu|cpu|W_exception_reg_cause[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N3
cyclonev_lcell_comb \u0|cpu|cpu|A_exc_any_active (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_exc_allowed~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_exc_any~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_exc_any_active~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_exc_any_active .extended_lut = "off";
defparam \u0|cpu|cpu|A_exc_any_active .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|cpu|cpu|A_exc_any_active .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N33
cyclonev_lcell_comb \u0|cpu|cpu|A_exc_active_no_break (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_exc_any_active~combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_exc_break~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_exc_active_no_break~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_exc_active_no_break .extended_lut = "off";
defparam \u0|cpu|cpu|A_exc_active_no_break .lut_mask = 64'h00FF00FF00000000;
defparam \u0|cpu|cpu|A_exc_active_no_break .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N29
dffeas \u0|cpu|cpu|W_exception_reg_cause[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|W_exception_reg_cause[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_exc_active_no_break~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_exception_reg_cause [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_exception_reg_cause[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_exception_reg_cause[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N54
cyclonev_lcell_comb \u0|cpu|cpu|E_control_reg_rddata_muxed[4]~4 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|Equal327~0_combout ),
	.datac(!\u0|cpu|cpu|W_exception_reg_cause [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_control_reg_rddata_muxed[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_control_reg_rddata_muxed[4]~4 .extended_lut = "off";
defparam \u0|cpu|cpu|E_control_reg_rddata_muxed[4]~4 .lut_mask = 64'h0303030303030303;
defparam \u0|cpu|cpu|E_control_reg_rddata_muxed[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N14
dffeas \u0|cpu|cpu|M_control_reg_rddata[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_control_reg_rddata_muxed[4]~4_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_control_reg_rddata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_control_reg_rddata[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_control_reg_rddata[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N0
cyclonev_lcell_comb \u0|cpu|cpu|M_inst_result[4]~4 (
	.dataa(!\u0|cpu|cpu|M_exc_any~combout ),
	.datab(!\u0|cpu|cpu|M_alu_result [4]),
	.datac(!\u0|cpu|cpu|M_ctrl_rd_ctl_reg~q ),
	.datad(!\u0|cpu|cpu|M_pc_plus_one [2]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_control_reg_rddata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_inst_result[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_inst_result[4]~4 .extended_lut = "off";
defparam \u0|cpu|cpu|M_inst_result[4]~4 .lut_mask = 64'h207520752A7F2A7F;
defparam \u0|cpu|cpu|M_inst_result[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N1
dffeas \u0|cpu|cpu|A_inst_result[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_inst_result[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~4 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~4_combout  = ( \u0|cpu|cpu|A_st_data [4] & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_st_data [4]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~4 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~4_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N54
cyclonev_lcell_comb \u0|led_pio|data_out[4]~feeder (
// Equation(s):
// \u0|led_pio|data_out[4]~feeder_combout  = ( \u0|cpu|cpu|A_st_data [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|data_out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|data_out[4]~feeder .extended_lut = "off";
defparam \u0|led_pio|data_out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|led_pio|data_out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N55
dffeas \u0|led_pio|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|led_pio|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led_pio|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_pio|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_pio|data_out[4] .is_wysiwyg = "true";
defparam \u0|led_pio|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N42
cyclonev_lcell_comb \u0|led_pio|readdata[4] (
// Equation(s):
// \u0|led_pio|readdata [4] = ( !\u0|cpu|cpu|A_mem_baddr [3] & ( (\u0|led_pio|data_out [4] & !\u0|cpu|cpu|A_mem_baddr [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|led_pio|data_out [4]),
	.datad(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|readdata [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|readdata[4] .extended_lut = "off";
defparam \u0|led_pio|readdata[4] .lut_mask = 64'h0F000F0000000000;
defparam \u0|led_pio|readdata[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N44
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|led_pio|readdata [4]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout  = \~GND~combout 

	.dataa(!\~GND~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N16
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout ),
	.asdata(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N40
dffeas \u0|sys_clk_timer|counter_snapshot[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|internal_counter [20]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[20] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N30
cyclonev_lcell_comb \u0|sys_clk_timer|counter_snapshot[4]~feeder (
// Equation(s):
// \u0|sys_clk_timer|counter_snapshot[4]~feeder_combout  = ( \u0|sys_clk_timer|internal_counter [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|internal_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|counter_snapshot[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[4]~feeder .extended_lut = "off";
defparam \u0|sys_clk_timer|counter_snapshot[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|sys_clk_timer|counter_snapshot[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N31
dffeas \u0|sys_clk_timer|counter_snapshot[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|counter_snapshot[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[4] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N30
cyclonev_lcell_comb \u0|sys_clk_timer|read_mux_out[4]~53 (
// Equation(s):
// \u0|sys_clk_timer|read_mux_out[4]~53_combout  = ( !\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( ((\u0|cpu|cpu|A_mem_baddr [3] & ((!\u0|cpu|cpu|A_mem_baddr [2] & ((\u0|sys_clk_timer|period_l_register [4]))) # (\u0|cpu|cpu|A_mem_baddr [2] & 
// (\u0|sys_clk_timer|period_h_register [4]))))) ) ) # ( \u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( ((!\u0|cpu|cpu|A_mem_baddr [3] & ((!\u0|cpu|cpu|A_mem_baddr [2] & ((\u0|sys_clk_timer|counter_snapshot [4]))) # (\u0|cpu|cpu|A_mem_baddr [2] & 
// (\u0|sys_clk_timer|counter_snapshot [20]))))) ) )

	.dataa(!\u0|sys_clk_timer|counter_snapshot [20]),
	.datab(!\u0|sys_clk_timer|period_h_register [4]),
	.datac(!\u0|sys_clk_timer|counter_snapshot [4]),
	.datad(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datae(!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datag(!\u0|sys_clk_timer|period_l_register [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|read_mux_out[4]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|read_mux_out[4]~53 .extended_lut = "on";
defparam \u0|sys_clk_timer|read_mux_out[4]~53 .lut_mask = 64'h00000F550F330000;
defparam \u0|sys_clk_timer|read_mux_out[4]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N31
dffeas \u0|sys_clk_timer|readdata[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|read_mux_out[4]~53_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|readdata[4] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|readdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N56
dffeas \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|readdata [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[4]~5 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[4]~5_combout  = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [4] & ( \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [4] & (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [4])))) ) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [4] & ( \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [4] & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [4]))) ) ) ) # 
// ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [4] & ( !\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & 
// ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [4]))) ) ) ) # ( 
// !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [4] & ( !\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & ( (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [4]) ) ) )

	.dataa(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [4]),
	.datac(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datad(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.datae(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [4]),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[4]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[4]~5 .lut_mask = 64'hFFAAF0A0CC88C080;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[4] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [4] = ( \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( ((!\u0|mm_interconnect_0|rsp_mux|src_data[4]~5_combout ) # ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [4] & 
// \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( 
// (!\u0|mm_interconnect_0|rsp_mux|src_data[4]~5_combout ) # ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [4] & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4]),
	.datab(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [4]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_mux|src_data[4]~5_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[4] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[4] .lut_mask = 64'hFF03FF03FF57FF57;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N49
dffeas \u0|cpu|cpu|d_readdata_d1[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data [4]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N36
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[4]~4 (
	.dataa(!\u0|cpu|cpu|A_ld_align_sh8~q ),
	.datab(!\u0|cpu|cpu|d_readdata_d1 [20]),
	.datac(!\u0|cpu|cpu|A_ld_align_sh16~q ),
	.datad(!\u0|cpu|cpu|d_readdata_d1 [4]),
	.datae(!\u0|cpu|cpu|d_readdata_d1 [28]),
	.dataf(!\u0|cpu|cpu|d_readdata_d1 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[4]~4 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[4]~4 .lut_mask = 64'h02A207A752F257F7;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N37
dffeas \u0|cpu|cpu|A_slow_inst_result[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[4]~4_combout ),
	.asdata(\u0|mm_interconnect_0|rsp_mux|src_data [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|A_ctrl_ld32~q ),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N35
dffeas \u0|cpu|cpu|A_mul_cell_p1[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p1[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N36
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[4]~4 (
	.dataa(!\u0|cpu|cpu|M_rot_prestep2 [4]),
	.datab(!\u0|cpu|cpu|M_rot_prestep2 [12]),
	.datac(!\u0|cpu|cpu|M_rot_prestep2 [28]),
	.datad(!\u0|cpu|cpu|M_rot_prestep2 [20]),
	.datae(!\u0|cpu|cpu|M_rot_rn [4]),
	.dataf(!\u0|cpu|cpu|M_rot_rn[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[4]~4 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[4]~4 .lut_mask = 64'h555500FF0F0F3333;
defparam \u0|cpu|cpu|M_rot[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N54
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~4 (
	.dataa(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datab(!\u0|cpu|cpu|M_rot_mask [4]),
	.datac(!\u0|cpu|cpu|M_rot_sel_fill0~q ),
	.datad(!\u0|cpu|cpu|M_rot_pass0~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~4 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~4 .lut_mask = 64'h15001500D5FFD5FF;
defparam \u0|cpu|cpu|A_shift_rot_result~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N55
dffeas \u0|cpu|cpu|A_shift_rot_result[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N33
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[4]~6 (
	.dataa(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datab(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.datac(!\u0|cpu|cpu|A_inst_result [4]),
	.datad(!\u0|cpu|cpu|A_slow_inst_result [4]),
	.datae(!\u0|cpu|cpu|A_mul_cell_p1 [4]),
	.dataf(!\u0|cpu|cpu|A_shift_rot_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[4]~6 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[4]~6 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N24
cyclonev_lcell_comb \u0|cpu|cpu|M_alu_result[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_alu_result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_alu_result[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[1]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_alu_result[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_alu_result[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y15_N25
dffeas \u0|cpu|cpu|M_alu_result[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_alu_result[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N53
dffeas \u0|cpu|cpu|W_wr_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[1]~3_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N51
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[1]~11 (
	.dataa(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~3_combout ),
	.datab(!\u0|cpu|cpu|M_alu_result [1]),
	.datac(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datad(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|W_wr_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[1]~11 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[1]~11 .lut_mask = 64'h00350035FF35FF35;
defparam \u0|cpu|cpu|D_src2_reg[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N9
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[1]~41 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[0]~8_combout ),
	.datab(!\u0|cpu|cpu|E_src2[0]~2_combout ),
	.datac(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datad(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datae(!\u0|cpu|cpu|D_iw [7]),
	.dataf(!\u0|cpu|cpu|D_src2_reg[1]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[1]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[1]~41 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[1]~41 .lut_mask = 64'hC000CC0CC040CC4C;
defparam \u0|cpu|cpu|D_src2[1]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N30
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[1]~57 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[0]~8_combout ),
	.datab(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datad(!\u0|cpu|cpu|D_src2[1]~41_combout ),
	.datae(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.dataf(!\u0|cpu|cpu|D_src2_reg[1]~11_combout ),
	.datag(!\u0|cpu|cpu|E_alu_result [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[1]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[1]~57 .extended_lut = "on";
defparam \u0|cpu|cpu|D_src2[1]~57 .lut_mask = 64'h003F003F007F007F;
defparam \u0|cpu|cpu|D_src2[1]~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y14_N31
dffeas \u0|cpu|cpu|E_src2[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2[1]~57_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N19
dffeas \u0|cpu|cpu|A_mul_cell_p1[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p1[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~3 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~3_combout  = ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & ( \u0|cpu|cpu|A_st_data [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.dataf(!\u0|cpu|cpu|A_st_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~3 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~3_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N51
cyclonev_lcell_comb \u0|led_pio|data_out[3]~feeder (
// Equation(s):
// \u0|led_pio|data_out[3]~feeder_combout  = ( \u0|cpu|cpu|A_st_data [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|data_out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|data_out[3]~feeder .extended_lut = "off";
defparam \u0|led_pio|data_out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|led_pio|data_out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N52
dffeas \u0|led_pio|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|led_pio|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led_pio|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_pio|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_pio|data_out[3] .is_wysiwyg = "true";
defparam \u0|led_pio|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N27
cyclonev_lcell_comb \u0|led_pio|readdata[3] (
// Equation(s):
// \u0|led_pio|readdata [3] = ( \u0|led_pio|data_out [3] & ( (!\u0|cpu|cpu|A_mem_baddr [3] & !\u0|cpu|cpu|A_mem_baddr [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datad(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datae(gnd),
	.dataf(!\u0|led_pio|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|readdata [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|readdata[3] .extended_lut = "off";
defparam \u0|led_pio|readdata[3] .lut_mask = 64'h00000000F000F000;
defparam \u0|led_pio|readdata[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N28
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|led_pio|readdata [3]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N5
dffeas \u0|sys_clk_timer|internal_counter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|internal_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[3] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N39
cyclonev_lcell_comb \u0|sys_clk_timer|counter_snapshot[3]~3 (
// Equation(s):
// \u0|sys_clk_timer|counter_snapshot[3]~3_combout  = ( !\u0|sys_clk_timer|internal_counter [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|sys_clk_timer|internal_counter [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|counter_snapshot[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[3]~3 .extended_lut = "off";
defparam \u0|sys_clk_timer|counter_snapshot[3]~3 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \u0|sys_clk_timer|counter_snapshot[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N40
dffeas \u0|sys_clk_timer|counter_snapshot[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|counter_snapshot[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[3] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N30
cyclonev_lcell_comb \u0|sys_clk_timer|Equal6~3 (
// Equation(s):
// \u0|sys_clk_timer|Equal6~3_combout  = ( !\u0|cpu|cpu|A_mem_baddr [3] & ( (!\u0|cpu|cpu|A_mem_baddr [2] & \u0|cpu|cpu|A_mem_baddr [4]) ) )

	.dataa(gnd),
	.datab(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datac(!\u0|cpu|cpu|A_mem_baddr [4]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_mem_baddr [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|Equal6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Equal6~3 .extended_lut = "off";
defparam \u0|sys_clk_timer|Equal6~3 .lut_mask = 64'h0C0C00000C0C0000;
defparam \u0|sys_clk_timer|Equal6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N18
cyclonev_lcell_comb \u0|sys_clk_timer|read_mux_out[3]~7 (
// Equation(s):
// \u0|sys_clk_timer|read_mux_out[3]~7_combout  = ( \u0|sys_clk_timer|Equal6~2_combout  & ( \u0|sys_clk_timer|Equal6~3_combout  & ( (!\u0|sys_clk_timer|period_l_register [3]) # (\u0|sys_clk_timer|counter_snapshot [3]) ) ) ) # ( 
// !\u0|sys_clk_timer|Equal6~2_combout  & ( \u0|sys_clk_timer|Equal6~3_combout  & ( \u0|sys_clk_timer|counter_snapshot [3] ) ) ) # ( \u0|sys_clk_timer|Equal6~2_combout  & ( !\u0|sys_clk_timer|Equal6~3_combout  & ( !\u0|sys_clk_timer|period_l_register [3] ) ) 
// )

	.dataa(!\u0|sys_clk_timer|counter_snapshot [3]),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|period_l_register [3]),
	.datad(gnd),
	.datae(!\u0|sys_clk_timer|Equal6~2_combout ),
	.dataf(!\u0|sys_clk_timer|Equal6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|read_mux_out[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|read_mux_out[3]~7 .extended_lut = "off";
defparam \u0|sys_clk_timer|read_mux_out[3]~7 .lut_mask = 64'h0000F0F05555F5F5;
defparam \u0|sys_clk_timer|read_mux_out[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N12
cyclonev_lcell_comb \u0|sys_clk_timer|Equal6~4 (
// Equation(s):
// \u0|sys_clk_timer|Equal6~4_combout  = ( \u0|cpu|cpu|A_mem_baddr [2] & ( !\u0|cpu|cpu|A_mem_baddr [3] & ( \u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_mem_baddr [2]),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|Equal6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|Equal6~4 .extended_lut = "off";
defparam \u0|sys_clk_timer|Equal6~4 .lut_mask = 64'h00000F0F00000000;
defparam \u0|sys_clk_timer|Equal6~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N5
dffeas \u0|sys_clk_timer|counter_snapshot[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|internal_counter [19]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[19] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N44
dffeas \u0|sys_clk_timer|control_register[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_st_data [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|control_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|control_register[3] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|control_register[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N42
cyclonev_lcell_comb \u0|sys_clk_timer|read_mux_out[3]~8 (
// Equation(s):
// \u0|sys_clk_timer|read_mux_out[3]~8_combout  = (!\u0|sys_clk_timer|Equal6~4_combout  & (\u0|sys_clk_timer|Equal6~0_combout  & ((\u0|sys_clk_timer|control_register [3])))) # (\u0|sys_clk_timer|Equal6~4_combout  & (((\u0|sys_clk_timer|Equal6~0_combout  & 
// \u0|sys_clk_timer|control_register [3])) # (\u0|sys_clk_timer|counter_snapshot [19])))

	.dataa(!\u0|sys_clk_timer|Equal6~4_combout ),
	.datab(!\u0|sys_clk_timer|Equal6~0_combout ),
	.datac(!\u0|sys_clk_timer|counter_snapshot [19]),
	.datad(!\u0|sys_clk_timer|control_register [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|read_mux_out[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|read_mux_out[3]~8 .extended_lut = "off";
defparam \u0|sys_clk_timer|read_mux_out[3]~8 .lut_mask = 64'h0537053705370537;
defparam \u0|sys_clk_timer|read_mux_out[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N48
cyclonev_lcell_comb \u0|sys_clk_timer|read_mux_out[3] (
// Equation(s):
// \u0|sys_clk_timer|read_mux_out [3] = ( \u0|sys_clk_timer|Equal6~1_combout  & ( ((\u0|sys_clk_timer|period_h_register [3]) # (\u0|sys_clk_timer|read_mux_out[3]~8_combout )) # (\u0|sys_clk_timer|read_mux_out[3]~7_combout ) ) ) # ( 
// !\u0|sys_clk_timer|Equal6~1_combout  & ( (\u0|sys_clk_timer|read_mux_out[3]~8_combout ) # (\u0|sys_clk_timer|read_mux_out[3]~7_combout ) ) )

	.dataa(!\u0|sys_clk_timer|read_mux_out[3]~7_combout ),
	.datab(!\u0|sys_clk_timer|read_mux_out[3]~8_combout ),
	.datac(!\u0|sys_clk_timer|period_h_register [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|read_mux_out [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|read_mux_out[3] .extended_lut = "off";
defparam \u0|sys_clk_timer|read_mux_out[3] .lut_mask = 64'h777777777F7F7F7F;
defparam \u0|sys_clk_timer|read_mux_out[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N49
dffeas \u0|sys_clk_timer|readdata[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|read_mux_out [3]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|readdata[3] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|readdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N38
dffeas \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|readdata [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout  = \~GND~combout 

	.dataa(!\~GND~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N13
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout ),
	.asdata(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[3]~4 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[3]~4_combout  = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [3] & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3] & ( 
// (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]) # 
// (!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [3])))) ) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [3] & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3] & ( 
// (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [3]))) ) ) ) # ( 
// \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [3] & ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3] & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & 
// ((!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [3]))) ) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [3] & ( 
// !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3] & ( (!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [3]) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [3]),
	.datae(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [3]),
	.dataf(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[3]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[3]~4 .lut_mask = 64'hFFAACC88F0A0C080;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[3] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [3] = ( \u0|mm_interconnect_0|rsp_mux|src_data[3]~4_combout  & ( (!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3] & (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [3] & 
// ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3] & (((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [3] & 
// \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|rsp_mux|src_data[3]~4_combout  )

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3]),
	.datab(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [3]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_data[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[3] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[3] .lut_mask = 64'hFFFFFFFF05370537;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N19
dffeas \u0|cpu|cpu|d_readdata_d1[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data [3]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N42
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[3]~3 (
	.dataa(!\u0|cpu|cpu|d_readdata_d1 [19]),
	.datab(!\u0|cpu|cpu|d_readdata_d1 [11]),
	.datac(!\u0|cpu|cpu|d_readdata_d1 [27]),
	.datad(!\u0|cpu|cpu|d_readdata_d1 [3]),
	.datae(!\u0|cpu|cpu|A_ld_align_sh8~q ),
	.dataf(!\u0|cpu|cpu|A_ld_align_sh16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[3]~3 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[3]~3 .lut_mask = 64'h00FF333355550F0F;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N43
dffeas \u0|cpu|cpu|A_slow_inst_result[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[3]~3_combout ),
	.asdata(\u0|mm_interconnect_0|rsp_mux|src_data [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|A_ctrl_ld32~q ),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N40
dffeas \u0|cpu|cpu|M_alu_result[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_alu_result [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N2
dffeas \u0|cpu|cpu|M_pc_plus_one[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add7~1_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pc_plus_one [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pc_plus_one[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pc_plus_one[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N25
dffeas \u0|cpu|cpu|W_exception_reg_cause[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_exc_highest_pri_cause_code[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_exc_active_no_break~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_exception_reg_cause [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_exception_reg_cause[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_exception_reg_cause[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N57
cyclonev_lcell_comb \u0|cpu|cpu|E_control_reg_rddata_muxed[3]~3 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|Equal327~0_combout ),
	.datac(!\u0|cpu|cpu|W_exception_reg_cause [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_control_reg_rddata_muxed[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_control_reg_rddata_muxed[3]~3 .extended_lut = "off";
defparam \u0|cpu|cpu|E_control_reg_rddata_muxed[3]~3 .lut_mask = 64'h0303030303030303;
defparam \u0|cpu|cpu|E_control_reg_rddata_muxed[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N58
dffeas \u0|cpu|cpu|M_control_reg_rddata[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_control_reg_rddata_muxed[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_control_reg_rddata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_control_reg_rddata[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_control_reg_rddata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N6
cyclonev_lcell_comb \u0|cpu|cpu|M_inst_result[3]~3 (
	.dataa(!\u0|cpu|cpu|M_exc_any~combout ),
	.datab(!\u0|cpu|cpu|M_alu_result[3]~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|M_pc_plus_one [1]),
	.datad(!\u0|cpu|cpu|M_ctrl_rd_ctl_reg~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_control_reg_rddata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_inst_result[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_inst_result[3]~3 .extended_lut = "off";
defparam \u0|cpu|cpu|M_inst_result[3]~3 .lut_mask = 64'h2705270527AF27AF;
defparam \u0|cpu|cpu|M_inst_result[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N7
dffeas \u0|cpu|cpu|A_inst_result[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_inst_result[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N6
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[3]~3 (
	.dataa(!\u0|cpu|cpu|M_rot_rn[3]~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|M_rot_prestep2 [27]),
	.datac(!\u0|cpu|cpu|M_rot_prestep2 [3]),
	.datad(!\u0|cpu|cpu|M_rot_prestep2 [19]),
	.datae(!\u0|cpu|cpu|M_rot_rn [4]),
	.dataf(!\u0|cpu|cpu|M_rot_prestep2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[3]~3 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[3]~3 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \u0|cpu|cpu|M_rot[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N15
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~3 (
	.dataa(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datab(!\u0|cpu|cpu|M_rot_mask [3]),
	.datac(!\u0|cpu|cpu|M_rot_pass0~q ),
	.datad(!\u0|cpu|cpu|M_rot[3]~3_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot_sel_fill0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~3 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~3 .lut_mask = 64'h10DF10DF505F505F;
defparam \u0|cpu|cpu|A_shift_rot_result~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N16
dffeas \u0|cpu|cpu|A_shift_rot_result[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N0
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[3]~5 (
	.dataa(!\u0|cpu|cpu|A_mul_cell_p1 [3]),
	.datab(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datac(!\u0|cpu|cpu|A_slow_inst_result [3]),
	.datad(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.datae(!\u0|cpu|cpu|A_inst_result [3]),
	.dataf(!\u0|cpu|cpu|A_shift_rot_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[3]~5 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[3]~5 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N47
dffeas \u0|cpu|cpu|W_wr_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[5]~7_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N45
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[5]~19 (
	.dataa(!\u0|cpu|cpu|M_alu_result [5]),
	.datab(!\u0|cpu|cpu|A_wr_data_unfiltered[5]~7_combout ),
	.datac(!\u0|cpu|cpu|W_wr_data [5]),
	.datad(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[5]~19 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[5]~19 .lut_mask = 64'h0F550F550F330F33;
defparam \u0|cpu|cpu|D_src2_reg[5]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N54
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[5]~20 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datac(!\u0|cpu|cpu|D_src2_reg[5]~19_combout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.dataf(!\u0|cpu|cpu|E_alu_result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[5]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[5]~20 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[5]~20 .lut_mask = 64'h05052222AFAF2222;
defparam \u0|cpu|cpu|D_src2_reg[5]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N22
dffeas \u0|cpu|cpu|E_src2[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_src2[5]~feeder_combout ),
	.asdata(\u0|cpu|cpu|D_src2_reg[5]~20_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_src2[12]~1_combout ),
	.sload(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N18
cyclonev_lcell_comb \u0|cpu|cpu|Add9~5 (
	.dataa(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|E_src1 [5]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2 [5]),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~5_sumout ),
	.cout(\u0|cpu|cpu|Add9~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~5 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~5 .lut_mask = 64'h0000AA55000000FF;
defparam \u0|cpu|cpu|Add9~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N21
cyclonev_lcell_comb \u0|cpu|cpu|Add9~33 (
	.dataa(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_src2 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src1 [6]),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~33_sumout ),
	.cout(\u0|cpu|cpu|Add9~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~33 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~33 .lut_mask = 64'h0000FF0000005A5A;
defparam \u0|cpu|cpu|Add9~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \u0|cpu|cpu|M_mem_baddr[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add9~29_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_mem_baddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_mem_baddr[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_mem_baddr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N20
dffeas \u0|cpu|cpu|A_mem_baddr[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_mem_baddr [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mem_baddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_baddr[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mem_baddr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_data[43] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_data [43] = ( \u0|cpu|cpu|A_mem_baddr [7] & ( ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u0|cpu|cpu|ic_fill_line [2])) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]) ) ) # ( !\u0|cpu|cpu|A_mem_baddr 
// [7] & ( (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u0|cpu|cpu|ic_fill_line [2]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(!\u0|cpu|cpu|ic_fill_line [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_data [43]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[43] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[43] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[43] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N10
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [43]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y7_N18
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[5]~5 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[5]~5 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[5]~5 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N40
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[12]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N4
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[12] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [12] = ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [12] & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )) # 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [12] & 
// \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12]),
	.datab(gnd),
	.datac(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [12]),
	.datad(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[12] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[12] .lut_mask = 64'h000F000F555F555F;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[12] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N28
dffeas \u0|cpu|cpu|i_readdata_d1[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [12]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N42
cyclonev_lcell_comb \u0|cpu|cpu|rf_a_rd_port_addr[0]~0 (
	.dataa(!\u0|cpu|cpu|F_stall~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [27]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|rf_a_rd_port_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|rf_a_rd_port_addr[0]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|rf_a_rd_port_addr[0]~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \u0|cpu|cpu|rf_a_rd_port_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N48
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[2]~24 (
	.dataa(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.datab(!\u0|cpu|cpu|W_wr_data [2]),
	.datac(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datad(!\u0|cpu|cpu|M_alu_result [2]),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[2]~4_combout ),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[2]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[2]~24 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[2]~24 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \u0|cpu|cpu|D_src1_reg[2]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y15_N49
dffeas \u0|cpu|cpu|E_src1[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[2]~24_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N39
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result~2 (
	.dataa(!\u0|cpu|cpu|E_logic_op [1]),
	.datab(!\u0|cpu|cpu|E_src2 [2]),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datae(!\u0|cpu|cpu|E_src1 [2]),
	.dataf(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result~2 .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result~2 .lut_mask = 64'h0000000099115566;
defparam \u0|cpu|cpu|E_alu_result~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N12
cyclonev_lcell_comb \u0|cpu|cpu|E_extra_pc[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_br_taken_waddr_partial [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_extra_pc[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_extra_pc[0]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_extra_pc[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|cpu|cpu|E_extra_pc[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N1
dffeas \u0|cpu|cpu|D_pc_plus_one[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc_plus_one [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc_plus_one[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc_plus_one[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N13
dffeas \u0|cpu|cpu|E_extra_pc[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_extra_pc[0]~feeder_combout ),
	.asdata(\u0|cpu|cpu|D_pc_plus_one [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|D_br_pred_not_taken~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_extra_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_extra_pc[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_extra_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N33
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[2] (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_alu_result~2_combout ),
	.datac(!\u0|cpu|cpu|Add9~57_sumout ),
	.datad(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datae(!\u0|cpu|cpu|E_extra_pc [0]),
	.dataf(!\u0|cpu|cpu|E_ctrl_retaddr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[2] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[2] .lut_mask = 64'h333F333F333FFFFF;
defparam \u0|cpu|cpu|E_alu_result[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N24
cyclonev_lcell_comb \u0|cpu|cpu|M_alu_result[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_alu_result[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[2]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_alu_result[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_alu_result[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y15_N25
dffeas \u0|cpu|cpu|M_alu_result[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_alu_result[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y14_N6
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[2]~13 (
	.dataa(!\u0|cpu|cpu|M_alu_result [2]),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datac(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[2]~4_combout ),
	.dataf(!\u0|cpu|cpu|W_wr_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[2]~13 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[2]~13 .lut_mask = 64'h04040707F4F4F7F7;
defparam \u0|cpu|cpu|D_src2_reg[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N27
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[2]~44 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datab(!\u0|cpu|cpu|E_src2[0]~2_combout ),
	.datac(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datad(!\u0|cpu|cpu|D_src2_reg[0]~8_combout ),
	.datae(!\u0|cpu|cpu|D_iw [8]),
	.dataf(!\u0|cpu|cpu|D_src2_reg[2]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[2]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[2]~44 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[2]~44 .lut_mask = 64'h80808C8C80C08CCC;
defparam \u0|cpu|cpu|D_src2[2]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N0
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[2]~53 (
	.dataa(!\u0|cpu|cpu|D_src2[2]~44_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[2]~13_combout ),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datad(!\u0|cpu|cpu|D_src2_reg[0]~8_combout ),
	.datae(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.dataf(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datag(!\u0|cpu|cpu|E_alu_result [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[2]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[2]~53 .extended_lut = "on";
defparam \u0|cpu|cpu|D_src2[2]~53 .lut_mask = 64'h0515051555555555;
defparam \u0|cpu|cpu|D_src2[2]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y14_N1
dffeas \u0|cpu|cpu|E_src2[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2[2]~53_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N12
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_mask[7]~7 (
	.dataa(!\u0|cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datab(!\u0|cpu|cpu|E_src2 [0]),
	.datac(!\u0|cpu|cpu|E_src2 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_mask[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_mask[7]~7 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_mask[7]~7 .lut_mask = 64'h1515151555555555;
defparam \u0|cpu|cpu|E_rot_mask[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \u0|cpu|cpu|M_rot_mask[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_mask[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_mask [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_mask[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_mask[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N39
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[7]~30 (
	.dataa(!\u0|cpu|cpu|M_rot_rn[3]~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|M_rot_rn [4]),
	.datac(!\u0|cpu|cpu|M_rot_prestep2 [7]),
	.datad(!\u0|cpu|cpu|M_rot_prestep2 [31]),
	.datae(!\u0|cpu|cpu|M_rot_prestep2 [23]),
	.dataf(!\u0|cpu|cpu|M_rot_prestep2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[7]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[7]~30 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[7]~30 .lut_mask = 64'h018945CD23AB67EF;
defparam \u0|cpu|cpu|M_rot[7]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N51
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~30 (
	.dataa(!\u0|cpu|cpu|M_rot_mask [7]),
	.datab(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datac(!\u0|cpu|cpu|M_rot[7]~30_combout ),
	.datad(!\u0|cpu|cpu|M_rot_pass3~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot_sel_fill3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~30 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~30 .lut_mask = 64'h1B0F1B0F330F330F;
defparam \u0|cpu|cpu|A_shift_rot_result~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y17_N53
dffeas \u0|cpu|cpu|A_shift_rot_result[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~30_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N45
cyclonev_lcell_comb \u0|cpu|cpu|Add11~57 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [31]),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add11~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add11~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add11~57 .extended_lut = "off";
defparam \u0|cpu|cpu|Add11~57 .lut_mask = 64'h0000FF0000000F0F;
defparam \u0|cpu|cpu|Add11~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y16_N47
dffeas \u0|cpu|cpu|A_mul_s1[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add11~57_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_s1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_s1[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_s1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N2
dffeas \u0|cpu|cpu|A_mul_cell_p3[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [15]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p3[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p3[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N45
cyclonev_lcell_comb \u0|cpu|cpu|Add12~57 (
	.dataa(!\u0|cpu|cpu|A_mul_s1 [15]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_mul_cell_p3 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add12~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add12~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add12~57 .extended_lut = "off";
defparam \u0|cpu|cpu|Add12~57 .lut_mask = 64'h0000F0F000005555;
defparam \u0|cpu|cpu|Add12~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y13_N41
dffeas \u0|cpu|cpu|A_inst_result[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_alu_result [31]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|A_inst_result[31]~1_combout ),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N12
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[31]~30 (
	.dataa(!\u0|cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.datab(!\u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout ),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_payload~35_combout ),
	.datad(!\u0|cpu|cpu|A_ctrl_ld32~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|d_readdata_d1 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[31]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[31]~30 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[31]~30 .lut_mask = 64'h110F110FBB0FBB0F;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[31]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N13
dffeas \u0|cpu|cpu|A_slow_inst_result[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[31]~30_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y13_N39
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[31]~32 (
	.dataa(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datab(!\u0|cpu|cpu|A_shift_rot_result [31]),
	.datac(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.datad(!\u0|cpu|cpu|Add12~57_sumout ),
	.datae(!\u0|cpu|cpu|A_inst_result [31]),
	.dataf(!\u0|cpu|cpu|A_slow_inst_result [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[31]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[31]~32 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[31]~32 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[31]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y15_N48
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[31]~26 (
	.dataa(!\u0|cpu|cpu|A_wr_data_unfiltered[31]~32_combout ),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.datac(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.datad(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datae(!\u0|cpu|cpu|W_wr_data [31]),
	.dataf(!\u0|cpu|cpu|M_alu_result [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[31]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[31]~26 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[31]~26 .lut_mask = 64'h30053F0530F53FF5;
defparam \u0|cpu|cpu|D_src1_reg[31]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N50
dffeas \u0|cpu|cpu|E_src1[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[31]~26_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [31]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y17_N27
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_shift_right_arith~2 (
	.dataa(!\u0|cpu|cpu|D_iw [15]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_ctrl_shift_right_arith~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_shift_right_arith~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_shift_right_arith~2 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_shift_right_arith~2 .lut_mask = 64'h0000000005050505;
defparam \u0|cpu|cpu|D_ctrl_shift_right_arith~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y17_N28
dffeas \u0|cpu|cpu|E_ctrl_shift_right_arith (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_shift_right_arith~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_ctrl_shift_right_arith~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_shift_right_arith .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_ctrl_shift_right_arith .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y15_N12
cyclonev_lcell_comb \u0|cpu|cpu|E_rot_fill_bit~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_src1 [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_ctrl_shift_right_arith~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_rot_fill_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_rot_fill_bit~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_rot_fill_bit~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|cpu|cpu|E_rot_fill_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N13
dffeas \u0|cpu|cpu|M_rot_fill_bit (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_rot_fill_bit~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_rot_fill_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot_fill_bit .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_rot_fill_bit .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N30
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[6]~6 (
	.dataa(!\u0|cpu|cpu|M_rot_prestep2 [6]),
	.datab(!\u0|cpu|cpu|M_rot_prestep2 [30]),
	.datac(!\u0|cpu|cpu|M_rot_prestep2 [14]),
	.datad(!\u0|cpu|cpu|M_rot_rn[3]~DUPLICATE_q ),
	.datae(!\u0|cpu|cpu|M_rot_rn [4]),
	.dataf(!\u0|cpu|cpu|M_rot_prestep2 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[6]~6 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[6]~6 .lut_mask = 64'h5533000F5533FF0F;
defparam \u0|cpu|cpu|M_rot[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N6
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~6 (
	.dataa(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datab(!\u0|cpu|cpu|M_rot_pass0~q ),
	.datac(!\u0|cpu|cpu|M_rot[6]~6_combout ),
	.datad(!\u0|cpu|cpu|M_rot_mask [6]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot_sel_fill0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~6 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~6 .lut_mask = 64'h0F470F4747474747;
defparam \u0|cpu|cpu|A_shift_rot_result~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N7
dffeas \u0|cpu|cpu|A_shift_rot_result[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~6_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N17
dffeas \u0|cpu|cpu|A_mul_cell_p1[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p1[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout  = ( \~GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N34
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout ),
	.asdata(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N15
cyclonev_lcell_comb \u0|sys_clk_timer|counter_snapshot[22]~feeder (
// Equation(s):
// \u0|sys_clk_timer|counter_snapshot[22]~feeder_combout  = ( \u0|sys_clk_timer|internal_counter[22]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|internal_counter[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|counter_snapshot[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[22]~feeder .extended_lut = "off";
defparam \u0|sys_clk_timer|counter_snapshot[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|sys_clk_timer|counter_snapshot[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N17
dffeas \u0|sys_clk_timer|counter_snapshot[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|counter_snapshot[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[22] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N12
cyclonev_lcell_comb \u0|sys_clk_timer|counter_snapshot[6]~4 (
// Equation(s):
// \u0|sys_clk_timer|counter_snapshot[6]~4_combout  = !\u0|sys_clk_timer|internal_counter [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|internal_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|counter_snapshot[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[6]~4 .extended_lut = "off";
defparam \u0|sys_clk_timer|counter_snapshot[6]~4 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u0|sys_clk_timer|counter_snapshot[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N13
dffeas \u0|sys_clk_timer|counter_snapshot[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|counter_snapshot[6]~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[6] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N30
cyclonev_lcell_comb \u0|sys_clk_timer|read_mux_out[6]~45 (
// Equation(s):
// \u0|sys_clk_timer|read_mux_out[6]~45_combout  = ( !\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( ((\u0|cpu|cpu|A_mem_baddr [3] & ((!\u0|cpu|cpu|A_mem_baddr [2] & ((!\u0|sys_clk_timer|period_l_register [6]))) # (\u0|cpu|cpu|A_mem_baddr [2] & 
// (\u0|sys_clk_timer|period_h_register [6]))))) ) ) # ( \u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( ((!\u0|cpu|cpu|A_mem_baddr [3] & ((!\u0|cpu|cpu|A_mem_baddr [2] & ((\u0|sys_clk_timer|counter_snapshot [6]))) # (\u0|cpu|cpu|A_mem_baddr [2] & 
// (\u0|sys_clk_timer|counter_snapshot [22]))))) ) )

	.dataa(!\u0|sys_clk_timer|period_h_register [6]),
	.datab(!\u0|sys_clk_timer|counter_snapshot [22]),
	.datac(!\u0|sys_clk_timer|counter_snapshot [6]),
	.datad(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datae(!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datag(!\u0|sys_clk_timer|period_l_register [6]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|read_mux_out[6]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|read_mux_out[6]~45 .extended_lut = "on";
defparam \u0|sys_clk_timer|read_mux_out[6]~45 .lut_mask = 64'h00000F33F0550000;
defparam \u0|sys_clk_timer|read_mux_out[6]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N31
dffeas \u0|sys_clk_timer|readdata[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|read_mux_out[6]~45_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|readdata[6] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|readdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N32
dffeas \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|readdata [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[6]~8 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[6]~8_combout  = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( (!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  & 
// (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [6] & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [6])))) 
// ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( (!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [6]))) ) )

	.dataa(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datad(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [6]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[6]~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[6]~8 .lut_mask = 64'hE0E0E0E0E000E000;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N39
cyclonev_lcell_comb \u0|led_pio|data_out[6]~feeder (
// Equation(s):
// \u0|led_pio|data_out[6]~feeder_combout  = ( \u0|cpu|cpu|A_st_data [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|data_out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|data_out[6]~feeder .extended_lut = "off";
defparam \u0|led_pio|data_out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|led_pio|data_out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N40
dffeas \u0|led_pio|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|led_pio|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led_pio|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_pio|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_pio|data_out[6] .is_wysiwyg = "true";
defparam \u0|led_pio|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N15
cyclonev_lcell_comb \u0|led_pio|readdata[6] (
// Equation(s):
// \u0|led_pio|readdata [6] = ( !\u0|cpu|cpu|A_mem_baddr [3] & ( (\u0|led_pio|data_out [6] & !\u0|cpu|cpu|A_mem_baddr [2]) ) )

	.dataa(gnd),
	.datab(!\u0|led_pio|data_out [6]),
	.datac(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|readdata [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|readdata[6] .extended_lut = "off";
defparam \u0|led_pio|readdata[6] .lut_mask = 64'h3030303000000000;
defparam \u0|led_pio|readdata[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N16
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|led_pio|readdata [6]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N39
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[6]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[6]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N40
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[6]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N11
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[6]~9 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[6]~9_combout  = ( \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & ( ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6])) # (\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [6]) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & ( 
// (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6]) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [6]),
	.datad(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[6]~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[6]~9 .lut_mask = 64'h005500550F5F0F5F;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[6] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [6] = ( \u0|mm_interconnect_0|rsp_mux|src_data[6]~9_combout  ) # ( !\u0|mm_interconnect_0|rsp_mux|src_data[6]~9_combout  & ( (!\u0|mm_interconnect_0|rsp_mux|src_data[6]~8_combout ) # 
// ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & \u0|onchip_mem|the_altsyncram|auto_generated|q_a [6])) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_data[6]~8_combout ),
	.datad(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_data[6]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[6] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[6] .lut_mask = 64'hF0F5F0F5FFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N52
dffeas \u0|cpu|cpu|d_readdata_d1[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data [6]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N12
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[6]~6 (
	.dataa(!\u0|cpu|cpu|A_ld_align_sh8~q ),
	.datab(!\u0|cpu|cpu|d_readdata_d1 [30]),
	.datac(!\u0|cpu|cpu|A_ld_align_sh16~q ),
	.datad(!\u0|cpu|cpu|d_readdata_d1 [6]),
	.datae(!\u0|cpu|cpu|d_readdata_d1 [22]),
	.dataf(!\u0|cpu|cpu|d_readdata_d1 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[6]~6 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[6]~6 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N13
dffeas \u0|cpu|cpu|A_slow_inst_result[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[6]~6_combout ),
	.asdata(\u0|mm_interconnect_0|rsp_mux|src_data [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|A_ctrl_ld32~q ),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N15
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[6]~8 (
	.dataa(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datab(!\u0|cpu|cpu|A_shift_rot_result [6]),
	.datac(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.datad(!\u0|cpu|cpu|A_inst_result [6]),
	.datae(!\u0|cpu|cpu|A_mul_cell_p1 [6]),
	.dataf(!\u0|cpu|cpu|A_slow_inst_result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[6]~8 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[6]~8 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N20
dffeas \u0|cpu|cpu|W_wr_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[6]~8_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N30
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[6]~29 (
	.dataa(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datab(!\u0|cpu|cpu|M_alu_result [6]),
	.datac(!\u0|cpu|cpu|A_wr_data_unfiltered[6]~8_combout ),
	.datad(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.datae(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]),
	.dataf(!\u0|cpu|cpu|W_wr_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[6]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[6]~29 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[6]~29 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \u0|cpu|cpu|D_src1_reg[6]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N31
dffeas \u0|cpu|cpu|E_src1[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[6]~29_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N6
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result~6 (
	.dataa(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datab(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|E_logic_op [1]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_src2 [6]),
	.dataf(!\u0|cpu|cpu|E_src1 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result~6 .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result~6 .lut_mask = 64'h4040050505051414;
defparam \u0|cpu|cpu|E_alu_result~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N0
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[6] (
	.dataa(!\u0|cpu|cpu|E_extra_pc [4]),
	.datab(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datac(!\u0|cpu|cpu|Add9~33_sumout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_ctrl_retaddr~q ),
	.dataf(!\u0|cpu|cpu|E_alu_result~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[6] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[6] .lut_mask = 64'h03035757FFFFFFFF;
defparam \u0|cpu|cpu|E_alu_result[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N7
dffeas \u0|cpu|cpu|M_alu_result[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_alu_result [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N18
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[6]~21 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datac(!\u0|cpu|cpu|M_alu_result [6]),
	.datad(!\u0|cpu|cpu|A_wr_data_unfiltered[6]~8_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|W_wr_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[6]~21 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[6]~21 .lut_mask = 64'h04150415AEBFAEBF;
defparam \u0|cpu|cpu|D_src2_reg[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N54
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[6]~22 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[6]~21_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datac(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_alu_result [6]),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[6]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[6]~22 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[6]~22 .lut_mask = 64'h0404C4C43434F4F4;
defparam \u0|cpu|cpu|D_src2_reg[6]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N37
dffeas \u0|cpu|cpu|E_src2[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_src2[6]~feeder_combout ),
	.asdata(\u0|cpu|cpu|D_src2_reg[6]~22_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_src2[12]~1_combout ),
	.sload(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N22
dffeas \u0|cpu|cpu|M_mem_baddr[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add9~33_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_mem_baddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_mem_baddr[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_mem_baddr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N55
dffeas \u0|cpu|cpu|A_mem_baddr[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_mem_baddr [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mem_baddr[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_baddr[6]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mem_baddr[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_data[42] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_data [42] = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \u0|cpu|cpu|ic_fill_line [1] & ( (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # (\u0|cpu|cpu|A_mem_baddr[6]~DUPLICATE_q ) ) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \u0|cpu|cpu|ic_fill_line [1] & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [1] ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( !\u0|cpu|cpu|ic_fill_line [1] & ( 
// \u0|cpu|cpu|A_mem_baddr[6]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\u0|cpu|cpu|A_mem_baddr[6]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.dataf(!\u0|cpu|cpu|ic_fill_line [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_data [42]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[42] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[42] .lut_mask = 64'h000033330F0F3F3F;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[42] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N43
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N57
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[4]~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [6]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [4]),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[4]~4 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[4]~4 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y7_N37
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout ),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N0
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[27]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N1
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N18
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~30 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [29]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [27]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [27]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~30 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~30 .lut_mask = 64'h0C3F0C3F55555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N20
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~17_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N9
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N11
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N37
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~9_sumout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y7_N3
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[2]~2 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[2]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[2]~2 .lut_mask = 64'h0A0A5F5F0A0A5F5F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N23
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[31]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N56
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [31]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~35 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~35_combout  = ( \u0|onchip_mem|the_altsyncram|auto_generated|q_a [31] & ( ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31])) # 
// (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) ) ) # ( !\u0|onchip_mem|the_altsyncram|auto_generated|q_a [31] & ( (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31]) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~35 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~35 .lut_mask = 64'h0303030357575757;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N50
dffeas \u0|cpu|cpu|d_readdata_d1[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~35_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N43
dffeas \u0|cpu|cpu|A_mem_baddr[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_mem_baddr [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mem_baddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_baddr[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mem_baddr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N11
dffeas \u0|cpu|cpu|M_ctrl_ld_signed (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Equal219~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_ctrl_ld_signed .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N4
dffeas \u0|cpu|cpu|A_ctrl_ld_signed (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_ctrl_ld_signed~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_ctrl_ld_signed .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N8
dffeas \u0|cpu|cpu|A_mem_baddr[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_mem_baddr [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mem_baddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_baddr[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mem_baddr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N2
dffeas \u0|cpu|cpu|A_ctrl_ld16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_ctrl_ld16~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_ctrl_ld16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_ctrl_ld16 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_ctrl_ld16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N0
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_ld_data_sign_bit~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_mem_baddr [0]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_ctrl_ld16~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_ld_data_sign_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_ld_data_sign_bit~0 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_ld_data_sign_bit~0 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \u0|cpu|cpu|A_slow_ld_data_sign_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N42
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_ld_data_fill_bit~0 (
	.dataa(!\u0|cpu|cpu|d_readdata_d1 [31]),
	.datab(!\u0|cpu|cpu|A_mem_baddr [1]),
	.datac(!\u0|cpu|cpu|d_readdata_d1 [15]),
	.datad(!\u0|cpu|cpu|A_ctrl_ld_signed~q ),
	.datae(!\u0|cpu|cpu|A_slow_ld_data_sign_bit~0_combout ),
	.dataf(!\u0|cpu|cpu|d_readdata_d1 [23]),
	.datag(!\u0|cpu|cpu|d_readdata_d1 [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_ld_data_fill_bit~0 .extended_lut = "on";
defparam \u0|cpu|cpu|A_slow_ld_data_fill_bit~0 .lut_mask = 64'h000C001D003F001D;
defparam \u0|cpu|cpu|A_slow_ld_data_fill_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N15
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[26]~25 (
	.dataa(!\u0|cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.datab(!\u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout ),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_payload~30_combout ),
	.datad(!\u0|cpu|cpu|d_readdata_d1 [26]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_ctrl_ld32~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[26]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[26]~25 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[26]~25 .lut_mask = 64'h11BB11BB0F0F0F0F;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[26]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N17
dffeas \u0|cpu|cpu|A_slow_inst_result[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[26]~25_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N30
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[2]~25 (
	.dataa(!\u0|cpu|cpu|M_rot_prestep2 [10]),
	.datab(!\u0|cpu|cpu|M_rot_rn [4]),
	.datac(!\u0|cpu|cpu|M_rot_prestep2 [2]),
	.datad(!\u0|cpu|cpu|M_rot_rn[3]~DUPLICATE_q ),
	.datae(!\u0|cpu|cpu|M_rot_prestep2 [18]),
	.dataf(!\u0|cpu|cpu|M_rot_prestep2 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[2]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[2]~25 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[2]~25 .lut_mask = 64'h110311CFDD03DDCF;
defparam \u0|cpu|cpu|M_rot[2]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N48
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~25 (
	.dataa(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datab(!\u0|cpu|cpu|M_rot_mask [2]),
	.datac(!\u0|cpu|cpu|M_rot_sel_fill3~q ),
	.datad(!\u0|cpu|cpu|M_rot_pass3~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot[2]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~25 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~25 .lut_mask = 64'h15001500D5FFD5FF;
defparam \u0|cpu|cpu|A_shift_rot_result~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N49
dffeas \u0|cpu|cpu|A_shift_rot_result[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~25_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N43
dffeas \u0|cpu|cpu|A_inst_result[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_alu_result [26]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|A_inst_result[31]~1_combout ),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N27
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[26]~27 (
	.dataa(!\u0|cpu|cpu|A_slow_inst_result [26]),
	.datab(!\u0|cpu|cpu|A_shift_rot_result [26]),
	.datac(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.datad(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datae(!\u0|cpu|cpu|A_inst_result [26]),
	.dataf(!\u0|cpu|cpu|Add12~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[26]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[26]~27 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[26]~27 .lut_mask = 64'h0503F50305F3F5F3;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[26]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N47
dffeas \u0|cpu|cpu|W_wr_data[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[26]~27_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N45
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[26]~53 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[0]~8_combout ),
	.datab(!\u0|cpu|cpu|W_wr_data [26]),
	.datac(!\u0|cpu|cpu|M_alu_result [26]),
	.datad(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[26]~27_combout ),
	.dataf(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[26]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[26]~53 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[26]~53 .lut_mask = 64'h1111111105000555;
defparam \u0|cpu|cpu|D_src2_reg[26]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N6
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[26]~81 (
	.dataa(!\u0|cpu|cpu|D_ctrl_b_is_dst~q ),
	.datab(!\u0|cpu|cpu|D_src2_reg[26]~53_combout ),
	.datac(!\u0|cpu|cpu|D_src2_reg[26]~52_combout ),
	.datad(!\u0|cpu|cpu|D_src2_reg[26]~83_combout ),
	.datae(!\u0|cpu|cpu|D_src2_reg[20]~0_combout ),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[26]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[26]~81 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[26]~81 .lut_mask = 64'h3F3F3F3F3F7F3FFF;
defparam \u0|cpu|cpu|D_src2_reg[26]~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N8
dffeas \u0|cpu|cpu|E_src2_reg[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[26]~81_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N27
cyclonev_lcell_comb \u0|cpu|cpu|E_st_data[26]~2 (
	.dataa(!\u0|cpu|cpu|E_src2_reg [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_src2_reg [10]),
	.dataf(!\u0|cpu|cpu|E_ctrl_mem16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_st_data[26]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_st_data[26]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|E_st_data[26]~2 .lut_mask = 64'h555555550000FFFF;
defparam \u0|cpu|cpu|E_st_data[26]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N28
dffeas \u0|cpu|cpu|M_st_data[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_st_data[26]~2_combout ),
	.asdata(\u0|cpu|cpu|E_src2_reg [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_ctrl_mem8~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N2
dffeas \u0|cpu|cpu|A_st_data[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [26]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~25 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~25_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_st_data [26])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_st_data [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~25 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~25 .lut_mask = 64'h0055005500550055;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~25_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~30 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~30_combout  = ( \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre 
// [26]) # (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [26]) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( \u0|onchip_mem|the_altsyncram|auto_generated|q_a [26] ) 
// ) ) # ( \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( !\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [26]),
	.datad(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26]),
	.datae(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~30 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~30 .lut_mask = 64'h000000FF0F0F0FFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N29
dffeas \u0|cpu|cpu|d_readdata_d1[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~30_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N37
dffeas \u0|sys_clk_timer|counter_snapshot[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|internal_counter [18]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[18] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N47
dffeas \u0|sys_clk_timer|control_register[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_st_data [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|control_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|control_register[2] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|control_register[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N45
cyclonev_lcell_comb \u0|sys_clk_timer|read_mux_out[2]~6 (
// Equation(s):
// \u0|sys_clk_timer|read_mux_out[2]~6_combout  = (!\u0|sys_clk_timer|Equal6~4_combout  & (\u0|sys_clk_timer|Equal6~0_combout  & ((\u0|sys_clk_timer|control_register [2])))) # (\u0|sys_clk_timer|Equal6~4_combout  & (((\u0|sys_clk_timer|Equal6~0_combout  & 
// \u0|sys_clk_timer|control_register [2])) # (\u0|sys_clk_timer|counter_snapshot [18])))

	.dataa(!\u0|sys_clk_timer|Equal6~4_combout ),
	.datab(!\u0|sys_clk_timer|Equal6~0_combout ),
	.datac(!\u0|sys_clk_timer|counter_snapshot [18]),
	.datad(!\u0|sys_clk_timer|control_register [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|read_mux_out[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|read_mux_out[2]~6 .extended_lut = "off";
defparam \u0|sys_clk_timer|read_mux_out[2]~6 .lut_mask = 64'h0537053705370537;
defparam \u0|sys_clk_timer|read_mux_out[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N12
cyclonev_lcell_comb \u0|sys_clk_timer|counter_snapshot[2]~2 (
// Equation(s):
// \u0|sys_clk_timer|counter_snapshot[2]~2_combout  = ( !\u0|sys_clk_timer|internal_counter [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|internal_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|counter_snapshot[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[2]~2 .extended_lut = "off";
defparam \u0|sys_clk_timer|counter_snapshot[2]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|sys_clk_timer|counter_snapshot[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N13
dffeas \u0|sys_clk_timer|counter_snapshot[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|counter_snapshot[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[2] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N57
cyclonev_lcell_comb \u0|sys_clk_timer|read_mux_out[2]~5 (
// Equation(s):
// \u0|sys_clk_timer|read_mux_out[2]~5_combout  = ( \u0|sys_clk_timer|counter_snapshot [2] & ( ((!\u0|sys_clk_timer|period_l_register [2] & \u0|sys_clk_timer|Equal6~2_combout )) # (\u0|sys_clk_timer|Equal6~3_combout ) ) ) # ( 
// !\u0|sys_clk_timer|counter_snapshot [2] & ( (!\u0|sys_clk_timer|period_l_register [2] & \u0|sys_clk_timer|Equal6~2_combout ) ) )

	.dataa(gnd),
	.datab(!\u0|sys_clk_timer|Equal6~3_combout ),
	.datac(!\u0|sys_clk_timer|period_l_register [2]),
	.datad(!\u0|sys_clk_timer|Equal6~2_combout ),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|counter_snapshot [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|read_mux_out[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|read_mux_out[2]~5 .extended_lut = "off";
defparam \u0|sys_clk_timer|read_mux_out[2]~5 .lut_mask = 64'h00F000F033F333F3;
defparam \u0|sys_clk_timer|read_mux_out[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N54
cyclonev_lcell_comb \u0|sys_clk_timer|read_mux_out[2] (
// Equation(s):
// \u0|sys_clk_timer|read_mux_out [2] = ( \u0|sys_clk_timer|period_h_register [2] & ( ((\u0|sys_clk_timer|read_mux_out[2]~5_combout ) # (\u0|sys_clk_timer|read_mux_out[2]~6_combout )) # (\u0|sys_clk_timer|Equal6~1_combout ) ) ) # ( 
// !\u0|sys_clk_timer|period_h_register [2] & ( (\u0|sys_clk_timer|read_mux_out[2]~5_combout ) # (\u0|sys_clk_timer|read_mux_out[2]~6_combout ) ) )

	.dataa(!\u0|sys_clk_timer|Equal6~1_combout ),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|read_mux_out[2]~6_combout ),
	.datad(!\u0|sys_clk_timer|read_mux_out[2]~5_combout ),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|period_h_register [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|read_mux_out [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|read_mux_out[2] .extended_lut = "off";
defparam \u0|sys_clk_timer|read_mux_out[2] .lut_mask = 64'h0FFF0FFF5FFF5FFF;
defparam \u0|sys_clk_timer|read_mux_out[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N55
dffeas \u0|sys_clk_timer|readdata[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|read_mux_out [2]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|readdata[2] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N26
dffeas \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|readdata [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout  = \~GND~combout 

	.dataa(!\~GND~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N59
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout ),
	.asdata(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[2]~2 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[2]~2_combout  = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [2] & ( (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  & ((!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [2])))) ) ) # ( 
// !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [2] & ( (!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  & ((!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]) # 
// (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [2]))) ) )

	.dataa(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datad(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2]~2 .lut_mask = 64'hF0C0F0C0A080A080;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N18
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_go~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_go~q ),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_go~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_go~0 .lut_mask = 64'h0000AAAA0030AABA;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_go~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N19
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_go (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_go~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_go .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_go .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N18
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~1 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_go~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~1 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~1 .lut_mask = 64'h0F0F0F0F33333333;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N20
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~1_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N16
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N43
dffeas \u0|led_pio|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_st_data [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led_pio|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_pio|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_pio|data_out[2] .is_wysiwyg = "true";
defparam \u0|led_pio|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N30
cyclonev_lcell_comb \u0|led_pio|readdata[2] (
// Equation(s):
// \u0|led_pio|readdata [2] = ( \u0|led_pio|data_out [2] & ( (!\u0|cpu|cpu|A_mem_baddr [2] & !\u0|cpu|cpu|A_mem_baddr [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datad(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datae(gnd),
	.dataf(!\u0|led_pio|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|readdata [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|readdata[2] .extended_lut = "off";
defparam \u0|led_pio|readdata[2] .lut_mask = 64'h00000000F000F000;
defparam \u0|led_pio|readdata[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N32
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|led_pio|readdata [2]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[2]~3 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[2]~3_combout  = ( \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [2] & ( ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre 
// [2])) # (\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [2] & ( (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2]) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2]~3 .lut_mask = 64'h000F000F555F555F;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[2] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [2] = ( \u0|onchip_mem|the_altsyncram|auto_generated|q_a [2] & ( (!\u0|mm_interconnect_0|rsp_mux|src_data[2]~2_combout ) # ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # 
// (\u0|mm_interconnect_0|rsp_mux|src_data[2]~3_combout )) ) ) # ( !\u0|onchip_mem|the_altsyncram|auto_generated|q_a [2] & ( (!\u0|mm_interconnect_0|rsp_mux|src_data[2]~2_combout ) # (\u0|mm_interconnect_0|rsp_mux|src_data[2]~3_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_mux|src_data[2]~2_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_mux|src_data[2]~3_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datae(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2] .lut_mask = 64'hBBBBBBFFBBBBBBFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N55
dffeas \u0|cpu|cpu|d_readdata_d1[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data [2]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N27
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[10]~feeder (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[10]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N28
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[10]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10]~feeder_combout  = ( \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N35
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N0
cyclonev_lcell_comb \u0|jtag_uart|ac~0 (
// Equation(s):
// \u0|jtag_uart|ac~0_combout  = ( \u0|jtag_uart|ien_AE~0_combout  & ( (((!\u0|cpu|cpu|A_st_data [10] & \u0|jtag_uart|ac~q )) # (\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_pause~q )) # (\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_ena~q ) ) ) # ( 
// !\u0|jtag_uart|ien_AE~0_combout  & ( ((\u0|jtag_uart|ac~q ) # (\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_pause~q )) # (\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_ena~q ) ) )

	.dataa(!\u0|cpu|cpu|A_st_data [10]),
	.datab(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_ena~q ),
	.datac(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|t_pause~q ),
	.datad(!\u0|jtag_uart|ac~q ),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|ien_AE~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|ac~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|ac~0 .extended_lut = "off";
defparam \u0|jtag_uart|ac~0 .lut_mask = 64'h3FFF3FFF3FBF3FBF;
defparam \u0|jtag_uart|ac~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N2
dffeas \u0|jtag_uart|ac (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|ac~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|ac~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|ac .is_wysiwyg = "true";
defparam \u0|jtag_uart|ac .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N52
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|jtag_uart|ac~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N2
dffeas \u0|sys_clk_timer|period_h_register[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_h_register[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_h_register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_h_register[10] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_h_register[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N9
cyclonev_lcell_comb \u0|sys_clk_timer|counter_snapshot[10]~feeder (
// Equation(s):
// \u0|sys_clk_timer|counter_snapshot[10]~feeder_combout  = ( \u0|sys_clk_timer|internal_counter [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|internal_counter [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|counter_snapshot[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[10]~feeder .extended_lut = "off";
defparam \u0|sys_clk_timer|counter_snapshot[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|sys_clk_timer|counter_snapshot[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N10
dffeas \u0|sys_clk_timer|counter_snapshot[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|counter_snapshot[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[10] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N19
dffeas \u0|sys_clk_timer|internal_counter[26]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|Add0~37_sumout ),
	.asdata(\u0|sys_clk_timer|period_h_register[10]~DUPLICATE_q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|sys_clk_timer|always0~0_combout ),
	.ena(\u0|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|internal_counter[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|internal_counter[26]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|internal_counter[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N39
cyclonev_lcell_comb \u0|sys_clk_timer|counter_snapshot[26]~feeder (
// Equation(s):
// \u0|sys_clk_timer|counter_snapshot[26]~feeder_combout  = \u0|sys_clk_timer|internal_counter[26]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|internal_counter[26]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|counter_snapshot[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[26]~feeder .extended_lut = "off";
defparam \u0|sys_clk_timer|counter_snapshot[26]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|sys_clk_timer|counter_snapshot[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N41
dffeas \u0|sys_clk_timer|counter_snapshot[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|counter_snapshot[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[26] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N14
dffeas \u0|sys_clk_timer|period_l_register[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_l_register[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_l_register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[10] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_l_register[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N54
cyclonev_lcell_comb \u0|sys_clk_timer|read_mux_out[10]~33 (
// Equation(s):
// \u0|sys_clk_timer|read_mux_out[10]~33_combout  = ( !\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( (\u0|cpu|cpu|A_mem_baddr [3] & ((!\u0|cpu|cpu|A_mem_baddr [2] & (((\u0|sys_clk_timer|period_l_register [10])))) # (\u0|cpu|cpu|A_mem_baddr [2] & 
// (\u0|sys_clk_timer|period_h_register [10])))) ) ) # ( \u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( ((!\u0|cpu|cpu|A_mem_baddr [3] & ((!\u0|cpu|cpu|A_mem_baddr [2] & (\u0|sys_clk_timer|counter_snapshot [10])) # (\u0|cpu|cpu|A_mem_baddr [2] & 
// ((\u0|sys_clk_timer|counter_snapshot [26])))))) ) )

	.dataa(!\u0|sys_clk_timer|period_h_register [10]),
	.datab(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datac(!\u0|sys_clk_timer|counter_snapshot [10]),
	.datad(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datae(!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.dataf(!\u0|sys_clk_timer|counter_snapshot [26]),
	.datag(!\u0|sys_clk_timer|period_l_register [10]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|read_mux_out[10]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|read_mux_out[10]~33 .extended_lut = "on";
defparam \u0|sys_clk_timer|read_mux_out[10]~33 .lut_mask = 64'h001D0C00001D3F00;
defparam \u0|sys_clk_timer|read_mux_out[10]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N55
dffeas \u0|sys_clk_timer|readdata[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|read_mux_out[10]~33_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|readdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|readdata[10] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|readdata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N23
dffeas \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|readdata [10]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~14 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout  = ( !\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & 
// ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [10])))) # 
// (\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [10] & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [10])))) ) )

	.dataa(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.datad(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [10]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~14 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~14 .lut_mask = 64'hFCA8FCA800000000;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~15 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout  = ( \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( ((!\u0|mm_interconnect_0|rsp_mux|src_payload~14_combout ) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]))) # (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [10]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( 
// (!\u0|mm_interconnect_0|rsp_mux|src_payload~14_combout ) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10])) ) )

	.dataa(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [10]),
	.datab(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]),
	.datad(!\u0|mm_interconnect_0|rsp_mux|src_payload~14_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~15 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~15 .lut_mask = 64'hFF03FF03FF57FF57;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N14
dffeas \u0|cpu|cpu|d_readdata_d1[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~15_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N48
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[2]~2 (
	.dataa(!\u0|cpu|cpu|d_readdata_d1 [26]),
	.datab(!\u0|cpu|cpu|d_readdata_d1 [2]),
	.datac(!\u0|cpu|cpu|A_ld_align_sh16~q ),
	.datad(!\u0|cpu|cpu|d_readdata_d1 [18]),
	.datae(!\u0|cpu|cpu|A_ld_align_sh8~q ),
	.dataf(!\u0|cpu|cpu|d_readdata_d1 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[2]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[2]~2 .lut_mask = 64'h303F0505303FF5F5;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N49
dffeas \u0|cpu|cpu|A_slow_inst_result[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[2]~2_combout ),
	.asdata(\u0|mm_interconnect_0|rsp_mux|src_data [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|A_ctrl_ld32~q ),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N5
dffeas \u0|cpu|cpu|E_pc[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_pc[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_pc[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_pc[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N18
cyclonev_lcell_comb \u0|cpu|cpu|M_pc_plus_one[0]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_pc [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_pc_plus_one[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_pc_plus_one[0]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|M_pc_plus_one[0]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u0|cpu|cpu|M_pc_plus_one[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N20
dffeas \u0|cpu|cpu|M_pc_plus_one[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_pc_plus_one[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pc_plus_one[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pc_plus_one[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pc_plus_one[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N39
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_illegal~0 (
	.dataa(!\u0|cpu|cpu|D_iw [12]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_iw [14]),
	.datad(!\u0|cpu|cpu|D_iw [13]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_illegal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_illegal~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_illegal~0 .lut_mask = 64'h0005000500AA00AA;
defparam \u0|cpu|cpu|D_ctrl_illegal~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N30
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_illegal~1 (
	.dataa(!\u0|cpu|cpu|D_ctrl_flush_pipe_always~2_combout ),
	.datab(!\u0|cpu|cpu|D_ctrl_illegal~0_combout ),
	.datac(!\u0|cpu|cpu|D_iw [15]),
	.datad(!\u0|cpu|cpu|D_iw [16]),
	.datae(!\u0|cpu|cpu|Equal95~0_combout ),
	.dataf(!\u0|cpu|cpu|D_ctrl_illegal~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_illegal~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_illegal~1 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_illegal~1 .lut_mask = 64'h555555575555FFFF;
defparam \u0|cpu|cpu|D_ctrl_illegal~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N31
dffeas \u0|cpu|cpu|E_ctrl_illegal (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_illegal~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_ctrl_illegal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_illegal .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_ctrl_illegal .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N52
dffeas \u0|cpu|cpu|M_exc_illegal_inst_pri15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_ctrl_illegal~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_exc_illegal_inst_pri15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_exc_illegal_inst_pri15 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_exc_illegal_inst_pri15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N36
cyclonev_lcell_comb \u0|cpu|cpu|A_exc_illegal_inst_pri15_nxt~0 (
	.dataa(!\u0|cpu|cpu|M_norm_intr_req~q ),
	.datab(!\u0|cpu|cpu|hbreak_req~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_exc_illegal_inst_pri15~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_exc_illegal_inst_pri15_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_exc_illegal_inst_pri15_nxt~0 .extended_lut = "off";
defparam \u0|cpu|cpu|A_exc_illegal_inst_pri15_nxt~0 .lut_mask = 64'h0000000088888888;
defparam \u0|cpu|cpu|A_exc_illegal_inst_pri15_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N37
dffeas \u0|cpu|cpu|A_exc_illegal_inst_pri15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_exc_illegal_inst_pri15_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_exc_illegal_inst_pri15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_exc_illegal_inst_pri15 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_exc_illegal_inst_pri15 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N33
cyclonev_lcell_comb \u0|cpu|cpu|A_exc_highest_pri_cause_code[0]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_exc_norm_intr_pri5~q ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_exc_illegal_inst_pri15~q ),
	.dataf(!\u0|cpu|cpu|A_exc_trap_inst_pri15~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_exc_highest_pri_cause_code[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_exc_highest_pri_cause_code[0]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|A_exc_highest_pri_cause_code[0]~0 .lut_mask = 64'h0000F0F0F0F0F0F0;
defparam \u0|cpu|cpu|A_exc_highest_pri_cause_code[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N35
dffeas \u0|cpu|cpu|W_exception_reg_cause[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_exc_highest_pri_cause_code[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_exc_active_no_break~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_exception_reg_cause [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_exception_reg_cause[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_exception_reg_cause[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N21
cyclonev_lcell_comb \u0|cpu|cpu|E_control_reg_rddata_muxed[2]~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|Equal327~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|W_exception_reg_cause [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_control_reg_rddata_muxed[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_control_reg_rddata_muxed[2]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|E_control_reg_rddata_muxed[2]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|cpu|cpu|E_control_reg_rddata_muxed[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N22
dffeas \u0|cpu|cpu|M_control_reg_rddata[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_control_reg_rddata_muxed[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_control_reg_rddata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_control_reg_rddata[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_control_reg_rddata[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N48
cyclonev_lcell_comb \u0|cpu|cpu|M_inst_result[2]~2 (
	.dataa(!\u0|cpu|cpu|M_pc_plus_one[0]~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|M_alu_result [2]),
	.datac(!\u0|cpu|cpu|M_exc_any~combout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|M_ctrl_rd_ctl_reg~q ),
	.dataf(!\u0|cpu|cpu|M_control_reg_rddata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_inst_result[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_inst_result[2]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|M_inst_result[2]~2 .lut_mask = 64'h353505053535F5F5;
defparam \u0|cpu|cpu|M_inst_result[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N49
dffeas \u0|cpu|cpu|A_inst_result[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_inst_result[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N50
dffeas \u0|cpu|cpu|A_mul_cell_p1[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p1[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N48
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[2]~2 (
	.dataa(!\u0|cpu|cpu|M_rot_prestep2 [10]),
	.datab(!\u0|cpu|cpu|M_rot_rn [4]),
	.datac(!\u0|cpu|cpu|M_rot_prestep2 [2]),
	.datad(!\u0|cpu|cpu|M_rot_rn[3]~DUPLICATE_q ),
	.datae(!\u0|cpu|cpu|M_rot_prestep2 [18]),
	.dataf(!\u0|cpu|cpu|M_rot_prestep2 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[2]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[2]~2 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \u0|cpu|cpu|M_rot[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N9
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~2 (
	.dataa(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datab(!\u0|cpu|cpu|M_rot_pass0~q ),
	.datac(!\u0|cpu|cpu|M_rot[2]~2_combout ),
	.datad(!\u0|cpu|cpu|M_rot_mask [2]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot_sel_fill0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~2 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~2 .lut_mask = 64'h0F470F4747474747;
defparam \u0|cpu|cpu|A_shift_rot_result~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N10
dffeas \u0|cpu|cpu|A_shift_rot_result[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N48
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[2]~4 (
	.dataa(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datab(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.datac(!\u0|cpu|cpu|A_slow_inst_result [2]),
	.datad(!\u0|cpu|cpu|A_inst_result [2]),
	.datae(!\u0|cpu|cpu|A_mul_cell_p1 [2]),
	.dataf(!\u0|cpu|cpu|A_shift_rot_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[2]~4 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[2]~4 .lut_mask = 64'h028A46CE139B57DF;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y14_N54
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[31]~68 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|D_src2_reg[0]~8_combout ),
	.datac(!\u0|cpu|cpu|D_src2_reg[31]~57_combout ),
	.datad(!\u0|cpu|cpu|A_wr_data_unfiltered[31]~32_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_src2_reg[31]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[31]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[31]~68 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[31]~68 .lut_mask = 64'h0003000333333333;
defparam \u0|cpu|cpu|D_src2_reg[31]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y14_N36
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[31]~24 (
	.dataa(!\u0|cpu|cpu|D_src2[31]~23_combout ),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datac(!\u0|cpu|cpu|D_src2_reg[0]~5_combout ),
	.datad(!\u0|cpu|cpu|D_src2_reg[31]~66_combout ),
	.datae(!\u0|cpu|cpu|D_src2_reg[31]~68_combout ),
	.dataf(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[31]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[31]~24 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[31]~24 .lut_mask = 64'h57FFFFFF55555555;
defparam \u0|cpu|cpu|D_src2[31]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y14_N38
dffeas \u0|cpu|cpu|E_src2[31]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2[31]~24_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2[31]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[31]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[31]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N39
cyclonev_lcell_comb \u0|cpu|cpu|Add9~61 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add9~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add9~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add9~61 .extended_lut = "off";
defparam \u0|cpu|cpu|Add9~61 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|cpu|cpu|Add9~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N24
cyclonev_lcell_comb \u0|cpu|cpu|E_br_mispredict~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_ctrl_br_cond~q ),
	.datad(!\u0|cpu|cpu|E_valid_from_D~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_pipe_flush~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_br_mispredict~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_br_mispredict~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_br_mispredict~0 .lut_mask = 64'h00000000000F000F;
defparam \u0|cpu|cpu|E_br_mispredict~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N16
dffeas \u0|cpu|cpu|E_bht_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_bht_data [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_bht_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_bht_data[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_bht_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N18
cyclonev_lcell_comb \u0|cpu|cpu|E_br_mispredict (
	.dataa(!\u0|cpu|cpu|Add9~61_sumout ),
	.datab(!\u0|cpu|cpu|E_br_result~1_combout ),
	.datac(!\u0|cpu|cpu|E_br_result~0_combout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_br_mispredict~0_combout ),
	.dataf(!\u0|cpu|cpu|E_bht_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_br_mispredict~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_br_mispredict .extended_lut = "off";
defparam \u0|cpu|cpu|E_br_mispredict .lut_mask = 64'h0000E4E400001B1B;
defparam \u0|cpu|cpu|E_br_mispredict .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N19
dffeas \u0|cpu|cpu|M_br_mispredict~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_br_mispredict~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_br_mispredict~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_br_mispredict~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_br_mispredict~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N12
cyclonev_lcell_comb \u0|cpu|cpu|M_br_mispredict~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_br_mispredict~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_br_mispredict~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_br_mispredict~_wirecell .extended_lut = "off";
defparam \u0|cpu|cpu|M_br_mispredict~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|cpu|cpu|M_br_mispredict~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N3
cyclonev_lcell_comb \u0|cpu|cpu|E_br_result~2 (
	.dataa(!\u0|cpu|cpu|Add9~61_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_br_result~0_combout ),
	.dataf(!\u0|cpu|cpu|E_br_result~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_br_result~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_br_result~2 .extended_lut = "off";
defparam \u0|cpu|cpu|E_br_result~2 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \u0|cpu|cpu|E_br_result~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N51
cyclonev_lcell_comb \u0|cpu|cpu|M_br_cond_taken_history[0]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_br_mispredict~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_mem_stall~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_br_cond_taken_history[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_br_cond_taken_history[0]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|M_br_cond_taken_history[0]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \u0|cpu|cpu|M_br_cond_taken_history[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y13_N5
dffeas \u0|cpu|cpu|M_br_cond_taken_history[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_br_result~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_br_cond_taken_history [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_br_cond_taken_history[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_br_cond_taken_history[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N21
cyclonev_lcell_comb \u0|cpu|cpu|F_bht_ptr_nxt[0] (
	.dataa(!\u0|cpu|cpu|M_br_cond_taken_history [0]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_bht_ptr_nxt [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_bht_ptr_nxt[0] .extended_lut = "off";
defparam \u0|cpu|cpu|F_bht_ptr_nxt[0] .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \u0|cpu|cpu|F_bht_ptr_nxt[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y13_N22
dffeas \u0|cpu|cpu|F_bht_ptr[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_bht_ptr_nxt [0]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_bht_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_bht_ptr[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_bht_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N14
dffeas \u0|cpu|cpu|D_bht_ptr[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_bht_ptr [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_bht_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_bht_ptr[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_bht_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N48
cyclonev_lcell_comb \u0|cpu|cpu|E_bht_ptr[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_bht_ptr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_bht_ptr[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_bht_ptr[0]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_bht_ptr[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|E_bht_ptr[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N50
dffeas \u0|cpu|cpu|E_bht_ptr[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_bht_ptr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_bht_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_bht_ptr[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_bht_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N0
cyclonev_lcell_comb \u0|cpu|cpu|M_bht_ptr_unfiltered[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_bht_ptr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_bht_ptr_unfiltered[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[0]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N1
dffeas \u0|cpu|cpu|M_bht_ptr_unfiltered[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_bht_ptr_unfiltered[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_bht_ptr_unfiltered [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N2
dffeas \u0|cpu|cpu|M_br_cond_taken_history[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_br_cond_taken_history [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_br_cond_taken_history [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_br_cond_taken_history[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_br_cond_taken_history[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N39
cyclonev_lcell_comb \u0|cpu|cpu|F_bht_ptr_nxt[1] (
	.dataa(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|M_br_cond_taken_history [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_bht_ptr_nxt [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_bht_ptr_nxt[1] .extended_lut = "off";
defparam \u0|cpu|cpu|F_bht_ptr_nxt[1] .lut_mask = 64'h55AA55AA55AA55AA;
defparam \u0|cpu|cpu|F_bht_ptr_nxt[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y13_N40
dffeas \u0|cpu|cpu|F_bht_ptr[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_bht_ptr_nxt [1]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_bht_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_bht_ptr[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_bht_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N15
cyclonev_lcell_comb \u0|cpu|cpu|D_bht_ptr[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|F_bht_ptr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_bht_ptr[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_bht_ptr[1]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|D_bht_ptr[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|D_bht_ptr[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N17
dffeas \u0|cpu|cpu|D_bht_ptr[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_bht_ptr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_bht_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_bht_ptr[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_bht_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N54
cyclonev_lcell_comb \u0|cpu|cpu|E_bht_ptr[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_bht_ptr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_bht_ptr[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_bht_ptr[1]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_bht_ptr[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|E_bht_ptr[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N56
dffeas \u0|cpu|cpu|E_bht_ptr[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_bht_ptr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_bht_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_bht_ptr[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_bht_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N4
dffeas \u0|cpu|cpu|M_bht_ptr_unfiltered[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_bht_ptr [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_bht_ptr_unfiltered [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N35
dffeas \u0|cpu|cpu|M_br_cond_taken_history[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_br_cond_taken_history [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_br_cond_taken_history [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_br_cond_taken_history[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_br_cond_taken_history[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N36
cyclonev_lcell_comb \u0|cpu|cpu|F_bht_ptr_nxt[2] (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_br_cond_taken_history [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_bht_ptr_nxt [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_bht_ptr_nxt[2] .extended_lut = "off";
defparam \u0|cpu|cpu|F_bht_ptr_nxt[2] .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \u0|cpu|cpu|F_bht_ptr_nxt[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y13_N37
dffeas \u0|cpu|cpu|F_bht_ptr[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_bht_ptr_nxt [2]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_bht_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_bht_ptr[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_bht_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N22
dffeas \u0|cpu|cpu|D_bht_ptr[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_bht_ptr [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_bht_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_bht_ptr[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_bht_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N12
cyclonev_lcell_comb \u0|cpu|cpu|E_bht_ptr[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_bht_ptr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_bht_ptr[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_bht_ptr[2]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_bht_ptr[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|E_bht_ptr[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N14
dffeas \u0|cpu|cpu|E_bht_ptr[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_bht_ptr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_bht_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_bht_ptr[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_bht_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N15
cyclonev_lcell_comb \u0|cpu|cpu|M_bht_ptr_unfiltered[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_bht_ptr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_bht_ptr_unfiltered[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[2]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N16
dffeas \u0|cpu|cpu|M_bht_ptr_unfiltered[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_bht_ptr_unfiltered[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_bht_ptr_unfiltered [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N30
cyclonev_lcell_comb \u0|cpu|cpu|M_br_cond_taken_history[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_br_cond_taken_history [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_br_cond_taken_history[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_br_cond_taken_history[3]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_br_cond_taken_history[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_br_cond_taken_history[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y13_N32
dffeas \u0|cpu|cpu|M_br_cond_taken_history[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_br_cond_taken_history[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_br_cond_taken_history [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_br_cond_taken_history[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_br_cond_taken_history[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N27
cyclonev_lcell_comb \u0|cpu|cpu|F_bht_ptr_nxt[3] (
	.dataa(!\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_br_cond_taken_history [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_bht_ptr_nxt [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_bht_ptr_nxt[3] .extended_lut = "off";
defparam \u0|cpu|cpu|F_bht_ptr_nxt[3] .lut_mask = 64'h55555555AAAAAAAA;
defparam \u0|cpu|cpu|F_bht_ptr_nxt[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y13_N29
dffeas \u0|cpu|cpu|F_bht_ptr[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_bht_ptr_nxt [3]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_bht_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_bht_ptr[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_bht_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N19
dffeas \u0|cpu|cpu|D_bht_ptr[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_bht_ptr [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_bht_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_bht_ptr[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_bht_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N54
cyclonev_lcell_comb \u0|cpu|cpu|E_bht_ptr[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_bht_ptr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_bht_ptr[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_bht_ptr[3]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_bht_ptr[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|E_bht_ptr[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N56
dffeas \u0|cpu|cpu|E_bht_ptr[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_bht_ptr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_bht_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_bht_ptr[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_bht_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N58
dffeas \u0|cpu|cpu|M_bht_ptr_unfiltered[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_bht_ptr [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_bht_ptr_unfiltered [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N9
cyclonev_lcell_comb \u0|cpu|cpu|M_br_cond_taken_history[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_br_cond_taken_history [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_br_cond_taken_history[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_br_cond_taken_history[4]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_br_cond_taken_history[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_br_cond_taken_history[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y13_N11
dffeas \u0|cpu|cpu|M_br_cond_taken_history[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_br_cond_taken_history[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_br_cond_taken_history [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_br_cond_taken_history[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_br_cond_taken_history[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N24
cyclonev_lcell_comb \u0|cpu|cpu|F_bht_ptr_nxt[4] (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|M_br_cond_taken_history [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_bht_ptr_nxt [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_bht_ptr_nxt[4] .extended_lut = "off";
defparam \u0|cpu|cpu|F_bht_ptr_nxt[4] .lut_mask = 64'h33333333CCCCCCCC;
defparam \u0|cpu|cpu|F_bht_ptr_nxt[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y13_N26
dffeas \u0|cpu|cpu|F_bht_ptr[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_bht_ptr_nxt [4]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_bht_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_bht_ptr[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_bht_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N54
cyclonev_lcell_comb \u0|cpu|cpu|D_bht_ptr[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|F_bht_ptr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_bht_ptr[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_bht_ptr[4]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|D_bht_ptr[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|D_bht_ptr[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y13_N55
dffeas \u0|cpu|cpu|D_bht_ptr[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_bht_ptr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_bht_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_bht_ptr[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_bht_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N48
cyclonev_lcell_comb \u0|cpu|cpu|E_bht_ptr[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_bht_ptr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_bht_ptr[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_bht_ptr[4]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_bht_ptr[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|E_bht_ptr[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N50
dffeas \u0|cpu|cpu|E_bht_ptr[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_bht_ptr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_bht_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_bht_ptr[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_bht_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N51
cyclonev_lcell_comb \u0|cpu|cpu|M_bht_ptr_unfiltered[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_bht_ptr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_bht_ptr_unfiltered[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[4]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N52
dffeas \u0|cpu|cpu|M_bht_ptr_unfiltered[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_bht_ptr_unfiltered[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_bht_ptr_unfiltered [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N6
cyclonev_lcell_comb \u0|cpu|cpu|M_br_cond_taken_history[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_br_cond_taken_history [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_br_cond_taken_history[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_br_cond_taken_history[5]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_br_cond_taken_history[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_br_cond_taken_history[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y13_N8
dffeas \u0|cpu|cpu|M_br_cond_taken_history[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_br_cond_taken_history[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_br_cond_taken_history [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_br_cond_taken_history[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_br_cond_taken_history[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N15
cyclonev_lcell_comb \u0|cpu|cpu|F_bht_ptr_nxt[5] (
	.dataa(!\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_br_cond_taken_history [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_bht_ptr_nxt [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_bht_ptr_nxt[5] .extended_lut = "off";
defparam \u0|cpu|cpu|F_bht_ptr_nxt[5] .lut_mask = 64'h55555555AAAAAAAA;
defparam \u0|cpu|cpu|F_bht_ptr_nxt[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y13_N16
dffeas \u0|cpu|cpu|F_bht_ptr[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_bht_ptr_nxt [5]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_bht_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_bht_ptr[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_bht_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N42
cyclonev_lcell_comb \u0|cpu|cpu|D_bht_ptr[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|F_bht_ptr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_bht_ptr[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_bht_ptr[5]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|D_bht_ptr[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|D_bht_ptr[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N44
dffeas \u0|cpu|cpu|D_bht_ptr[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_bht_ptr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_bht_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_bht_ptr[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_bht_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N51
cyclonev_lcell_comb \u0|cpu|cpu|E_bht_ptr[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_bht_ptr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_bht_ptr[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_bht_ptr[5]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_bht_ptr[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|E_bht_ptr[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N53
dffeas \u0|cpu|cpu|E_bht_ptr[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_bht_ptr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_bht_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_bht_ptr[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_bht_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N18
cyclonev_lcell_comb \u0|cpu|cpu|M_bht_ptr_unfiltered[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_bht_ptr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_bht_ptr_unfiltered[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[5]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N19
dffeas \u0|cpu|cpu|M_bht_ptr_unfiltered[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_bht_ptr_unfiltered[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_bht_ptr_unfiltered [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N45
cyclonev_lcell_comb \u0|cpu|cpu|M_br_cond_taken_history[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_br_cond_taken_history [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_br_cond_taken_history[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_br_cond_taken_history[6]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_br_cond_taken_history[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_br_cond_taken_history[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y13_N47
dffeas \u0|cpu|cpu|M_br_cond_taken_history[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_br_cond_taken_history[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_br_cond_taken_history [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_br_cond_taken_history[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_br_cond_taken_history[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N12
cyclonev_lcell_comb \u0|cpu|cpu|F_bht_ptr_nxt[6] (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|M_br_cond_taken_history [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_bht_ptr_nxt [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_bht_ptr_nxt[6] .extended_lut = "off";
defparam \u0|cpu|cpu|F_bht_ptr_nxt[6] .lut_mask = 64'h33333333CCCCCCCC;
defparam \u0|cpu|cpu|F_bht_ptr_nxt[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y13_N13
dffeas \u0|cpu|cpu|F_bht_ptr[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_bht_ptr_nxt [6]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_bht_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_bht_ptr[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_bht_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N47
dffeas \u0|cpu|cpu|D_bht_ptr[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_bht_ptr [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_bht_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_bht_ptr[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_bht_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N29
dffeas \u0|cpu|cpu|E_bht_ptr[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_bht_ptr [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_bht_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_bht_ptr[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_bht_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N22
dffeas \u0|cpu|cpu|M_bht_ptr_unfiltered[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_bht_ptr [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_bht_ptr_unfiltered [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N43
dffeas \u0|cpu|cpu|M_br_cond_taken_history[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_br_cond_taken_history [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_br_cond_taken_history [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_br_cond_taken_history[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_br_cond_taken_history[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N9
cyclonev_lcell_comb \u0|cpu|cpu|F_bht_ptr_nxt[7] (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|M_br_cond_taken_history [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_bht_ptr_nxt [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_bht_ptr_nxt[7] .extended_lut = "off";
defparam \u0|cpu|cpu|F_bht_ptr_nxt[7] .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \u0|cpu|cpu|F_bht_ptr_nxt[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N11
dffeas \u0|cpu|cpu|F_bht_ptr[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_bht_ptr_nxt [7]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_bht_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_bht_ptr[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_bht_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N8
dffeas \u0|cpu|cpu|D_bht_ptr[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_bht_ptr [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_bht_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_bht_ptr[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_bht_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N57
cyclonev_lcell_comb \u0|cpu|cpu|E_bht_ptr[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_bht_ptr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_bht_ptr[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_bht_ptr[7]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_bht_ptr[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|E_bht_ptr[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N59
dffeas \u0|cpu|cpu|E_bht_ptr[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_bht_ptr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_bht_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_bht_ptr[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_bht_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N25
dffeas \u0|cpu|cpu|M_bht_ptr_unfiltered[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_bht_ptr [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_bht_ptr_unfiltered [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_bht_ptr_unfiltered[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N23
dffeas \u0|cpu|cpu|M_bht_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_bht_data [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_bht_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_bht_data[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_bht_data[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u0|cpu|cpu|M_bht_wr_en_unfiltered~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\u0|cpu|cpu|F_stall~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|cpu|cpu|F_stall~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\u0|rst_controller|r_sync_rst~q ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u0|cpu|cpu|M_bht_wr_data_unfiltered[1]~0_combout ,\u0|cpu|cpu|M_br_mispredict~_wirecell_combout }),
	.portaaddr({\u0|cpu|cpu|M_bht_ptr_unfiltered [7],\u0|cpu|cpu|M_bht_ptr_unfiltered [6],\u0|cpu|cpu|M_bht_ptr_unfiltered [5],\u0|cpu|cpu|M_bht_ptr_unfiltered [4],\u0|cpu|cpu|M_bht_ptr_unfiltered [3],\u0|cpu|cpu|M_bht_ptr_unfiltered [2],\u0|cpu|cpu|M_bht_ptr_unfiltered [1],
\u0|cpu|cpu|M_bht_ptr_unfiltered [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\u0|cpu|cpu|F_bht_ptr_nxt [7],\u0|cpu|cpu|F_bht_ptr_nxt [6],\u0|cpu|cpu|F_bht_ptr_nxt [5],\u0|cpu|cpu|F_bht_ptr_nxt [4],\u0|cpu|cpu|F_bht_ptr_nxt [3],\u0|cpu|cpu|F_bht_ptr_nxt [2],\u0|cpu|cpu|F_bht_ptr_nxt [1],\u0|cpu|cpu|F_bht_ptr_nxt [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "cpu:u0|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM";
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 2;
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 2;
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \u0|cpu|cpu|cpu_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X19_Y13_N5
dffeas \u0|cpu|cpu|E_bht_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_bht_data [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_bht_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_bht_data[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_bht_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N2
dffeas \u0|cpu|cpu|M_bht_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_bht_data [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_bht_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_bht_data[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_bht_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N20
dffeas \u0|cpu|cpu|M_br_mispredict (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_br_mispredict~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_br_mispredict~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_br_mispredict .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_br_mispredict .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N0
cyclonev_lcell_comb \u0|cpu|cpu|M_bht_wr_data_unfiltered[1]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|M_bht_data [1]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|M_bht_data [0]),
	.dataf(!\u0|cpu|cpu|M_br_mispredict~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_bht_wr_data_unfiltered[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_bht_wr_data_unfiltered[1]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|M_bht_wr_data_unfiltered[1]~0 .lut_mask = 64'h0F0F0F0FF0F00F0F;
defparam \u0|cpu|cpu|M_bht_wr_data_unfiltered[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N24
cyclonev_lcell_comb \u0|cpu|cpu|D_br_pred_not_taken (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_ctrl_br_cond_nxt~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_bht_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_br_pred_not_taken~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_br_pred_not_taken .extended_lut = "off";
defparam \u0|cpu|cpu|D_br_pred_not_taken .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \u0|cpu|cpu|D_br_pred_not_taken .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N31
dffeas \u0|cpu|cpu|E_extra_pc[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_extra_pc[6]~feeder_combout ),
	.asdata(\u0|cpu|cpu|D_pc_plus_one [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|D_br_pred_not_taken~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_extra_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_extra_pc[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_extra_pc[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N42
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result~10 (
	.dataa(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|E_logic_op [1]),
	.datac(!\u0|cpu|cpu|E_src2 [8]),
	.datad(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src1[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result~10 .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result~10 .lut_mask = 64'h0083008300360036;
defparam \u0|cpu|cpu|E_alu_result~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N54
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[8] (
	.dataa(!\u0|cpu|cpu|E_extra_pc [6]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_alu_result~10_combout ),
	.datad(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datae(!\u0|cpu|cpu|Add9~25_sumout ),
	.dataf(!\u0|cpu|cpu|E_ctrl_retaddr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[8] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[8] .lut_mask = 64'h0F0F0FFF5F5F5FFF;
defparam \u0|cpu|cpu|E_alu_result[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N23
dffeas \u0|cpu|cpu|W_wr_data[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[8]~18_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N21
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[8]~35 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|M_alu_result [8]),
	.datad(!\u0|cpu|cpu|W_wr_data [8]),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[8]~18_combout ),
	.dataf(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[8]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[8]~35 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[8]~35 .lut_mask = 64'h05AF05AF00AA55FF;
defparam \u0|cpu|cpu|D_src2_reg[8]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N18
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[8]~36 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datab(!\u0|cpu|cpu|E_alu_result [8]),
	.datac(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.dataf(!\u0|cpu|cpu|D_src2_reg[8]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[8]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[8]~36 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[8]~36 .lut_mask = 64'h202070702A2A7A7A;
defparam \u0|cpu|cpu|D_src2_reg[8]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N20
dffeas \u0|cpu|cpu|E_src2_reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[8]~36_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N25
dffeas \u0|cpu|cpu|M_st_data[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_st_data[8]~feeder_combout ),
	.asdata(\u0|cpu|cpu|E_src2_reg [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|E_ctrl_mem8~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N3
cyclonev_lcell_comb \u0|cpu|cpu|A_st_data[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_st_data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_st_data[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[8]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|A_st_data[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|A_st_data[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N4
dffeas \u0|cpu|cpu|A_st_data[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_st_data[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~21 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout  = ( \u0|cpu|cpu|A_st_data [8] & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_st_data [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~21 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~21 .lut_mask = 64'h0000333300003333;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N46
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y7_N48
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~20 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~20 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~20 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N55
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[9]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N52
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N30
cyclonev_lcell_comb \u0|jtag_uart|LessThan0~0 (
// Equation(s):
// \u0|jtag_uart|LessThan0~0_combout  = (\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE_q  & 
// (((\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]) # (\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2])) # 
// (\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])))

	.dataa(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE_q ),
	.datad(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|LessThan0~0 .extended_lut = "off";
defparam \u0|jtag_uart|LessThan0~0 .lut_mask = 64'h070F070F070F070F;
defparam \u0|jtag_uart|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N39
cyclonev_lcell_comb \u0|jtag_uart|LessThan0~1 (
// Equation(s):
// \u0|jtag_uart|LessThan0~1_combout  = ( !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ( (!\u0|jtag_uart|LessThan0~0_combout  & 
// (!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & !\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])) ) )

	.dataa(!\u0|jtag_uart|LessThan0~0_combout ),
	.datab(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|the_cpu_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|LessThan0~1 .extended_lut = "off";
defparam \u0|jtag_uart|LessThan0~1 .lut_mask = 64'h8080808000000000;
defparam \u0|jtag_uart|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N40
dffeas \u0|jtag_uart|fifo_AE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|LessThan0~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|fifo_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|fifo_AE .is_wysiwyg = "true";
defparam \u0|jtag_uart|fifo_AE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N48
cyclonev_lcell_comb \u0|jtag_uart|ien_AE~feeder (
// Equation(s):
// \u0|jtag_uart|ien_AE~feeder_combout  = ( \u0|cpu|cpu|A_st_data [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|ien_AE~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|ien_AE~feeder .extended_lut = "off";
defparam \u0|jtag_uart|ien_AE~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|jtag_uart|ien_AE~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N50
dffeas \u0|jtag_uart|ien_AE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|ien_AE~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|ien_AE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|ien_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|ien_AE .is_wysiwyg = "true";
defparam \u0|jtag_uart|ien_AE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N42
cyclonev_lcell_comb \u0|jtag_uart|av_readdata[9] (
// Equation(s):
// \u0|jtag_uart|av_readdata [9] = (\u0|jtag_uart|fifo_AE~q  & \u0|jtag_uart|ien_AE~q )

	.dataa(gnd),
	.datab(!\u0|jtag_uart|fifo_AE~q ),
	.datac(!\u0|jtag_uart|ien_AE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|jtag_uart|av_readdata [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|jtag_uart|av_readdata[9] .extended_lut = "off";
defparam \u0|jtag_uart|av_readdata[9] .lut_mask = 64'h0303030303030303;
defparam \u0|jtag_uart|av_readdata[9] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N43
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|av_readdata [9]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N54
cyclonev_lcell_comb \u0|sys_clk_timer|counter_snapshot[9]~6 (
// Equation(s):
// \u0|sys_clk_timer|counter_snapshot[9]~6_combout  = ( !\u0|sys_clk_timer|internal_counter [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|internal_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|counter_snapshot[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[9]~6 .extended_lut = "off";
defparam \u0|sys_clk_timer|counter_snapshot[9]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|sys_clk_timer|counter_snapshot[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N56
dffeas \u0|sys_clk_timer|counter_snapshot[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|counter_snapshot[9]~6_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[9] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N57
cyclonev_lcell_comb \u0|sys_clk_timer|counter_snapshot[25]~feeder (
// Equation(s):
// \u0|sys_clk_timer|counter_snapshot[25]~feeder_combout  = ( \u0|sys_clk_timer|internal_counter [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|internal_counter [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|counter_snapshot[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[25]~feeder .extended_lut = "off";
defparam \u0|sys_clk_timer|counter_snapshot[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|sys_clk_timer|counter_snapshot[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N58
dffeas \u0|sys_clk_timer|counter_snapshot[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|counter_snapshot[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[25] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N51
cyclonev_lcell_comb \u0|sys_clk_timer|read_mux_out[9]~29 (
// Equation(s):
// \u0|sys_clk_timer|read_mux_out[9]~29_combout  = ( !\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( (\u0|cpu|cpu|A_mem_baddr [3] & ((!\u0|cpu|cpu|A_mem_baddr [2] & (((!\u0|sys_clk_timer|period_l_register [9])))) # (\u0|cpu|cpu|A_mem_baddr [2] & 
// (\u0|sys_clk_timer|period_h_register [9])))) ) ) # ( \u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( ((!\u0|cpu|cpu|A_mem_baddr [3] & ((!\u0|cpu|cpu|A_mem_baddr [2] & (\u0|sys_clk_timer|counter_snapshot [9])) # (\u0|cpu|cpu|A_mem_baddr [2] & 
// ((\u0|sys_clk_timer|counter_snapshot [25])))))) ) )

	.dataa(!\u0|sys_clk_timer|period_h_register [9]),
	.datab(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datac(!\u0|sys_clk_timer|counter_snapshot [9]),
	.datad(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datae(!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.dataf(!\u0|sys_clk_timer|counter_snapshot [25]),
	.datag(!\u0|sys_clk_timer|period_l_register [9]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|read_mux_out[9]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|read_mux_out[9]~29 .extended_lut = "on";
defparam \u0|sys_clk_timer|read_mux_out[9]~29 .lut_mask = 64'h30110C0030110CCC;
defparam \u0|sys_clk_timer|read_mux_out[9]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N52
dffeas \u0|sys_clk_timer|readdata[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|read_mux_out[9]~29_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|readdata[9] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|readdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N47
dffeas \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|readdata [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~16 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout  = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [9])) # (\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [9]) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( 
// (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [9]) ) )

	.dataa(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.datad(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [9]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~16 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~16 .lut_mask = 64'h0505050505FF05FF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~17 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout  = ( \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout  ) # ( !\u0|mm_interconnect_0|rsp_mux|src_payload~16_combout  & ( (!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [9] & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9] & (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) # (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [9] & 
// (((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9] & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))) ) )

	.dataa(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [9]),
	.datab(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~17 .lut_mask = 64'h03570357FFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N56
dffeas \u0|cpu|cpu|d_readdata_d1[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~17_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~1_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_st_data [1])

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_st_data [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~1 .lut_mask = 64'h0033003300330033;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~1_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout  = ( \u0|jtag_uart|ien_AE~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|ien_AE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N29
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout ),
	.asdata(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N21
cyclonev_lcell_comb \u0|sys_clk_timer|counter_snapshot[1]~1 (
// Equation(s):
// \u0|sys_clk_timer|counter_snapshot[1]~1_combout  = !\u0|sys_clk_timer|internal_counter [1]

	.dataa(!\u0|sys_clk_timer|internal_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|counter_snapshot[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[1]~1 .extended_lut = "off";
defparam \u0|sys_clk_timer|counter_snapshot[1]~1 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \u0|sys_clk_timer|counter_snapshot[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N22
dffeas \u0|sys_clk_timer|counter_snapshot[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|counter_snapshot[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[1] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N51
cyclonev_lcell_comb \u0|sys_clk_timer|read_mux_out[1]~3 (
// Equation(s):
// \u0|sys_clk_timer|read_mux_out[1]~3_combout  = ( \u0|sys_clk_timer|Equal6~3_combout  & ( ((\u0|sys_clk_timer|Equal6~2_combout  & !\u0|sys_clk_timer|period_l_register [1])) # (\u0|sys_clk_timer|counter_snapshot [1]) ) ) # ( 
// !\u0|sys_clk_timer|Equal6~3_combout  & ( (\u0|sys_clk_timer|Equal6~2_combout  & !\u0|sys_clk_timer|period_l_register [1]) ) )

	.dataa(!\u0|sys_clk_timer|counter_snapshot [1]),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|Equal6~2_combout ),
	.datad(!\u0|sys_clk_timer|period_l_register [1]),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|Equal6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|read_mux_out[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|read_mux_out[1]~3 .extended_lut = "off";
defparam \u0|sys_clk_timer|read_mux_out[1]~3 .lut_mask = 64'h0F000F005F555F55;
defparam \u0|sys_clk_timer|read_mux_out[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N2
dffeas \u0|sys_clk_timer|counter_snapshot[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|internal_counter [17]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[17] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N0
cyclonev_lcell_comb \u0|sys_clk_timer|read_mux_out[1]~4 (
// Equation(s):
// \u0|sys_clk_timer|read_mux_out[1]~4_combout  = ( \u0|sys_clk_timer|counter_snapshot [17] & ( !\u0|cpu|cpu|A_mem_baddr [3] & ( (!\u0|cpu|cpu|A_mem_baddr [2] & (\u0|sys_clk_timer|counter_is_running~q  & ((!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q )))) # 
// (\u0|cpu|cpu|A_mem_baddr [2] & (((\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ) # (\u0|sys_clk_timer|control_register [1])))) ) ) ) # ( !\u0|sys_clk_timer|counter_snapshot [17] & ( !\u0|cpu|cpu|A_mem_baddr [3] & ( (!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & 
// ((!\u0|cpu|cpu|A_mem_baddr [2] & (\u0|sys_clk_timer|counter_is_running~q )) # (\u0|cpu|cpu|A_mem_baddr [2] & ((\u0|sys_clk_timer|control_register [1]))))) ) ) )

	.dataa(!\u0|sys_clk_timer|counter_is_running~q ),
	.datab(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datac(!\u0|sys_clk_timer|control_register [1]),
	.datad(!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.datae(!\u0|sys_clk_timer|counter_snapshot [17]),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|read_mux_out[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|read_mux_out[1]~4 .extended_lut = "off";
defparam \u0|sys_clk_timer|read_mux_out[1]~4 .lut_mask = 64'h4700473300000000;
defparam \u0|sys_clk_timer|read_mux_out[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N48
cyclonev_lcell_comb \u0|sys_clk_timer|read_mux_out[1] (
// Equation(s):
// \u0|sys_clk_timer|read_mux_out [1] = ( \u0|sys_clk_timer|read_mux_out[1]~4_combout  ) # ( !\u0|sys_clk_timer|read_mux_out[1]~4_combout  & ( ((\u0|sys_clk_timer|period_h_register [1] & \u0|sys_clk_timer|Equal6~1_combout )) # 
// (\u0|sys_clk_timer|read_mux_out[1]~3_combout ) ) )

	.dataa(gnd),
	.datab(!\u0|sys_clk_timer|read_mux_out[1]~3_combout ),
	.datac(!\u0|sys_clk_timer|period_h_register [1]),
	.datad(!\u0|sys_clk_timer|Equal6~1_combout ),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|read_mux_out[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|read_mux_out [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|read_mux_out[1] .extended_lut = "off";
defparam \u0|sys_clk_timer|read_mux_out[1] .lut_mask = 64'h333F333FFFFFFFFF;
defparam \u0|sys_clk_timer|read_mux_out[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N49
dffeas \u0|sys_clk_timer|readdata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|read_mux_out [1]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|readdata[1] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N2
dffeas \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|readdata [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N33
cyclonev_lcell_comb \u0|led_pio|data_out[1]~feeder (
// Equation(s):
// \u0|led_pio|data_out[1]~feeder_combout  = ( \u0|cpu|cpu|A_st_data [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|data_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|data_out[1]~feeder .extended_lut = "off";
defparam \u0|led_pio|data_out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|led_pio|data_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N34
dffeas \u0|led_pio|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|led_pio|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led_pio|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_pio|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_pio|data_out[1] .is_wysiwyg = "true";
defparam \u0|led_pio|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N6
cyclonev_lcell_comb \u0|led_pio|readdata[1] (
// Equation(s):
// \u0|led_pio|readdata [1] = ( \u0|led_pio|data_out [1] & ( (!\u0|cpu|cpu|A_mem_baddr [2] & !\u0|cpu|cpu|A_mem_baddr [3]) ) )

	.dataa(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datab(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_pio|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|readdata [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|readdata[1] .extended_lut = "off";
defparam \u0|led_pio|readdata[1] .lut_mask = 64'h0000000088888888;
defparam \u0|led_pio|readdata[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N8
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|led_pio|readdata [1]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[1]~1_combout  = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [1] & ( \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [1] & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1]) # 
// (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) ) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [1] & ( \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [1] & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1]) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]))) 
// ) ) ) # ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [1] & ( !\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [1] & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & 
// ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1]) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]))) ) ) ) # ( 
// !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [1] & ( !\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [1] & ( (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1]) # 
// (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datae(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [1]),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[1]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[1]~1 .lut_mask = 64'hFAFAFA00C8C8C800;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[1] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [1] = ( \u0|mm_interconnect_0|rsp_mux|src_data[1]~1_combout  & ( (!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1] & (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [1] & 
// ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1] & (((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [1] & 
// \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|rsp_mux|src_data[1]~1_combout  )

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1]),
	.datab(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [1]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_data[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[1] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[1] .lut_mask = 64'hFFFFFFFF05370537;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N40
dffeas \u0|cpu|cpu|d_readdata_d1[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data [1]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N12
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[1]~1 (
	.dataa(!\u0|cpu|cpu|d_readdata_d1 [9]),
	.datab(!\u0|cpu|cpu|d_readdata_d1 [1]),
	.datac(!\u0|cpu|cpu|d_readdata_d1 [17]),
	.datad(!\u0|cpu|cpu|A_ld_align_sh16~q ),
	.datae(!\u0|cpu|cpu|A_ld_align_sh8~q ),
	.dataf(!\u0|cpu|cpu|d_readdata_d1 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[1]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[1]~1 .lut_mask = 64'h330F5500330F55FF;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N13
dffeas \u0|cpu|cpu|A_slow_inst_result[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[1]~1_combout ),
	.asdata(\u0|mm_interconnect_0|rsp_mux|src_data [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|A_ctrl_ld32~q ),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N3
cyclonev_lcell_comb \u0|cpu|cpu|M_control_reg_rddata[0]~0 (
	.dataa(!\u0|cpu|cpu|E_iw[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_iw [10]),
	.datad(!\u0|cpu|cpu|E_iw [9]),
	.datae(!\u0|cpu|cpu|E_iw [6]),
	.dataf(!\u0|cpu|cpu|E_iw [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_control_reg_rddata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_control_reg_rddata[0]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|M_control_reg_rddata[0]~0 .lut_mask = 64'h0000000000A05000;
defparam \u0|cpu|cpu|M_control_reg_rddata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N12
cyclonev_lcell_comb \u0|cpu|cpu|E_control_reg_rddata[16]~0 (
	.dataa(!\u0|cpu|cpu|D_iw [10]),
	.datab(!\u0|cpu|cpu|D_iw [8]),
	.datac(!\u0|cpu|cpu|D_iw [7]),
	.datad(!\u0|cpu|cpu|D_iw [9]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_control_reg_rddata[16]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_control_reg_rddata[16]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_control_reg_rddata[16]~0 .lut_mask = 64'h2000200008000800;
defparam \u0|cpu|cpu|E_control_reg_rddata[16]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N45
cyclonev_lcell_comb \u0|cpu|cpu|Equal324~0 (
	.dataa(!\u0|cpu|cpu|D_iw [10]),
	.datab(!\u0|cpu|cpu|D_iw [8]),
	.datac(!\u0|cpu|cpu|D_iw [6]),
	.datad(!\u0|cpu|cpu|D_iw [9]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal324~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal324~0 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal324~0 .lut_mask = 64'h0000000008000800;
defparam \u0|cpu|cpu|Equal324~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y14_N59
dffeas \u0|cpu|cpu|E_iw[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_iw [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_iw[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_iw[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N22
dffeas \u0|cpu|cpu|M_iw[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_iw [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_iw[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_iw[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N52
dffeas \u0|cpu|cpu|A_iw[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_iw [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_iw[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_iw[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N29
dffeas \u0|cpu|cpu|E_iw[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_iw [10]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_iw[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_iw[10]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_iw[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N59
dffeas \u0|cpu|cpu|M_iw[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_iw[10]~DUPLICATE_q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_iw[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_iw[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N56
dffeas \u0|cpu|cpu|A_iw[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_iw [10]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_iw[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_iw[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N55
dffeas \u0|cpu|cpu|M_iw[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_iw [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_iw[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_iw[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N34
dffeas \u0|cpu|cpu|A_iw[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_iw [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_iw[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_iw[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N45
cyclonev_lcell_comb \u0|cpu|cpu|E_op_wrctl (
	.dataa(!\u0|cpu|cpu|E_iw [14]),
	.datab(!\u0|cpu|cpu|E_op_rdctl~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_op_wrctl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_op_wrctl .extended_lut = "off";
defparam \u0|cpu|cpu|E_op_wrctl .lut_mask = 64'h1111111111111111;
defparam \u0|cpu|cpu|E_op_wrctl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N47
dffeas \u0|cpu|cpu|M_ctrl_wrctl_inst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_op_wrctl~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_ctrl_wrctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_ctrl_wrctl_inst .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_ctrl_wrctl_inst .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N53
dffeas \u0|cpu|cpu|A_ctrl_wrctl_inst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_ctrl_wrctl_inst~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_ctrl_wrctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_ctrl_wrctl_inst .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_ctrl_wrctl_inst .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N2
dffeas \u0|cpu|cpu|M_iw[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_iw [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_iw[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_iw[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N50
dffeas \u0|cpu|cpu|A_iw[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_iw [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_iw[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_iw[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N51
cyclonev_lcell_comb \u0|cpu|cpu|A_wrctl_status~0 (
	.dataa(!\u0|cpu|cpu|A_iw [10]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_iw [9]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_ctrl_wrctl_inst~q ),
	.dataf(!\u0|cpu|cpu|A_iw [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wrctl_status~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wrctl_status~0 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wrctl_status~0 .lut_mask = 64'h0000A0A000000000;
defparam \u0|cpu|cpu|A_wrctl_status~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N36
cyclonev_lcell_comb \u0|cpu|cpu|M_iw[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_iw[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_iw[6]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_iw[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_iw[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N38
dffeas \u0|cpu|cpu|M_iw[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_iw[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_iw[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_iw[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N41
dffeas \u0|cpu|cpu|A_iw[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_iw [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_iw[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_iw[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N30
cyclonev_lcell_comb \u0|cpu|cpu|W_ienable_reg_irq1_nxt~0 (
	.dataa(!\u0|cpu|cpu|A_valid_from_M~q ),
	.datab(!\u0|cpu|cpu|A_iw [7]),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_wrctl_status~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|W_ienable_reg_irq1_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_ienable_reg_irq1_nxt~0 .extended_lut = "off";
defparam \u0|cpu|cpu|W_ienable_reg_irq1_nxt~0 .lut_mask = 64'h0000000000110011;
defparam \u0|cpu|cpu|W_ienable_reg_irq1_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N17
dffeas \u0|cpu|cpu|W_ienable_reg_irq1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_inst_result [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|W_ienable_reg_irq1_nxt~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_ienable_reg_irq1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_ienable_reg_irq1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_ienable_reg_irq1 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N26
dffeas \u0|sys_clk_timer|delayed_unxcounter_is_zeroxx0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|Equal0~6_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|delayed_unxcounter_is_zeroxx0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|delayed_unxcounter_is_zeroxx0 .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|delayed_unxcounter_is_zeroxx0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N27
cyclonev_lcell_comb \u0|sys_clk_timer|read_mux_out~0 (
// Equation(s):
// \u0|sys_clk_timer|read_mux_out~0_combout  = (!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & (!\u0|cpu|cpu|A_mem_baddr [3] & !\u0|cpu|cpu|A_mem_baddr [2]))

	.dataa(!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datad(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|read_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|read_mux_out~0 .extended_lut = "off";
defparam \u0|sys_clk_timer|read_mux_out~0 .lut_mask = 64'hA000A000A000A000;
defparam \u0|sys_clk_timer|read_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N12
cyclonev_lcell_comb \u0|sys_clk_timer|timeout_occurred~0 (
// Equation(s):
// \u0|sys_clk_timer|timeout_occurred~0_combout  = ( \u0|sys_clk_timer|Equal0~6_combout  & ( (!\u0|sys_clk_timer|period_l_wr_strobe~2_combout  & (((!\u0|sys_clk_timer|delayed_unxcounter_is_zeroxx0~q )) # (\u0|sys_clk_timer|timeout_occurred~q ))) # 
// (\u0|sys_clk_timer|period_l_wr_strobe~2_combout  & (!\u0|sys_clk_timer|read_mux_out~0_combout  & ((!\u0|sys_clk_timer|delayed_unxcounter_is_zeroxx0~q ) # (\u0|sys_clk_timer|timeout_occurred~q )))) ) ) # ( !\u0|sys_clk_timer|Equal0~6_combout  & ( 
// (\u0|sys_clk_timer|timeout_occurred~q  & ((!\u0|sys_clk_timer|period_l_wr_strobe~2_combout ) # (!\u0|sys_clk_timer|read_mux_out~0_combout ))) ) )

	.dataa(!\u0|sys_clk_timer|period_l_wr_strobe~2_combout ),
	.datab(!\u0|sys_clk_timer|timeout_occurred~q ),
	.datac(!\u0|sys_clk_timer|delayed_unxcounter_is_zeroxx0~q ),
	.datad(!\u0|sys_clk_timer|read_mux_out~0_combout ),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|timeout_occurred~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|timeout_occurred~0 .extended_lut = "off";
defparam \u0|sys_clk_timer|timeout_occurred~0 .lut_mask = 64'h33223322F3A2F3A2;
defparam \u0|sys_clk_timer|timeout_occurred~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N14
dffeas \u0|sys_clk_timer|timeout_occurred (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|timeout_occurred~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|timeout_occurred~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|timeout_occurred .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|timeout_occurred .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N39
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N40
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N7
dffeas \u0|sys_clk_timer|control_register[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_st_data [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|control_register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|control_register[0] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|control_register[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N15
cyclonev_lcell_comb \u0|cpu|cpu|W_ipending_reg_irq1_nxt (
	.dataa(gnd),
	.datab(!\u0|sys_clk_timer|timeout_occurred~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable [1]),
	.datad(!\u0|sys_clk_timer|control_register [0]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|W_ienable_reg_irq1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|W_ipending_reg_irq1_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_ipending_reg_irq1_nxt .extended_lut = "off";
defparam \u0|cpu|cpu|W_ipending_reg_irq1_nxt .lut_mask = 64'h0000000000300030;
defparam \u0|cpu|cpu|W_ipending_reg_irq1_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N16
dffeas \u0|cpu|cpu|W_ipending_reg_irq1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|W_ipending_reg_irq1_nxt~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_ipending_reg_irq1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_ipending_reg_irq1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_ipending_reg_irq1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N33
cyclonev_lcell_comb \u0|cpu|cpu|D_control_reg_rddata_muxed[1]~2 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_control_reg_rddata[16]~0_combout ),
	.datac(!\u0|cpu|cpu|Equal324~0_combout ),
	.datad(!\u0|cpu|cpu|W_ienable_reg_irq1~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|W_ipending_reg_irq1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_control_reg_rddata_muxed[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_control_reg_rddata_muxed[1]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|D_control_reg_rddata_muxed[1]~2 .lut_mask = 64'h0003000330333033;
defparam \u0|cpu|cpu|D_control_reg_rddata_muxed[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N35
dffeas \u0|cpu|cpu|E_control_reg_rddata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_control_reg_rddata_muxed[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_control_reg_rddata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_control_reg_rddata[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_control_reg_rddata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N42
cyclonev_lcell_comb \u0|cpu|cpu|E_control_reg_rddata_muxed[1]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|M_control_reg_rddata[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_control_reg_rddata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_control_reg_rddata_muxed[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_control_reg_rddata_muxed[1]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|E_control_reg_rddata_muxed[1]~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \u0|cpu|cpu|E_control_reg_rddata_muxed[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N44
dffeas \u0|cpu|cpu|M_control_reg_rddata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_control_reg_rddata_muxed[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_control_reg_rddata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_control_reg_rddata[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_control_reg_rddata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N21
cyclonev_lcell_comb \u0|cpu|cpu|M_inst_result[1]~1 (
	.dataa(!\u0|cpu|cpu|M_alu_result [1]),
	.datab(!\u0|cpu|cpu|M_control_reg_rddata [1]),
	.datac(!\u0|cpu|cpu|M_ctrl_rd_ctl_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_exc_any~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_inst_result[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_inst_result[1]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|M_inst_result[1]~1 .lut_mask = 64'h5353535300000000;
defparam \u0|cpu|cpu|M_inst_result[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N22
dffeas \u0|cpu|cpu|A_inst_result[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_inst_result[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N24
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[1]~1 (
	.dataa(!\u0|cpu|cpu|M_rot_prestep2 [25]),
	.datab(!\u0|cpu|cpu|M_rot_rn [4]),
	.datac(!\u0|cpu|cpu|M_rot_prestep2 [1]),
	.datad(!\u0|cpu|cpu|M_rot_prestep2 [17]),
	.datae(!\u0|cpu|cpu|M_rot_prestep2 [9]),
	.dataf(!\u0|cpu|cpu|M_rot_rn[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[1]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[1]~1 .lut_mask = 64'h0C3F0C3F44447777;
defparam \u0|cpu|cpu|M_rot[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N39
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~1 (
	.dataa(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datab(!\u0|cpu|cpu|M_rot_pass0~q ),
	.datac(!\u0|cpu|cpu|M_rot[1]~1_combout ),
	.datad(!\u0|cpu|cpu|M_rot_mask [1]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot_sel_fill0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~1 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~1 .lut_mask = 64'h0F470F4747474747;
defparam \u0|cpu|cpu|A_shift_rot_result~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N41
dffeas \u0|cpu|cpu|A_shift_rot_result[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N35
dffeas \u0|cpu|cpu|A_mul_cell_p1[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p1[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N33
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[1]~3 (
	.dataa(!\u0|cpu|cpu|A_slow_inst_result [1]),
	.datab(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datac(!\u0|cpu|cpu|A_inst_result [1]),
	.datad(!\u0|cpu|cpu|A_shift_rot_result [1]),
	.datae(!\u0|cpu|cpu|A_mul_cell_p1 [1]),
	.dataf(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[1]~3 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[1]~3 .lut_mask = 64'h0C0C3F3F44774477;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y12_N8
dffeas \u0|cpu|cpu|M_alu_result[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_alu_result [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y12_N57
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[11]~43 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.datac(!\u0|cpu|cpu|W_wr_data [11]),
	.datad(!\u0|cpu|cpu|A_wr_data_unfiltered[11]~22_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_alu_result [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[11]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[11]~43 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[11]~43 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \u0|cpu|cpu|D_src2_reg[11]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y12_N39
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[11]~44 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datab(!\u0|cpu|cpu|D_src2_reg[11]~43_combout ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datae(!\u0|cpu|cpu|E_alu_result [11]),
	.dataf(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[11]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[11]~44 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[11]~44 .lut_mask = 64'h0055FF5533003300;
defparam \u0|cpu|cpu|D_src2_reg[11]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y12_N41
dffeas \u0|cpu|cpu|E_src2_reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[11]~44_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N55
dffeas \u0|cpu|cpu|M_st_data[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_st_data[11]~feeder_combout ),
	.asdata(\u0|cpu|cpu|E_src2_reg [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|E_ctrl_mem8~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N14
dffeas \u0|cpu|cpu|A_st_data[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~20 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~20_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_st_data [11])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_st_data [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~20 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~20 .lut_mask = 64'h0055005500550055;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~20_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[11] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [11] = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11] & ( ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u0|onchip_mem|the_altsyncram|auto_generated|q_a [11])) # 
// (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11] & ( (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_mem|the_altsyncram|auto_generated|q_a [11]) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[11] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[11] .lut_mask = 64'h0303030357575757;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[11] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N34
dffeas \u0|cpu|cpu|i_readdata_d1[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [11]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N23
dffeas \u0|cpu|cpu|D_iw[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [26]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N21
cyclonev_lcell_comb \u0|cpu|cpu|rf_b_rd_port_addr[4]~4 (
	.dataa(!\u0|cpu|cpu|D_iw [26]),
	.datab(!\u0|cpu|cpu|F_stall~0_combout ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|rf_b_rd_port_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|rf_b_rd_port_addr[4]~4 .extended_lut = "off";
defparam \u0|cpu|cpu|rf_b_rd_port_addr[4]~4 .lut_mask = 64'h11DD11DD11DD11DD;
defparam \u0|cpu|cpu|rf_b_rd_port_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N48
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[0]~11 (
	.dataa(!\u0|cpu|cpu|D_iw [11]),
	.datab(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datac(!\u0|cpu|cpu|D_iw [6]),
	.datad(!\u0|cpu|cpu|D_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ctrl_shift_right_arith~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[0]~11 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[0]~11 .lut_mask = 64'h0300030003020302;
defparam \u0|cpu|cpu|D_src2[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N15
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[0]~9 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datab(!\u0|cpu|cpu|A_wr_data_unfiltered[0]~2_combout ),
	.datac(!\u0|cpu|cpu|D_src2_reg[0]~8_combout ),
	.datad(!\u0|cpu|cpu|W_wr_data [0]),
	.datae(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.dataf(!\u0|cpu|cpu|M_alu_result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[0]~9 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[0]~9 .lut_mask = 64'h000F0101000F0B0B;
defparam \u0|cpu|cpu|D_src2_reg[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N42
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[0]~12 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datab(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datac(!\u0|cpu|cpu|D_src2[0]~11_combout ),
	.datad(!\u0|cpu|cpu|D_src2_reg[0]~9_combout ),
	.datae(!\u0|cpu|cpu|D_src2_reg[0]~5_combout ),
	.dataf(!\u0|cpu|cpu|D_src2_reg[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[0]~12 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[0]~12 .lut_mask = 64'h0FCF4FCFCFCFCFCF;
defparam \u0|cpu|cpu|D_src2[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N43
dffeas \u0|cpu|cpu|E_src2[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2[0]~12_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N29
dffeas \u0|cpu|cpu|A_mul_cell_p1[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [10]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p1[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N18
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[2]~17 (
	.dataa(!\u0|cpu|cpu|M_rot_prestep2 [10]),
	.datab(!\u0|cpu|cpu|M_rot_rn [4]),
	.datac(!\u0|cpu|cpu|M_rot_prestep2 [2]),
	.datad(!\u0|cpu|cpu|M_rot_rn[3]~DUPLICATE_q ),
	.datae(!\u0|cpu|cpu|M_rot_prestep2 [18]),
	.dataf(!\u0|cpu|cpu|M_rot_prestep2 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[2]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[2]~17 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[2]~17 .lut_mask = 64'h440C443F770C773F;
defparam \u0|cpu|cpu|M_rot[2]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N51
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~17 (
	.dataa(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datab(!\u0|cpu|cpu|M_rot_mask [2]),
	.datac(!\u0|cpu|cpu|M_rot_sel_fill1~q ),
	.datad(!\u0|cpu|cpu|M_rot[2]~17_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_rot_pass1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~17 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~17 .lut_mask = 64'h15D515D500FF00FF;
defparam \u0|cpu|cpu|A_shift_rot_result~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N52
dffeas \u0|cpu|cpu|A_shift_rot_result[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~17_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N0
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[10]~17 (
	.dataa(!\u0|cpu|cpu|A_slow_inst_result[11]~1_combout ),
	.datab(!\u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout ),
	.datac(!\u0|cpu|cpu|A_slow_inst_result[11]~0_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_mux|src_payload~15_combout ),
	.datae(!\u0|cpu|cpu|d_readdata_d1 [26]),
	.dataf(!\u0|cpu|cpu|d_readdata_d1 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[10]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[10]~17 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[10]~17 .lut_mask = 64'h02A207A752F257F7;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[10]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N1
dffeas \u0|cpu|cpu|A_slow_inst_result[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[10]~17_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N12
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[10]~19 (
	.dataa(!\u0|cpu|cpu|A_mul_cell_p1 [10]),
	.datab(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datac(!\u0|cpu|cpu|A_shift_rot_result [10]),
	.datad(!\u0|cpu|cpu|A_slow_inst_result [10]),
	.datae(!\u0|cpu|cpu|A_inst_result [10]),
	.dataf(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[10]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[10]~19 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[10]~19 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[10]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N20
dffeas \u0|cpu|cpu|W_wr_data[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[10]~19_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N59
dffeas \u0|cpu|cpu|M_alu_result[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_alu_result [10]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N36
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[10]~10 (
	.dataa(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.datab(!\u0|cpu|cpu|A_wr_data_unfiltered[10]~19_combout ),
	.datac(!\u0|cpu|cpu|W_wr_data [10]),
	.datad(!\u0|cpu|cpu|M_alu_result [10]),
	.datae(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[10]~10 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[10]~10 .lut_mask = 64'h050511BBAFAF11BB;
defparam \u0|cpu|cpu|D_src1_reg[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N37
dffeas \u0|cpu|cpu|E_src1[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[10]~10_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [10]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[10]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N34
dffeas \u0|cpu|cpu|M_mem_baddr[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add9~17_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_mem_baddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_mem_baddr[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_mem_baddr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N52
dffeas \u0|cpu|cpu|A_mem_baddr[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_mem_baddr [10]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mem_baddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_baddr[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mem_baddr[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_data[46] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_data [46] = ( \u0|cpu|cpu|ic_fill_line [5] & ( ((\u0|cpu|cpu|A_mem_baddr [10] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]) ) ) # ( 
// !\u0|cpu|cpu|ic_fill_line [5] & ( (\u0|cpu|cpu|A_mem_baddr [10] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]) ) )

	.dataa(!\u0|cpu|cpu|A_mem_baddr [10]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|ic_fill_line [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_data [46]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[46] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[46] .lut_mask = 64'h111111111F1F1F1F;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[46] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N20
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [46]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N27
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~0 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~0 .lut_mask = 64'h5050505050505050;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N33
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|write~q ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|read~q ),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .lut_mask = 64'h0213021300110011;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N35
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N42
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~1 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|read~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~0_combout ),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~1 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~1 .lut_mask = 64'hFFEEFFEEFF0FFF0F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N44
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout  = ( !\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~q  & ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] ) )

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|WideOr1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout  = ( \u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout  & ( (!\u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout  & ((!\u0|mm_interconnect_0|router|Equal1~0_combout ) # 
// ((!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]) # (\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout )))) ) ) # ( !\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout  & ( !\u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout  ) )

	.dataa(!\u0|mm_interconnect_0|router|Equal1~0_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|WideOr1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|WideOr1 .lut_mask = 64'hFF00FF00FB00FB00;
defparam \u0|mm_interconnect_0|cmd_mux_002|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|update_grant~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout  = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (!\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & ((\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ))) # 
// (\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & (!\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q )) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (!\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & 
// (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout )))) # (\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & (((!\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q )))) ) 
// )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datad(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|update_grant~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|update_grant~0 .lut_mask = 64'h0C5C0C5C0CFC0CFC;
defparam \u0|mm_interconnect_0|cmd_mux_002|update_grant~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout  = ( !\u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N32
dffeas \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout  = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout  
// & ((\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ) # (\u0|mm_interconnect_0|cmd_demux|src2_valid~2_combout ))) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( 
// (!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & (((\u0|mm_interconnect_0|cmd_demux|src2_valid~2_combout  & !\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q )))) # (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout )) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( !\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (!\u0|mm_interconnect_0|cmd_demux|src2_valid~2_combout  & 
// (((!\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q  & \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout )))) # (\u0|mm_interconnect_0|cmd_demux|src2_valid~2_combout  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout )) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( !\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (!\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q  
// & ((\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ) # (\u0|mm_interconnect_0|cmd_demux|src2_valid~2_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_demux|src2_valid~2_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ),
	.datad(!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 .lut_mask = 64'h30F011D130551155;
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N20
dffeas \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout  = ( !\u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N23
dffeas \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout  = ( \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0] & ( (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0] & ( (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & ((!\u0|mm_interconnect_0|cmd_demux|src2_valid~2_combout ) # (\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_demux|src2_valid~2_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 .lut_mask = 64'h2323030323230303;
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N14
dffeas \u0|mm_interconnect_0|cmd_mux_002|saved_grant[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|saved_grant[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_002|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N56
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][94] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][94]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][94] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][94] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~3 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~3_combout  = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][94]~q ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & 
// (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1])) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][94]~q ))) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][94]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~3 .lut_mask = 64'h303F303FF0FFF0FF;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2_combout  = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout  & ( (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & 
// ((!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~q ) # ((!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0])))) # 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (((\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0])))) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout  & ( 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0] & ((!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.datac(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 64'h00F500F588FD88FD;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N14
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout  = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & ( 
// !\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N7
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~3_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0_combout  = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]~q  & ( ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][61]~q )) # (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]~q  & ( 
// (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][61]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][61]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0 .lut_mask = 64'h000F000F333F333F;
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]~0_combout  = !\u0|mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0_combout  $ 
// (!\u0|mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout  $ (\u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count [0]))

	.dataa(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0_combout ),
	.datab(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]~0 .lut_mask = 64'h6699669966996699;
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N58
dffeas \u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~0_combout  = (!\u0|mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0_combout  & 
// (((\u0|mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout  & !\u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count [0])) # (\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q 
// ))) # (\u0|mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0_combout  & (\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q  & ((!\u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count 
// [0]) # (\u0|mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout ))))

	.dataa(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0_combout ),
	.datab(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout ),
	.datac(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count [0]),
	.datad(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~0 .lut_mask = 64'h20FB20FB20FB20FB;
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N56
dffeas \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout  = ( \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~DUPLICATE_q  & ( \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id [1] & ( 
// (!\u0|mm_interconnect_0|router_001|Equal1~0_combout  & (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1])) ) ) ) # ( 
// !\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~DUPLICATE_q  & ( \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id [1] & ( (!\u0|mm_interconnect_0|router_001|Equal1~0_combout  & 
// (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1])) ) ) ) # ( !\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~DUPLICATE_q  & ( 
// !\u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id [1] & ( (!\u0|mm_interconnect_0|router_001|Equal1~0_combout  & (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1])) ) ) )

	.dataa(!\u0|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_valid~0 .lut_mask = 64'h0202000002020202;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|WideOr1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout  = ( \u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout  & ( (!\u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout  & (((!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout )) # (\u0|mm_interconnect_0|router|Equal1~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout  & ( !\u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout  ) )

	.dataa(!\u0|mm_interconnect_0|router|Equal1~0_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|WideOr1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|WideOr1 .lut_mask = 64'hFF00FF00F700F700;
defparam \u0|mm_interconnect_0|cmd_mux_003|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~1_combout  = ( !\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout  & ( (\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~0_combout  & 
// \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0505050500000000;
defparam \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N16
dffeas \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~1_combout  = ( \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used [0] & ( 
// !\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg [0] ) ) ) # ( !\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used [0] & ( 
// (\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~0_combout  & (!\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg [0] & (!\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout  & \u0|cpu|cpu|clr_break_line~q ))) ) ) ) # ( 
// \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used [1] & ( !\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used [0] ) )

	.dataa(!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.datad(!\u0|cpu|cpu|clr_break_line~q ),
	.datae(!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h0000FFFF0040CCCC;
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N37
dffeas \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout  = ( !\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( (\u0|cpu|cpu|clr_break_line~q  & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]) ) )

	.dataa(!\u0|cpu|cpu|clr_break_line~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1 .lut_mask = 64'h0505050500000000;
defparam \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N32
dffeas \u0|cpu|cpu|ic_fill_initial_offset[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_pc[0]~DUPLICATE_q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|D_ic_fill_starting~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_initial_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_initial_offset[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_initial_offset[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N12
cyclonev_lcell_comb \u0|cpu|cpu|ic_fill_active_nxt~0 (
	.dataa(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[0]~1_combout ),
	.datab(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[1]~2_combout ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|ic_fill_initial_offset [0]),
	.datae(!\u0|cpu|cpu|ic_fill_initial_offset [1]),
	.dataf(!\u0|cpu|cpu|i_readdatavalid_d1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_fill_active_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_active_nxt~0 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_fill_active_nxt~0 .lut_mask = 64'h0000000088442211;
defparam \u0|cpu|cpu|ic_fill_active_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N0
cyclonev_lcell_comb \u0|cpu|cpu|ic_fill_active_nxt~1 (
	.dataa(!\u0|cpu|cpu|D_ic_fill_starting~combout ),
	.datab(!\u0|cpu|cpu|ic_fill_initial_offset [2]),
	.datac(!\u0|cpu|cpu|ic_fill_dp_offset_nxt[2]~0_combout ),
	.datad(!\u0|cpu|cpu|ic_fill_active~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|ic_fill_active_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_fill_active_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_active_nxt~1 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_fill_active_nxt~1 .lut_mask = 64'h55FF55FF557D557D;
defparam \u0|cpu|cpu|ic_fill_active_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N1
dffeas \u0|cpu|cpu|ic_fill_active (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_fill_active_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_active .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_active .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N18
cyclonev_lcell_comb \u0|cpu|cpu|ic_fill_ap_cnt_nxt[0]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|ic_fill_ap_cnt [0]),
	.dataf(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_fill_ap_cnt_nxt[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_ap_cnt_nxt[0]~3 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_fill_ap_cnt_nxt[0]~3 .lut_mask = 64'hFFFFFFFFFFFF0000;
defparam \u0|cpu|cpu|ic_fill_ap_cnt_nxt[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N20
dffeas \u0|cpu|cpu|ic_fill_ap_cnt[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_fill_ap_cnt_nxt[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|ic_fill_ap_offset[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_ap_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_ap_cnt[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_ap_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N15
cyclonev_lcell_comb \u0|cpu|cpu|ic_fill_ap_cnt_nxt[1]~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|ic_fill_ap_cnt [1]),
	.dataf(!\u0|cpu|cpu|ic_fill_ap_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_fill_ap_cnt_nxt[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_ap_cnt_nxt[1]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_fill_ap_cnt_nxt[1]~2 .lut_mask = 64'h00000F0F0F0F0000;
defparam \u0|cpu|cpu|ic_fill_ap_cnt_nxt[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N17
dffeas \u0|cpu|cpu|ic_fill_ap_cnt[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_fill_ap_cnt_nxt[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|ic_fill_ap_offset[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_ap_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_ap_cnt[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_ap_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N6
cyclonev_lcell_comb \u0|cpu|cpu|ic_fill_ap_cnt_nxt[2]~1 (
	.dataa(!\u0|cpu|cpu|ic_fill_ap_cnt [0]),
	.datab(!\u0|cpu|cpu|ic_fill_ap_cnt [1]),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|ic_fill_ap_cnt [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_fill_ap_cnt_nxt[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_ap_cnt_nxt[2]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_fill_ap_cnt_nxt[2]~1 .lut_mask = 64'h0000000011EE11EE;
defparam \u0|cpu|cpu|ic_fill_ap_cnt_nxt[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N8
dffeas \u0|cpu|cpu|ic_fill_ap_cnt[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_fill_ap_cnt_nxt[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|ic_fill_ap_offset[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_ap_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_ap_cnt[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_ap_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N9
cyclonev_lcell_comb \u0|cpu|cpu|ic_fill_ap_cnt_nxt[3]~0 (
	.dataa(!\u0|cpu|cpu|ic_fill_ap_cnt [0]),
	.datab(!\u0|cpu|cpu|ic_fill_ap_cnt [1]),
	.datac(!\u0|cpu|cpu|ic_fill_ap_cnt [2]),
	.datad(!\u0|cpu|cpu|ic_fill_ap_cnt [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_fill_ap_cnt_nxt[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_ap_cnt_nxt[3]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_fill_ap_cnt_nxt[3]~0 .lut_mask = 64'h0000000001FE01FE;
defparam \u0|cpu|cpu|ic_fill_ap_cnt_nxt[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N10
dffeas \u0|cpu|cpu|ic_fill_ap_cnt[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_fill_ap_cnt_nxt[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|ic_fill_ap_offset[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_ap_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_ap_cnt[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_ap_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N30
cyclonev_lcell_comb \u0|cpu|cpu|i_read_nxt~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|clr_break_line~q ),
	.datad(!\u0|cpu|cpu|ic_fill_active~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|ic_fill_ap_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|i_read_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|i_read_nxt~0 .extended_lut = "off";
defparam \u0|cpu|cpu|i_read_nxt~0 .lut_mask = 64'h0F000F000F0F0F0F;
defparam \u0|cpu|cpu|i_read_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N15
cyclonev_lcell_comb \u0|cpu|cpu|i_read_nxt~1 (
	.dataa(!\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ),
	.datac(!\u0|cpu|cpu|i_read_nxt~0_combout ),
	.datad(!\u0|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datae(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|i_read_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|i_read_nxt~1 .extended_lut = "off";
defparam \u0|cpu|cpu|i_read_nxt~1 .lut_mask = 64'h0503000305030500;
defparam \u0|cpu|cpu|i_read_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N0
cyclonev_lcell_comb \u0|cpu|cpu|i_read_nxt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_ic_fill_starting~combout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|i_read~q ),
	.dataf(!\u0|cpu|cpu|i_read_nxt~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|i_read_nxt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|i_read_nxt~2 .extended_lut = "off";
defparam \u0|cpu|cpu|i_read_nxt~2 .lut_mask = 64'h0F0FFFFF0F0F0F0F;
defparam \u0|cpu|cpu|i_read_nxt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N1
dffeas \u0|cpu|cpu|i_read (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|i_read_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_read .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  = ( \u0|cpu|cpu|i_read~q  & ( \u0|cpu|cpu|clr_break_line~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|clr_break_line~q ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|i_read~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0_combout  = ( \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id [1] & ( (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & 
// ((!\u0|mm_interconnect_0|router_001|Equal1~0_combout ) # (!\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~DUPLICATE_q ))) ) ) # ( !\u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id [1] & ( 
// (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~DUPLICATE_q ) # (\u0|mm_interconnect_0|router_001|Equal1~0_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0 .lut_mask = 64'h3311331133223322;
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N53
dffeas \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_channel[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|router_001|Equal1~0_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_instruction_master_limiter|last_channel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_channel[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_channel[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout  = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & (\u0|mm_interconnect_0|router_001|Equal1~0_combout  & 
// ((!\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q ) # (\u0|mm_interconnect_0|cpu_instruction_master_limiter|last_channel [0])))) ) )

	.dataa(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|last_channel [0]),
	.datab(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q ),
	.datac(!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_valid~0 .lut_mask = 64'h00000000000D000D;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout  = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & ( \u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout  & ( 
// ((\u0|mm_interconnect_0|router|Equal1~0_combout  & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & !\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout ))) # (\u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout ) ) ) ) # ( 
// \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & ( !\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout  & ( \u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|router|Equal1~0_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(!\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datae(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0 .lut_mask = 64'h0000333300003733;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout  = ( \u0|cpu|cpu|clr_break_line~q  & ( (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout  & 
// \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|clr_break_line~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000003030303;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N26
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout  = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ( \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~q  & ( 
// (!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]) ) ) ) # ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ( 
// !\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~q  & ( (!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]) ) ) ) # ( 
// !\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ( !\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~q  & ( (!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0] & \u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datac(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h0202EEEE0000EEEE;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N4
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N59
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout  = (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1])) # 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]~q )))

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1 .lut_mask = 64'h2277227722772277;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N11
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & ( (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q  & 
// \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0 .lut_mask = 64'h0000000000330033;
defparam \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[5] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [5] = ( \u0|onchip_mem|the_altsyncram|auto_generated|q_a [5] & ( ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5])) # 
// (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) ) ) # ( !\u0|onchip_mem|the_altsyncram|auto_generated|q_a [5] & ( (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre 
// [5]) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5]),
	.datae(gnd),
	.dataf(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[5] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[5] .lut_mask = 64'h0033003355775577;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N31
dffeas \u0|cpu|cpu|i_readdata_d1[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [5]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N57
cyclonev_lcell_comb \u0|cpu|cpu|A_regnum_b_cmp_F~0 (
	.dataa(!\u0|cpu|cpu|A_dst_regnum~1_combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [24]),
	.datad(!\u0|cpu|cpu|A_dst_regnum~2_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_regnum_b_cmp_F~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_regnum_b_cmp_F~0 .extended_lut = "off";
defparam \u0|cpu|cpu|A_regnum_b_cmp_F~0 .lut_mask = 64'hA00AA00A50055005;
defparam \u0|cpu|cpu|A_regnum_b_cmp_F~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N54
cyclonev_lcell_comb \u0|cpu|cpu|A_regnum_b_cmp_F~1 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|A_dst_regnum~4_combout ),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [25]),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [26]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_dst_regnum~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_regnum_b_cmp_F~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_regnum_b_cmp_F~1 .extended_lut = "off";
defparam \u0|cpu|cpu|A_regnum_b_cmp_F~1 .lut_mask = 64'hC030C0300C030C03;
defparam \u0|cpu|cpu|A_regnum_b_cmp_F~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N6
cyclonev_lcell_comb \u0|cpu|cpu|A_regnum_b_cmp_F (
	.dataa(!\u0|cpu|cpu|A_dst_regnum~0_combout ),
	.datab(!\u0|cpu|cpu|A_regnum_b_cmp_F~0_combout ),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [22]),
	.datad(!\u0|cpu|cpu|A_regnum_b_cmp_F~1_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_wr_dst_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_regnum_b_cmp_F~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_regnum_b_cmp_F .extended_lut = "off";
defparam \u0|cpu|cpu|A_regnum_b_cmp_F .lut_mask = 64'h0000000000210021;
defparam \u0|cpu|cpu|A_regnum_b_cmp_F .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y15_N7
dffeas \u0|cpu|cpu|W_regnum_b_cmp_D (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_regnum_b_cmp_F~combout ),
	.asdata(\u0|cpu|cpu|A_regnum_b_cmp_D~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|F_stall~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_regnum_b_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_regnum_b_cmp_D .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_regnum_b_cmp_D .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N9
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[20]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|M_regnum_b_cmp_D~q ),
	.datad(!\u0|cpu|cpu|W_regnum_b_cmp_D~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_regnum_b_cmp_D~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[20]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[20]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[20]~0 .lut_mask = 64'hF000F00000000000;
defparam \u0|cpu|cpu|D_src2_reg[20]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N45
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[20]~3 (
	.dataa(!\u0|cpu|cpu|D_ctrl_b_is_dst~q ),
	.datab(!\u0|cpu|cpu|Equal304~0_combout ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|D_src2_reg[20]~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_regnum_b_cmp_D~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[20]~3 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[20]~3 .lut_mask = 64'hBB33BB3333333333;
defparam \u0|cpu|cpu|D_src2_reg[20]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N48
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[10]~37 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.datac(!\u0|cpu|cpu|W_wr_data [10]),
	.datad(!\u0|cpu|cpu|A_wr_data_unfiltered[10]~19_combout ),
	.datae(!\u0|cpu|cpu|M_alu_result [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[10]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[10]~37 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[10]~37 .lut_mask = 64'h0C1D2E3F0C1D2E3F;
defparam \u0|cpu|cpu|D_src2_reg[10]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N27
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[10]~38 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datab(!\u0|cpu|cpu|E_alu_result [10]),
	.datac(!\u0|cpu|cpu|D_src2_reg[10]~37_combout ),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[10]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[10]~38 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[10]~38 .lut_mask = 64'h2727272700AA00AA;
defparam \u0|cpu|cpu|D_src2_reg[10]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N29
dffeas \u0|cpu|cpu|E_src2_reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[10]~38_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N26
dffeas \u0|cpu|cpu|M_st_data[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_st_data[10]~feeder_combout ),
	.asdata(\u0|cpu|cpu|E_src2_reg [10]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|E_ctrl_mem8~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N59
dffeas \u0|cpu|cpu|A_st_data[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [10]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~17 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~17_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_st_data [10])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_st_data [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~17 .lut_mask = 64'h0055005500550055;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~17_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[10] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [10] = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10] & ( ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [10] & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )) # 
// (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10] & ( (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [10] & 
// \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) ) )

	.dataa(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[10] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[10] .lut_mask = 64'h005500550F5F0F5F;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[10] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N16
dffeas \u0|cpu|cpu|i_readdata_d1[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [10]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N2
dffeas \u0|cpu|cpu|D_iw[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [21]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N57
cyclonev_lcell_comb \u0|cpu|cpu|D_dst_regnum[4]~1 (
	.dataa(!\u0|cpu|cpu|D_ctrl_b_is_dst~q ),
	.datab(!\u0|cpu|cpu|D_ctrl_implicit_dst_retaddr~q ),
	.datac(!\u0|cpu|cpu|D_iw [21]),
	.datad(!\u0|cpu|cpu|D_iw [26]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_dst_regnum[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_dst_regnum[4]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|D_dst_regnum[4]~1 .lut_mask = 64'h3B7F3B7FFFFFFFFF;
defparam \u0|cpu|cpu|D_dst_regnum[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N32
dffeas \u0|cpu|cpu|E_dst_regnum[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_dst_regnum[4]~1_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_dst_regnum[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N23
dffeas \u0|cpu|cpu|M_dst_regnum[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_dst_regnum [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_dst_regnum[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N20
dffeas \u0|cpu|cpu|A_dst_regnum_from_M[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_dst_regnum [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_dst_regnum_from_M [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_dst_regnum_from_M[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_dst_regnum_from_M[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N18
cyclonev_lcell_comb \u0|cpu|cpu|A_dst_regnum~4 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|A_exc_break~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_dst_regnum_from_M [4]),
	.dataf(!\u0|cpu|cpu|A_exc_any~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_dst_regnum~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_dst_regnum~4 .extended_lut = "off";
defparam \u0|cpu|cpu|A_dst_regnum~4 .lut_mask = 64'h3333FFFFFFFFFFFF;
defparam \u0|cpu|cpu|A_dst_regnum~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N54
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[9]~39 (
	.dataa(!\u0|cpu|cpu|A_wr_data_unfiltered[9]~20_combout ),
	.datab(!\u0|cpu|cpu|W_wr_data [9]),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.datae(!\u0|cpu|cpu|M_alu_result [9]),
	.dataf(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[9]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[9]~39 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[9]~39 .lut_mask = 64'h330033FF33553355;
defparam \u0|cpu|cpu|D_src2_reg[9]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N42
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[9]~40 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datac(!\u0|cpu|cpu|D_src2_reg[9]~39_combout ),
	.datad(!\u0|cpu|cpu|E_alu_result [9]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[9]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[9]~40 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[9]~40 .lut_mask = 64'h11DD11DD0C0C0C0C;
defparam \u0|cpu|cpu|D_src2_reg[9]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N44
dffeas \u0|cpu|cpu|E_src2_reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N32
dffeas \u0|cpu|cpu|M_st_data[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_st_data[9]~feeder_combout ),
	.asdata(\u0|cpu|cpu|E_src2_reg [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|E_ctrl_mem8~q ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N53
dffeas \u0|cpu|cpu|A_st_data[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~18 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~18_combout  = ( \u0|cpu|cpu|A_st_data [9] & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~18 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~18 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~18_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[9] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [9] = ( \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9] & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # 
// (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [9]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9] & 
// \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) )

	.dataa(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [9]),
	.datab(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[9] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[9] .lut_mask = 64'h0033003355775577;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[9] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N58
dffeas \u0|cpu|cpu|i_readdata_d1[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [9]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N49
dffeas \u0|cpu|cpu|D_iw[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [18]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N54
cyclonev_lcell_comb \u0|cpu|cpu|D_dst_regnum[1]~0 (
	.dataa(!\u0|cpu|cpu|D_ctrl_b_is_dst~q ),
	.datab(!\u0|cpu|cpu|D_ctrl_implicit_dst_retaddr~q ),
	.datac(!\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~q ),
	.datad(!\u0|cpu|cpu|D_iw [23]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_dst_regnum[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_dst_regnum[1]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_dst_regnum[1]~0 .lut_mask = 64'h33733373B3F3B3F3;
defparam \u0|cpu|cpu|D_dst_regnum[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N56
dffeas \u0|cpu|cpu|E_dst_regnum[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_dst_regnum[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_dst_regnum[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N41
dffeas \u0|cpu|cpu|M_dst_regnum[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_dst_regnum [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_dst_regnum[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N59
dffeas \u0|cpu|cpu|A_dst_regnum_from_M[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_dst_regnum [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_dst_regnum_from_M [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_dst_regnum_from_M[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_dst_regnum_from_M[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N57
cyclonev_lcell_comb \u0|cpu|cpu|A_dst_regnum~1 (
	.dataa(!\u0|cpu|cpu|A_exc_any~q ),
	.datab(!\u0|cpu|cpu|A_exc_break~q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_dst_regnum_from_M [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_dst_regnum~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_dst_regnum~1 .extended_lut = "off";
defparam \u0|cpu|cpu|A_dst_regnum~1 .lut_mask = 64'h33BB33BB33BB33BB;
defparam \u0|cpu|cpu|A_dst_regnum~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N12
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[1]~18 (
	.dataa(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.datac(!\u0|cpu|cpu|W_wr_data [1]),
	.datad(!\u0|cpu|cpu|M_alu_result [1]),
	.datae(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.dataf(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[1]~18 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[1]~18 .lut_mask = 64'h22770A0A22775F5F;
defparam \u0|cpu|cpu|D_src1_reg[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y15_N13
dffeas \u0|cpu|cpu|E_src1[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[1]~18_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N21
cyclonev_lcell_comb \u0|cpu|cpu|E_logic_result[1]~7 (
	.dataa(!\u0|cpu|cpu|E_logic_op [1]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datad(!\u0|cpu|cpu|E_src1 [1]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[1]~7 .extended_lut = "off";
defparam \u0|cpu|cpu|E_logic_result[1]~7 .lut_mask = 64'hA055A055555A555A;
defparam \u0|cpu|cpu|E_logic_result[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N18
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[1] (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_logic_result[1]~7_combout ),
	.datac(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datad(!\u0|cpu|cpu|Add9~69_sumout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[1] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[1] .lut_mask = 64'h000F000F333F333F;
defparam \u0|cpu|cpu|E_alu_result[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N54
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[1]~12 (
	.dataa(!\u0|cpu|cpu|E_alu_result [1]),
	.datab(!\u0|cpu|cpu|D_src2_reg[0]~8_combout ),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datad(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datae(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.dataf(!\u0|cpu|cpu|D_src2_reg[1]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[1]~12 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[1]~12 .lut_mask = 64'h55000F0077333F33;
defparam \u0|cpu|cpu|D_src2_reg[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y14_N56
dffeas \u0|cpu|cpu|E_src2_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[1]~12_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N29
dffeas \u0|cpu|cpu|M_st_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_src2_reg [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N52
dffeas \u0|cpu|cpu|A_st_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~3 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout  = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \u0|cpu|cpu|A_st_data [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_st_data [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N46
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N27
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0 .lut_mask = 64'h0000000055555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N42
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_error~0 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [1]),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_error~q ),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_error~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_error~0 .lut_mask = 64'h0303FFFF0202AAAA;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_error~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N43
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_error (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_error .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_error .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N18
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~13 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|Mux37~0_combout ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_error~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~13 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~13 .lut_mask = 64'h0044004433773377;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N20
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[34] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [34]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[34] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N59
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[34] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[34] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N12
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd~0 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~1_sumout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd~0 .lut_mask = 64'h000000005F5F0A0A;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N13
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N19
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N12
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~11 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Equal0~0_combout ),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [32]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~11 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~11 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N13
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N27
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~35 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [29]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [29]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~35 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~35 .lut_mask = 64'h028A028A57DF57DF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N29
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~17_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N3
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N4
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N24
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~34 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [30]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [28]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~34 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~34 .lut_mask = 64'h052705278DAF8DAF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N26
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~17_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N17
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y7_N18
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[26]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[26]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y7_N19
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[26]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout ),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N3
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~29 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [26]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [26]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~29 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~29 .lut_mask = 64'h028A028A57DF57DF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N5
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~17_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N58
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N0
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~31 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [27]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [25]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~31 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~31 .lut_mask = 64'h058D058D27AF27AF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N2
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~17_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N18
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N20
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N32
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~13_sumout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N31
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~13_sumout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N15
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[0]~0 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[0]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[0]~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N6
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~16 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE_q ),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datag(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~16 .extended_lut = "on";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~16 .lut_mask = 64'h0F0F05C50F0FC505;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N7
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout  = ( \u0|cpu|cpu|A_st_data [0] & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_st_data [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~2 .lut_mask = 64'h0000333300003333;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N1
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y7_N36
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [0]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N30
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~9 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~5_combout ),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [25]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~9 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~9 .lut_mask = 64'h05AF05AF15BF15BF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N31
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N56
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N39
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~32 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [22]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [22]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~32 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~32 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N41
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~17_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N57
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[21]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N59
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N36
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~23 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [23]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [21]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~23 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~23 .lut_mask = 64'h052705278DAF8DAF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N38
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~17_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N12
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[20]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N13
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N51
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~16 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [22]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [20]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [20]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~16 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~16 .lut_mask = 64'h03CF03CF55555555;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N53
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~17_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N58
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N54
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~18 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [21]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [19]),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~18 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~18 .lut_mask = 64'h050505F5F505F5F5;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N56
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~17_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N0
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[20]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N2
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N54
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N56
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout ),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N42
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[17]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N43
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N12
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~25 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [17]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [17]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~25 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~25 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N14
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~17_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N28
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N15
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~26 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [18]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [16]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~26 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~26 .lut_mask = 64'h058D058D27AF27AF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N17
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~17_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N6
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N8
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N26
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~1_wirecell_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N54
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonAReg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~1 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N0
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~0 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~1_sumout ),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~0 .lut_mask = 64'h0303030323012301;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N1
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N12
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_reset_req (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|rst_controller|r_early_rst~q ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_reset_req .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_reset_req .lut_mask = 64'hF0F0FFFFF0F0FFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_reset_req .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N58
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[8]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N22
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[8] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [8] = ( \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8] & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # 
// (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [8]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8] & 
// \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8]),
	.datab(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [8]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[8] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[8] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N19
dffeas \u0|cpu|cpu|i_readdata_d1[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [8]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N9
cyclonev_lcell_comb \u0|cpu|cpu|Add0~13 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [11]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|Add3~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add0~13_sumout ),
	.cout(\u0|cpu|cpu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add0~13 .extended_lut = "off";
defparam \u0|cpu|cpu|Add0~13 .lut_mask = 64'h0000F0F000005555;
defparam \u0|cpu|cpu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N10
dffeas \u0|cpu|cpu|D_br_taken_waddr_partial[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_br_taken_waddr_partial [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_br_taken_waddr_partial[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_br_taken_waddr_partial[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N3
cyclonev_lcell_comb \u0|cpu|cpu|E_extra_pc[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_br_taken_waddr_partial [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_extra_pc[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_extra_pc[3]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_extra_pc[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|cpu|cpu|E_extra_pc[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N47
dffeas \u0|cpu|cpu|D_pc_plus_one[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|Add3~13_sumout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc_plus_one [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc_plus_one[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc_plus_one[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N4
dffeas \u0|cpu|cpu|E_extra_pc[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_extra_pc[3]~feeder_combout ),
	.asdata(\u0|cpu|cpu|D_pc_plus_one [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|D_br_pred_not_taken~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_extra_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_extra_pc[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_extra_pc[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N42
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result~5 (
	.dataa(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.datab(!\u0|cpu|cpu|E_src2 [5]),
	.datac(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_logic_op [1]),
	.dataf(!\u0|cpu|cpu|E_src1 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result~5 .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result~5 .lut_mask = 64'h4040111101015454;
defparam \u0|cpu|cpu|E_alu_result~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N24
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[5] (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_ctrl_retaddr~q ),
	.datac(!\u0|cpu|cpu|Add9~5_sumout ),
	.datad(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datae(!\u0|cpu|cpu|E_extra_pc [3]),
	.dataf(!\u0|cpu|cpu|E_alu_result~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[5] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[5] .lut_mask = 64'h000F333FFFFFFFFF;
defparam \u0|cpu|cpu|E_alu_result[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N3
cyclonev_lcell_comb \u0|cpu|cpu|M_alu_result[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_alu_result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_alu_result[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[5]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_alu_result[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_alu_result[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N4
dffeas \u0|cpu|cpu|M_alu_result[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_alu_result[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N24
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[5]~28 (
	.dataa(!\u0|cpu|cpu|M_alu_result [5]),
	.datab(!\u0|cpu|cpu|W_wr_data [5]),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]),
	.datad(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datae(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.dataf(!\u0|cpu|cpu|A_wr_data_unfiltered[5]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[5]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[5]~28 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[5]~28 .lut_mask = 64'h0F5533000F5533FF;
defparam \u0|cpu|cpu|D_src1_reg[5]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \u0|cpu|cpu|E_src1[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[5]~28_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N20
dffeas \u0|cpu|cpu|M_mem_baddr[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add9~5_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_mem_baddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_mem_baddr[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_mem_baddr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N14
dffeas \u0|cpu|cpu|A_mem_baddr[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_mem_baddr [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mem_baddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_baddr[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mem_baddr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N18
cyclonev_lcell_comb \u0|sys_clk_timer|period_l_wr_strobe~1 (
// Equation(s):
// \u0|sys_clk_timer|period_l_wr_strobe~1_combout  = ( \u0|cpu|cpu|clr_break_line~q  & ( (!\u0|cpu|cpu|A_mem_baddr [5] & (\u0|mm_interconnect_0|router|Equal2~1_combout  & \u0|mm_interconnect_0|router|Equal2~0_combout )) ) )

	.dataa(!\u0|cpu|cpu|A_mem_baddr [5]),
	.datab(!\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datac(!\u0|mm_interconnect_0|router|Equal2~0_combout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|clr_break_line~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_l_wr_strobe~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_wr_strobe~1 .extended_lut = "off";
defparam \u0|sys_clk_timer|period_l_wr_strobe~1 .lut_mask = 64'h0000020200000202;
defparam \u0|sys_clk_timer|period_l_wr_strobe~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~1_combout  = ( \u0|sys_clk_timer|period_l_wr_strobe~1_combout  & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [0] & 
// (((\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1])))) # (\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [0] & (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & 
// ((\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1]) # (\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0_combout )))) ) ) # ( !\u0|sys_clk_timer|period_l_wr_strobe~1_combout  & ( 
// (\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1] & ((!\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [0]) # (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datad(!\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|period_l_wr_strobe~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h00EE00EE04EE04EE;
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N29
dffeas \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N42
cyclonev_lcell_comb \u0|sys_clk_timer|period_l_wr_strobe~0 (
// Equation(s):
// \u0|sys_clk_timer|period_l_wr_strobe~0_combout  = ( !\u0|cpu|cpu|A_mem_baddr [5] & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|router|Equal2~1_combout  & (\u0|cpu|cpu|clr_break_line~q  & 
// \u0|mm_interconnect_0|router|Equal2~0_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datac(!\u0|cpu|cpu|clr_break_line~q ),
	.datad(!\u0|mm_interconnect_0|router|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|period_l_wr_strobe~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_wr_strobe~0 .extended_lut = "off";
defparam \u0|sys_clk_timer|period_l_wr_strobe~0 .lut_mask = 64'h0002000200000000;
defparam \u0|sys_clk_timer|period_l_wr_strobe~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~0_combout  = ( \u0|sys_clk_timer|period_l_wr_strobe~0_combout  & ( (!\u0|cpu|cpu|d_write~q  & (\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & 
// (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] & \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]))) # (\u0|cpu|cpu|d_write~q  & 
// ((!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] $ (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datab(!\u0|cpu|cpu|d_write~q ),
	.datac(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0]),
	.datad(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|period_l_wr_strobe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0000000003700370;
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N55
dffeas \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1_combout  = ( \u0|sys_clk_timer|period_l_wr_strobe~0_combout  & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] & ((!\u0|cpu|cpu|d_write~q  & 
// (\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout )) # (\u0|cpu|cpu|d_write~q  & ((\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]))))) ) )

	.dataa(!\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datab(!\u0|cpu|cpu|d_write~q ),
	.datac(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]),
	.datad(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|period_l_wr_strobe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000000047004700;
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N58
dffeas \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout  = ( !\u0|cpu|cpu|A_mem_baddr [5] & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|router|Equal2~1_combout  & \u0|mm_interconnect_0|router|Equal2~0_combout 
// )) ) )

	.dataa(!\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|router|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~2 .lut_mask = 64'h0022002200000000;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~3 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout  = ( \u0|sys_clk_timer|period_l_wr_strobe~0_combout  & ( (\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout  & (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1] & 
// (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] $ (!\u0|cpu|cpu|d_write~q )))) ) ) # ( !\u0|sys_clk_timer|period_l_wr_strobe~0_combout  & ( (\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] & 
// (\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout  & !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1])) ) )

	.dataa(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0]),
	.datab(!\u0|cpu|cpu|d_write~q ),
	.datac(!\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.datad(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|period_l_wr_strobe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~3 .lut_mask = 64'h0500050006000600;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout  = ( !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1] & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|router|Equal3~0_combout  & 
// (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] $ (!\u0|led_pio|always0~0_combout )))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\u0|led_pio|always0~0_combout ),
	.datad(!\u0|mm_interconnect_0|router|Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~1 .lut_mask = 64'h0048004800000000;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N25
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~4 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout  = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout  & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & ( (!\u0|mm_interconnect_0|router|Equal1~0_combout  & 
// (\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout )) # (\u0|mm_interconnect_0|router|Equal1~0_combout  & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]))) ) ) ) # ( 
// !\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout  & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & ( (!\u0|mm_interconnect_0|router|Equal1~0_combout  & 
// \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout ) ) ) ) # ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout  & ( !\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|router|Equal1~0_combout  & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]) ) ) )

	.dataa(!\u0|mm_interconnect_0|router|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datae(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~4 .lut_mask = 64'h000000550A0A0A5F;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~5 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout  = ( \u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout  & ( \u0|jtag_uart|av_waitrequest~q  & ( (!\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout ) # ((\u0|mm_interconnect_0|router|Equal5~0_combout  & 
// !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q )) ) ) ) # ( !\u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout  & ( \u0|jtag_uart|av_waitrequest~q  & ( (\u0|mm_interconnect_0|router|Equal5~0_combout  & 
// !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) ) ) ) # ( \u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout  & ( !\u0|jtag_uart|av_waitrequest~q  & ( !\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|router|Equal5~0_combout ),
	.datab(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout ),
	.dataf(!\u0|jtag_uart|av_waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~5 .lut_mask = 64'h0000F0F04444F4F4;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout  = ( \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout  & ( \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout  & ( \u0|cpu|cpu|clr_break_line~q  ) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout  & ( \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout  & ( \u0|cpu|cpu|clr_break_line~q  ) ) ) # ( \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout  & ( 
// !\u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout  & ( \u0|cpu|cpu|clr_break_line~q  ) ) ) # ( !\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout  & ( !\u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout  & ( (\u0|cpu|cpu|clr_break_line~q  & 
// ((\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ) # (\u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.datab(!\u0|cpu|cpu|clr_break_line~q ),
	.datac(!\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~0 .lut_mask = 64'h1313333333333333;
defparam \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~1 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~1_combout  = ( \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout  & ( (\u0|mm_interconnect_0|rsp_mux|WideOr1~combout  & 
// ((\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ) # (\u0|cpu|cpu|d_read~q ))) ) ) # ( !\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout  & ( (\u0|mm_interconnect_0|rsp_mux|WideOr1~combout  & 
// \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ) ) )

	.dataa(!\u0|cpu|cpu|d_read~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datad(!\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~1 .lut_mask = 64'h000F000F050F050F;
defparam \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N41
dffeas \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  = (\u0|cpu|cpu|d_read~q  & !\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q )

	.dataa(!\u0|cpu|cpu|d_read~q ),
	.datab(!\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0 .lut_mask = 64'h4444444444444444;
defparam \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout  = (!\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1] & (\u0|cpu|cpu|i_read~q ))) # 
// (\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & (((\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u0|cpu|cpu|i_read~q )) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])))

	.dataa(!\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(!\u0|cpu|cpu|i_read~q ),
	.datad(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0 .lut_mask = 64'h0357035703570357;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N26
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout  = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]~q  ) ) # ( 
// !\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout  ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2 .lut_mask = 64'h3333333300FF00FF;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N38
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q  & ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & ( 
// !\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q  ) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q  & ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] ) )

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q ),
	.dataf(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0 .lut_mask = 64'h00000000FFFFAAAA;
defparam \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|WideOr1~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout  = ( !\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & ( (!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & 
// (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1~0 .lut_mask = 64'h8080808000000000;
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|WideOr1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|WideOr1~combout  = ( \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout  & ( (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & !\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1 .lut_mask = 64'h00000000A0A0A0A0;
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N3
cyclonev_lcell_comb \u0|cpu|cpu|d_read_nxt~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|d_read~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|d_read_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|d_read_nxt~0 .extended_lut = "off";
defparam \u0|cpu|cpu|d_read_nxt~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|cpu|cpu|d_read_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N57
cyclonev_lcell_comb \u0|cpu|cpu|M_sel_data_master~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_sel_data_master~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_sel_data_master~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_sel_data_master~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|cpu|cpu|M_sel_data_master~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N58
dffeas \u0|cpu|cpu|M_sel_data_master (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_sel_data_master~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_sel_data_master~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_sel_data_master .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_sel_data_master .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N6
cyclonev_lcell_comb \u0|cpu|cpu|E_ctrl_st~0 (
	.dataa(!\u0|cpu|cpu|E_iw [1]),
	.datab(!\u0|cpu|cpu|E_iw [0]),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|E_iw [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_ctrl_st~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_st~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_ctrl_st~0 .lut_mask = 64'h0022002200220022;
defparam \u0|cpu|cpu|E_ctrl_st~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N7
dffeas \u0|cpu|cpu|M_ctrl_st (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_ctrl_st~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_ctrl_st .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N36
cyclonev_lcell_comb \u0|cpu|cpu|av_start_wr (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|A_mem_stall~q ),
	.datac(!\u0|cpu|cpu|M_sel_data_master~q ),
	.datad(!\u0|cpu|cpu|M_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_ctrl_st~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|av_start_wr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_start_wr .extended_lut = "off";
defparam \u0|cpu|cpu|av_start_wr .lut_mask = 64'h00000000000C000C;
defparam \u0|cpu|cpu|av_start_wr .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout  = ( \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout  & ( \u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout  & ( (!\u0|cpu|cpu|clr_break_line~q  & !\u0|cpu|cpu|d_read~q ) ) ) ) # 
// ( !\u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout  & ( \u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout  & ( (!\u0|cpu|cpu|clr_break_line~q  & !\u0|cpu|cpu|d_read~q ) ) ) ) # ( \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout  & ( 
// !\u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout  & ( (!\u0|cpu|cpu|clr_break_line~q  & !\u0|cpu|cpu|d_read~q ) ) ) ) # ( !\u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout  & ( !\u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout  & ( 
// (!\u0|cpu|cpu|d_read~q  & ((!\u0|cpu|cpu|clr_break_line~q ) # ((!\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout  & !\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout )))) ) ) )

	.dataa(!\u0|cpu|cpu|clr_break_line~q ),
	.datab(!\u0|cpu|cpu|d_read~q ),
	.datac(!\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datae(!\u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 .lut_mask = 64'hC888888888888888;
defparam \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N39
cyclonev_lcell_comb \u0|cpu|cpu|d_write_nxt (
	.dataa(!\u0|cpu|cpu|d_read_nxt~0_combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|av_start_wr~combout ),
	.datad(!\u0|cpu|cpu|d_write~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|d_write_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|d_write_nxt .extended_lut = "off";
defparam \u0|cpu|cpu|d_write_nxt .lut_mask = 64'h0F5F0F5F0FFF0FFF;
defparam \u0|cpu|cpu|d_write_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N40
dffeas \u0|cpu|cpu|d_write (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|d_write_nxt~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_write .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_write .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N48
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|write~0 (
	.dataa(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(!\u0|cpu|cpu|d_write~q ),
	.datac(!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|write~q ),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|write~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|write~0 .lut_mask = 64'h100000001000FFFF;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N49
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|write (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|write~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|write .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|write .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N54
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_en~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|debugaccess~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_en~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_en~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N15
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_wr~0 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|Add0~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_wr~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_wr~0 .lut_mask = 64'h5555555500000000;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_wr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N16
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_wr (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_wr .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_wr .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N36
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_en~1 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_en~1 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_en~1 .lut_mask = 64'h330F330F000F000F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_en~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N25
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[4]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N34
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[4] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [4] = ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [4] & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )) # 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [4] & 
// \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4]),
	.datab(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [4]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[4] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[4] .lut_mask = 64'h0303030357575757;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N52
dffeas \u0|cpu|cpu|i_readdata_d1[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [4]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N36
cyclonev_lcell_comb \u0|cpu|cpu|F_ctrl_src2_choose_imm~0 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [11]),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.datac(!\u0|cpu|cpu|F_ctrl_src2_choose_imm~1_combout ),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [12]),
	.datae(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [5]),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ctrl_src2_choose_imm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ctrl_src2_choose_imm~0 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ctrl_src2_choose_imm~0 .lut_mask = 64'hFFFFFFFF3333333B;
defparam \u0|cpu|cpu|F_ctrl_src2_choose_imm~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N38
dffeas \u0|cpu|cpu|D_ctrl_src2_choose_imm (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_ctrl_src2_choose_imm~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_src2_choose_imm .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_ctrl_src2_choose_imm .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N12
cyclonev_lcell_comb \u0|cpu|cpu|E_src2[0]~2 (
	.dataa(!\u0|cpu|cpu|D_iw [11]),
	.datab(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datac(!\u0|cpu|cpu|D_ctrl_hi_imm16~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ctrl_shift_right_arith~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src2[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[0]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|E_src2[0]~2 .lut_mask = 64'h0303030301010101;
defparam \u0|cpu|cpu|E_src2[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N0
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[3]~15 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.datac(!\u0|cpu|cpu|W_wr_data [3]),
	.datad(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datae(!\u0|cpu|cpu|A_wr_data_unfiltered[3]~5_combout ),
	.dataf(!\u0|cpu|cpu|M_alu_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[3]~15 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[3]~15 .lut_mask = 64'h0C0C0C3F3F0C3F3F;
defparam \u0|cpu|cpu|D_src2_reg[3]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N6
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[3]~42 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[0]~8_combout ),
	.datab(!\u0|cpu|cpu|E_src2[0]~2_combout ),
	.datac(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datad(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datae(!\u0|cpu|cpu|D_iw [9]),
	.dataf(!\u0|cpu|cpu|D_src2_reg[3]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[3]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[3]~42 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2[3]~42 .lut_mask = 64'hC000C0CCC400C4CC;
defparam \u0|cpu|cpu|D_src2[3]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N42
cyclonev_lcell_comb \u0|cpu|cpu|D_src2[3]~49 (
	.dataa(!\u0|cpu|cpu|D_src2[3]~42_combout ),
	.datab(!\u0|cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datad(!\u0|cpu|cpu|D_src2_reg[0]~8_combout ),
	.datae(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.dataf(!\u0|cpu|cpu|D_src2_reg[3]~15_combout ),
	.datag(!\u0|cpu|cpu|E_alu_result [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2[3]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2[3]~49 .extended_lut = "on";
defparam \u0|cpu|cpu|D_src2[3]~49 .lut_mask = 64'h1515151515551555;
defparam \u0|cpu|cpu|D_src2[3]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y14_N43
dffeas \u0|cpu|cpu|E_src2[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2[3]~49_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N14
dffeas \u0|cpu|cpu|M_mem_baddr[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add9~53_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_mem_baddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_mem_baddr[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_mem_baddr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N37
dffeas \u0|cpu|cpu|A_mem_baddr[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_mem_baddr [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mem_baddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_baddr[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mem_baddr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N4
dffeas \u0|cpu|cpu|ic_fill_ap_offset[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_fill_ap_offset_nxt[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|ic_fill_ap_offset[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_ap_offset[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_ap_offset[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_ap_offset[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_data[39] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_data [39] = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u0|cpu|cpu|ic_fill_ap_offset[1]~DUPLICATE_q )) # (\u0|cpu|cpu|A_mem_baddr [3]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u0|cpu|cpu|ic_fill_ap_offset[1]~DUPLICATE_q ) ) )

	.dataa(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(!\u0|cpu|cpu|ic_fill_ap_offset[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_data [39]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[39] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[39] .lut_mask = 64'h0303575703035757;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[39] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N19
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [39]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N57
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal0~1 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [2]),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [1]),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [0]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [3]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal0~1 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal0~1 .lut_mask = 64'h0000000080008000;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N14
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N3
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~2 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~2 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~2 .lut_mask = 64'h4747474747474747;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N5
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~2_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N58
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[3] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [3] = ( \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3] & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # 
// (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [3]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3] & 
// \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3]),
	.datab(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[3] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[3] .lut_mask = 64'h0055005533773377;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N22
dffeas \u0|cpu|cpu|i_readdata_d1[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [3]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N9
cyclonev_lcell_comb \u0|cpu|cpu|F_ctrl_implicit_dst_retaddr~0 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [3]),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [5]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ctrl_implicit_dst_retaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ctrl_implicit_dst_retaddr~0 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ctrl_implicit_dst_retaddr~0 .lut_mask = 64'h8000800000000000;
defparam \u0|cpu|cpu|F_ctrl_implicit_dst_retaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N10
dffeas \u0|cpu|cpu|D_ctrl_implicit_dst_retaddr (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_ctrl_implicit_dst_retaddr~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_ctrl_implicit_dst_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_retaddr .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_retaddr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N24
cyclonev_lcell_comb \u0|cpu|cpu|D_dst_regnum[0]~2 (
	.dataa(!\u0|cpu|cpu|D_ctrl_b_is_dst~q ),
	.datab(!\u0|cpu|cpu|D_ctrl_implicit_dst_retaddr~q ),
	.datac(!\u0|cpu|cpu|D_iw [17]),
	.datad(!\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_dst_regnum[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_dst_regnum[0]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|D_dst_regnum[0]~2 .lut_mask = 64'h3BFF3BFF7FFF7FFF;
defparam \u0|cpu|cpu|D_dst_regnum[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N26
dffeas \u0|cpu|cpu|E_dst_regnum[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_dst_regnum[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_dst_regnum[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N22
dffeas \u0|cpu|cpu|M_dst_regnum[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_dst_regnum [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_dst_regnum[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_dst_regnum[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_dst_regnum[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N56
dffeas \u0|cpu|cpu|A_dst_regnum_from_M[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_dst_regnum[0]~DUPLICATE_q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_dst_regnum_from_M [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_dst_regnum_from_M[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_dst_regnum_from_M[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N54
cyclonev_lcell_comb \u0|cpu|cpu|A_dst_regnum~0 (
	.dataa(!\u0|cpu|cpu|A_exc_any~q ),
	.datab(!\u0|cpu|cpu|A_exc_break~q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_dst_regnum_from_M [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_dst_regnum~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_dst_regnum~0 .extended_lut = "off";
defparam \u0|cpu|cpu|A_dst_regnum~0 .lut_mask = 64'h44CC44CC44CC44CC;
defparam \u0|cpu|cpu|A_dst_regnum~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N15
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[2]~14 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datab(!\u0|cpu|cpu|E_alu_result [2]),
	.datac(!\u0|cpu|cpu|D_src2_reg[2]~13_combout ),
	.datad(!\u0|cpu|cpu|D_src2_reg[0]~8_combout ),
	.datae(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.dataf(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[2]~14 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[2]~14 .lut_mask = 64'h333F555F000F000F;
defparam \u0|cpu|cpu|D_src2_reg[2]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y14_N17
dffeas \u0|cpu|cpu|E_src2_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[2]~14_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N14
dffeas \u0|cpu|cpu|M_st_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_src2_reg [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N25
dffeas \u0|cpu|cpu|A_st_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~2_combout  = ( \u0|cpu|cpu|A_st_data [2] & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_st_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~2 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~2_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[2] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [2] = (!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [2] & (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2] & (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))) # 
// (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [2] & (((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2] & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout 
// )))

	.dataa(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [2]),
	.datab(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[2] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[2] .lut_mask = 64'h0357035703570357;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N34
dffeas \u0|cpu|cpu|i_readdata_d1[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [2]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N0
cyclonev_lcell_comb \u0|cpu|cpu|D_iw[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_iw[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[11]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|D_iw[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|D_iw[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N1
dffeas \u0|cpu|cpu|D_iw[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_iw[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N20
dffeas \u0|cpu|cpu|E_iw[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_iw [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_iw[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_iw[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N14
dffeas \u0|cpu|cpu|E_iw[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_iw [16]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_iw[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_iw[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N9
cyclonev_lcell_comb \u0|cpu|cpu|E_iw[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_iw[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_iw[13]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_iw[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|E_iw[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N10
dffeas \u0|cpu|cpu|E_iw[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_iw[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_iw[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_iw[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N28
dffeas \u0|cpu|cpu|E_iw[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_iw [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_iw[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_iw[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N18
cyclonev_lcell_comb \u0|cpu|cpu|Equal239~0 (
	.dataa(!\u0|cpu|cpu|E_iw [5]),
	.datab(!\u0|cpu|cpu|E_iw [2]),
	.datac(!\u0|cpu|cpu|E_iw [1]),
	.datad(!\u0|cpu|cpu|E_iw [4]),
	.datae(!\u0|cpu|cpu|E_iw [3]),
	.dataf(!\u0|cpu|cpu|E_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal239~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal239~0 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal239~0 .lut_mask = 64'h0000000400000000;
defparam \u0|cpu|cpu|Equal239~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N57
cyclonev_lcell_comb \u0|cpu|cpu|E_op_rdctl~0 (
	.dataa(!\u0|cpu|cpu|E_iw [11]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_iw [16]),
	.datad(!\u0|cpu|cpu|E_iw [13]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|Equal239~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_op_rdctl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_op_rdctl~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_op_rdctl~0 .lut_mask = 64'h00000000000A000A;
defparam \u0|cpu|cpu|E_op_rdctl~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N21
cyclonev_lcell_comb \u0|cpu|cpu|E_op_break (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_iw [12]),
	.datac(!\u0|cpu|cpu|E_iw [15]),
	.datad(!\u0|cpu|cpu|E_iw [14]),
	.datae(!\u0|cpu|cpu|E_op_rdctl~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_op_break~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_op_break .extended_lut = "off";
defparam \u0|cpu|cpu|E_op_break .lut_mask = 64'h00000C0000000C00;
defparam \u0|cpu|cpu|E_op_break .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N22
dffeas \u0|cpu|cpu|M_exc_break_inst_pri15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_op_break~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_exc_break_inst_pri15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_exc_break_inst_pri15 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_exc_break_inst_pri15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N39
cyclonev_lcell_comb \u0|cpu|cpu|M_exc_break~0 (
	.dataa(!\u0|cpu|cpu|M_norm_intr_req~q ),
	.datab(!\u0|cpu|cpu|hbreak_req~2_combout ),
	.datac(!\u0|cpu|cpu|M_exc_break_inst_pri15~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_exc_break~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_exc_break~0 .extended_lut = "off";
defparam \u0|cpu|cpu|M_exc_break~0 .lut_mask = 64'h3B3B3B3B3B3B3B3B;
defparam \u0|cpu|cpu|M_exc_break~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N41
dffeas \u0|cpu|cpu|A_exc_break (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_exc_break~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_exc_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_exc_break .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_exc_break .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N59
dffeas \u0|cpu|cpu|W_debug_mode (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|W_debug_mode_nxt~0_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_debug_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_debug_mode .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_debug_mode .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N3
cyclonev_lcell_comb \u0|cpu|cpu|M_iw[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_iw[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_iw[11]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_iw[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_iw[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N4
dffeas \u0|cpu|cpu|M_iw[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_iw[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_iw[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_iw[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N51
cyclonev_lcell_comb \u0|cpu|cpu|A_iw[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_iw[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_iw[11]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|A_iw[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|A_iw[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N52
dffeas \u0|cpu|cpu|A_iw[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_iw[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_iw[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_iw[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N17
dffeas \u0|cpu|cpu|M_iw[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_iw [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_iw[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_iw[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N58
dffeas \u0|cpu|cpu|A_iw[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_iw [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_iw[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_iw[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N47
dffeas \u0|cpu|cpu|M_iw[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_iw [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_iw[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_iw[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N44
dffeas \u0|cpu|cpu|A_iw[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_iw [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_iw[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_iw[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N49
dffeas \u0|cpu|cpu|M_iw[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_iw [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_iw[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_iw[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N41
dffeas \u0|cpu|cpu|A_iw[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_iw [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_iw[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_iw[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N35
dffeas \u0|cpu|cpu|M_iw[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_iw [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_iw[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_iw[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N12
cyclonev_lcell_comb \u0|cpu|cpu|A_iw[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_iw[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_iw[3]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|A_iw[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|A_iw[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N14
dffeas \u0|cpu|cpu|A_iw[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_iw[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_iw[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_iw[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N39
cyclonev_lcell_comb \u0|cpu|cpu|A_op_eret~1 (
	.dataa(!\u0|cpu|cpu|A_iw [4]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_iw [2]),
	.datad(!\u0|cpu|cpu|A_iw [1]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_op_eret~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_op_eret~1 .extended_lut = "off";
defparam \u0|cpu|cpu|A_op_eret~1 .lut_mask = 64'h0000000000500050;
defparam \u0|cpu|cpu|A_op_eret~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y14_N39
cyclonev_lcell_comb \u0|cpu|cpu|M_iw[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_iw[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_iw[5]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_iw[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_iw[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N41
dffeas \u0|cpu|cpu|M_iw[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_iw[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_iw[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_iw[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y14_N24
cyclonev_lcell_comb \u0|cpu|cpu|A_iw[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_iw[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_iw[5]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|A_iw[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|A_iw[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N25
dffeas \u0|cpu|cpu|A_iw[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_iw[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_iw[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_iw[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N45
cyclonev_lcell_comb \u0|cpu|cpu|M_iw[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_iw[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_iw[13]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_iw[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_iw[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y15_N46
dffeas \u0|cpu|cpu|M_iw[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_iw[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_iw[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_iw[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N4
dffeas \u0|cpu|cpu|A_iw[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_iw [13]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_iw[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_iw[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N48
cyclonev_lcell_comb \u0|cpu|cpu|M_iw[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_iw[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_iw[16]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_iw[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_iw[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N49
dffeas \u0|cpu|cpu|M_iw[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_iw[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_iw[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_iw[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N49
dffeas \u0|cpu|cpu|A_iw[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_iw [16]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_iw[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_iw[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N0
cyclonev_lcell_comb \u0|cpu|cpu|M_iw[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_iw[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_iw[15]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_iw[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_iw[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N2
dffeas \u0|cpu|cpu|M_iw[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_iw[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_iw[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_iw[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N53
dffeas \u0|cpu|cpu|A_iw[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_iw [15]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_iw[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_iw[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N35
dffeas \u0|cpu|cpu|M_iw[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_iw [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_iw[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_iw[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N32
dffeas \u0|cpu|cpu|A_iw[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_iw [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_iw[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_iw[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N30
cyclonev_lcell_comb \u0|cpu|cpu|A_op_eret~0 (
	.dataa(!\u0|cpu|cpu|A_iw [13]),
	.datab(!\u0|cpu|cpu|A_iw [16]),
	.datac(!\u0|cpu|cpu|A_iw [15]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_iw [12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_op_eret~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_op_eret~0 .extended_lut = "off";
defparam \u0|cpu|cpu|A_op_eret~0 .lut_mask = 64'h8080000080800000;
defparam \u0|cpu|cpu|A_op_eret~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N23
dffeas \u0|cpu|cpu|M_iw[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_iw [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_iw[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_iw[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N53
dffeas \u0|cpu|cpu|A_iw[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_iw [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_iw[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_iw[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N51
cyclonev_lcell_comb \u0|cpu|cpu|A_op_eret~2 (
	.dataa(!\u0|cpu|cpu|A_iw [11]),
	.datab(!\u0|cpu|cpu|A_op_eret~1_combout ),
	.datac(!\u0|cpu|cpu|A_iw [5]),
	.datad(!\u0|cpu|cpu|A_op_eret~0_combout ),
	.datae(!\u0|cpu|cpu|A_iw [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_op_eret~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_op_eret~2 .extended_lut = "off";
defparam \u0|cpu|cpu|A_op_eret~2 .lut_mask = 64'h0001000000010000;
defparam \u0|cpu|cpu|A_op_eret~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N18
cyclonev_lcell_comb \u0|cpu|cpu|W_debug_mode_nxt~0 (
	.dataa(!\u0|cpu|cpu|A_iw [14]),
	.datab(!\u0|cpu|cpu|A_exc_allowed~q ),
	.datac(!\u0|cpu|cpu|A_exc_break~q ),
	.datad(!\u0|cpu|cpu|W_debug_mode~q ),
	.datae(!\u0|cpu|cpu|A_valid_from_M~q ),
	.dataf(!\u0|cpu|cpu|A_op_eret~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|W_debug_mode_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_debug_mode_nxt~0 .extended_lut = "off";
defparam \u0|cpu|cpu|W_debug_mode_nxt~0 .lut_mask = 64'h03FF03FF03FF03AB;
defparam \u0|cpu|cpu|W_debug_mode_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N58
dffeas \u0|cpu|cpu|W_debug_mode~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|W_debug_mode_nxt~0_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_debug_mode~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_debug_mode~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_debug_mode~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N7
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|W_debug_mode~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N17
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N40
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|ir_out[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|ir_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|ir_out[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|ir_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|ir_out [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 64'h03000300030F030F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1 .lut_mask = 64'h4444447444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 64'hCAC0CAC00A000A00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .lut_mask = 64'h005C005C005C005C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .lut_mask = 64'h00000000CCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 64'h0F000F000F000F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h0F0F00100F0F0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h0000333300003333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|ir_out [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 64'h1D1D1D1D0F550F55;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'hA0AAA088AAAA8888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h3333FFFF3333FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N40
dffeas \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|td_shift [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|tdo .is_wysiwyg = "true";
defparam \u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|tdo .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [0]),
	.datab(gnd),
	.datac(!\u0|jtag_uart|cpu_jtag_uart_alt_jtag_atlantic|tdo~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h000055550F0F5555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h00F5000000F50000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'h7F0000007F000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 .lut_mask = 64'h111F111F111F111F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'hA5A5A5A5FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'h77777777BBBBBBBB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'h77BB77BB33FF33FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'h63633333FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'h3CCC3C0000C0C000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'h0824082408CC08CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h000000000000FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 64'h0100000001000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0000000000080000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 .lut_mask = 64'h0000000000000005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h000000000000FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'h0000000084008400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 64'h1B6D1B6D00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h01AB45EF45EF45EF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 .lut_mask = 64'h1111111155555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'hCF3CC33FCC000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h00FF111100FFDDDD;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'h33553355330033FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h35353535303F303F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h0000000000CC00CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'h0303030303070307;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h3030303030303030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 .lut_mask = 64'h0202020202FF02FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h00500050F0A0F0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'h0D0F0F5A00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'hC080C0C0C0C0C0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h00F000F0F000F000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h3100330033003600;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h0033003300330033;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'hA0A0A0A000FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h5050404000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 64'h008A0A0A00000A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2 .lut_mask = 64'h000F000F777F777F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 64'h73337F3333333F33;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h0300A30003000300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'hC00FC00F00330033;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .lut_mask = 64'h00220022AA220022;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h0000880008000800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 64'hCCCEFFFFCECEFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N0
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[24]~feeder (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[24]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[24]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N1
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~1_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N33
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~27 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|MonDReg [24]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [26]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_break|break_readreg [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~27 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~27 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N35
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~17_combout ),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[18]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N47
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_tck|sr [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N24
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_ready~0 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|jdo [25]),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_ready~q ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_debug_slave_wrapper|the_cpu_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_ready~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_ready~0 .lut_mask = 64'h332233223F2A3F2A;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N46
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_ready (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_ready .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_ready .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N27
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[1]~1 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_ready~q ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable [1]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[1]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[1]~1 .lut_mask = 64'h11D111D111D111D1;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N29
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[1]~1_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N10
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[1] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [1] = (!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1] & (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [1] & (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))) # 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1] & (((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [1] & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )) # (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout 
// )))

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1]),
	.datab(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [1]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[1] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[1] .lut_mask = 64'h0357035703570357;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N37
dffeas \u0|cpu|cpu|i_readdata_d1[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [1]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N7
dffeas \u0|cpu|cpu|D_iw[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N15
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_ld~0 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|D_iw [2]),
	.datac(!\u0|cpu|cpu|D_iw [0]),
	.datad(!\u0|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_ld~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_ld~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_ld~0 .lut_mask = 64'h000F000F00030003;
defparam \u0|cpu|cpu|D_ctrl_ld~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N16
dffeas \u0|cpu|cpu|E_ctrl_ld (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_ld~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_ctrl_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_ld .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_ctrl_ld .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N46
dffeas \u0|cpu|cpu|M_ctrl_ld (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_ctrl_ld~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_ctrl_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_ctrl_ld .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_ctrl_ld .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N0
cyclonev_lcell_comb \u0|cpu|cpu|d_read_nxt (
	.dataa(!\u0|cpu|cpu|M_valid~0_combout ),
	.datab(!\u0|cpu|cpu|M_ctrl_ld~q ),
	.datac(!\u0|cpu|cpu|M_sel_data_master~q ),
	.datad(!\u0|cpu|cpu|d_read_nxt~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_mem_stall~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|d_read_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|d_read_nxt .extended_lut = "off";
defparam \u0|cpu|cpu|d_read_nxt .lut_mask = 64'h01FF01FF00FF00FF;
defparam \u0|cpu|cpu|d_read_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N1
dffeas \u0|cpu|cpu|d_read (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_read .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux|src2_valid~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout  = (\u0|cpu|cpu|clr_break_line~q  & (((\u0|cpu|cpu|d_read~q  & !\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q )) # (\u0|cpu|cpu|d_write~q )))

	.dataa(!\u0|cpu|cpu|d_read~q ),
	.datab(!\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datac(!\u0|cpu|cpu|d_write~q ),
	.datad(!\u0|cpu|cpu|clr_break_line~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|src2_valid~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux|src2_valid~1 .lut_mask = 64'h004F004F004F004F;
defparam \u0|mm_interconnect_0|cmd_demux|src2_valid~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux|src3_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout  = ( !\u0|mm_interconnect_0|router|Equal1~0_combout  & ( \u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout  & ( !\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|router|Equal1~0_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|src3_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux|src3_valid~0 .lut_mask = 64'h00000000CCCC0000;
defparam \u0|mm_interconnect_0|cmd_demux|src3_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout  = ( !\u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout  = ( \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout  & ( \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~q  & ( 
// (!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~1_combout  & (((\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout  & \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q )))) # (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~1_combout  & 
// (((\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout  & \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q )) # (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]))) ) ) ) # ( 
// \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout  & ( !\u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~q  & ( (\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout ) # 
// (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~1_combout ) ) ) ) # ( !\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout  & ( !\u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~q  & ( 
// (!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~1_combout  & (((\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout  & !\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q )))) # (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~1_combout  & 
// (!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((!\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout ) # (!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~1_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datac(!\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datae(!\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 .lut_mask = 64'h4E405F5F0000111F;
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N32
dffeas \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N35
dffeas \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout  = ( \u0|mm_interconnect_0|cmd_demux_001|src1_valid~1_combout  & ( (\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout  & !\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_demux_001|src1_valid~1_combout  & ( (\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout  & ((!\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]) # (\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 .lut_mask = 64'h5055505550505050;
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~feeder_combout  = ( \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N19
dffeas \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~23 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~23_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_st_data [16])

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_st_data [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~23 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~23 .lut_mask = 64'h0033003300330033;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~23_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X8_Y5_N31
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|jtag_uart|Add1~25_sumout ),
	.asdata(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~26 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~26_combout  = ( !\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [16]) ) )

	.dataa(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~26 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~26 .lut_mask = 64'hEEEE0000EEEE0000;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~27 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout  = ( \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( ((!\u0|mm_interconnect_0|rsp_mux|src_payload~26_combout ) # ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16] 
// & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) # (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [16]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( (!\u0|mm_interconnect_0|rsp_mux|src_payload~26_combout ) # 
// ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16] & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) ) )

	.dataa(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [16]),
	.datab(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_mux|src_payload~26_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~27 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~27 .lut_mask = 64'hFF03FF03FF57FF57;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N38
dffeas \u0|cpu|cpu|d_readdata_d1[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~27_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~0_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & \u0|cpu|cpu|A_st_data [0])

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|A_st_data [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~0 .lut_mask = 64'h0303030303030303;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~0_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N12
cyclonev_lcell_comb \u0|led_pio|readdata[0] (
// Equation(s):
// \u0|led_pio|readdata [0] = ( \u0|led_pio|data_out [0] & ( (!\u0|cpu|cpu|A_mem_baddr [2] & !\u0|cpu|cpu|A_mem_baddr [3]) ) )

	.dataa(gnd),
	.datab(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datae(gnd),
	.dataf(!\u0|led_pio|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|readdata [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|readdata[0] .extended_lut = "off";
defparam \u0|led_pio|readdata[0] .lut_mask = 64'h00000000CC00CC00;
defparam \u0|led_pio|readdata[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N14
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|led_pio|readdata [0]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N32
dffeas \u0|sys_clk_timer|counter_snapshot[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|internal_counter [16]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[16] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N30
cyclonev_lcell_comb \u0|sys_clk_timer|read_mux_out[0]~2 (
// Equation(s):
// \u0|sys_clk_timer|read_mux_out[0]~2_combout  = ( \u0|sys_clk_timer|counter_snapshot [16] & ( \u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( (!\u0|cpu|cpu|A_mem_baddr [3] & \u0|cpu|cpu|A_mem_baddr [2]) ) ) ) # ( \u0|sys_clk_timer|counter_snapshot [16] & ( 
// !\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( (!\u0|cpu|cpu|A_mem_baddr [3] & ((!\u0|cpu|cpu|A_mem_baddr [2] & (\u0|sys_clk_timer|timeout_occurred~q )) # (\u0|cpu|cpu|A_mem_baddr [2] & ((\u0|sys_clk_timer|control_register [0]))))) ) ) ) # ( 
// !\u0|sys_clk_timer|counter_snapshot [16] & ( !\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( (!\u0|cpu|cpu|A_mem_baddr [3] & ((!\u0|cpu|cpu|A_mem_baddr [2] & (\u0|sys_clk_timer|timeout_occurred~q )) # (\u0|cpu|cpu|A_mem_baddr [2] & 
// ((\u0|sys_clk_timer|control_register [0]))))) ) ) )

	.dataa(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datab(!\u0|sys_clk_timer|timeout_occurred~q ),
	.datac(!\u0|sys_clk_timer|control_register [0]),
	.datad(!\u0|cpu|cpu|A_mem_baddr [2]),
	.datae(!\u0|sys_clk_timer|counter_snapshot [16]),
	.dataf(!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|read_mux_out[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|read_mux_out[0]~2 .extended_lut = "off";
defparam \u0|sys_clk_timer|read_mux_out[0]~2 .lut_mask = 64'h220A220A000000AA;
defparam \u0|sys_clk_timer|read_mux_out[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N53
dffeas \u0|sys_clk_timer|period_l_register[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|period_l_register[0]~8_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|period_l_register[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|period_l_register[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|period_l_register[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N15
cyclonev_lcell_comb \u0|sys_clk_timer|counter_snapshot[0]~0 (
// Equation(s):
// \u0|sys_clk_timer|counter_snapshot[0]~0_combout  = ( !\u0|sys_clk_timer|internal_counter [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|internal_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|counter_snapshot[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[0]~0 .extended_lut = "off";
defparam \u0|sys_clk_timer|counter_snapshot[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|sys_clk_timer|counter_snapshot[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N16
dffeas \u0|sys_clk_timer|counter_snapshot[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|counter_snapshot[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|counter_snapshot [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|counter_snapshot[0] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|counter_snapshot[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N27
cyclonev_lcell_comb \u0|sys_clk_timer|read_mux_out[0]~1 (
// Equation(s):
// \u0|sys_clk_timer|read_mux_out[0]~1_combout  = ( \u0|sys_clk_timer|Equal6~2_combout  & ( \u0|sys_clk_timer|Equal6~3_combout  & ( (!\u0|sys_clk_timer|period_l_register[0]~DUPLICATE_q ) # (\u0|sys_clk_timer|counter_snapshot [0]) ) ) ) # ( 
// !\u0|sys_clk_timer|Equal6~2_combout  & ( \u0|sys_clk_timer|Equal6~3_combout  & ( \u0|sys_clk_timer|counter_snapshot [0] ) ) ) # ( \u0|sys_clk_timer|Equal6~2_combout  & ( !\u0|sys_clk_timer|Equal6~3_combout  & ( 
// !\u0|sys_clk_timer|period_l_register[0]~DUPLICATE_q  ) ) )

	.dataa(!\u0|sys_clk_timer|period_l_register[0]~DUPLICATE_q ),
	.datab(!\u0|sys_clk_timer|counter_snapshot [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|sys_clk_timer|Equal6~2_combout ),
	.dataf(!\u0|sys_clk_timer|Equal6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|read_mux_out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|read_mux_out[0]~1 .extended_lut = "off";
defparam \u0|sys_clk_timer|read_mux_out[0]~1 .lut_mask = 64'h0000AAAA3333BBBB;
defparam \u0|sys_clk_timer|read_mux_out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N15
cyclonev_lcell_comb \u0|sys_clk_timer|read_mux_out[0] (
// Equation(s):
// \u0|sys_clk_timer|read_mux_out [0] = ( \u0|sys_clk_timer|period_h_register [0] & ( ((\u0|sys_clk_timer|Equal6~1_combout ) # (\u0|sys_clk_timer|read_mux_out[0]~1_combout )) # (\u0|sys_clk_timer|read_mux_out[0]~2_combout ) ) ) # ( 
// !\u0|sys_clk_timer|period_h_register [0] & ( (\u0|sys_clk_timer|read_mux_out[0]~1_combout ) # (\u0|sys_clk_timer|read_mux_out[0]~2_combout ) ) )

	.dataa(!\u0|sys_clk_timer|read_mux_out[0]~2_combout ),
	.datab(gnd),
	.datac(!\u0|sys_clk_timer|read_mux_out[0]~1_combout ),
	.datad(!\u0|sys_clk_timer|Equal6~1_combout ),
	.datae(gnd),
	.dataf(!\u0|sys_clk_timer|period_h_register [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sys_clk_timer|read_mux_out [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sys_clk_timer|read_mux_out[0] .extended_lut = "off";
defparam \u0|sys_clk_timer|read_mux_out[0] .lut_mask = 64'h5F5F5F5F5FFF5FFF;
defparam \u0|sys_clk_timer|read_mux_out[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N17
dffeas \u0|sys_clk_timer|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|sys_clk_timer|read_mux_out [0]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sys_clk_timer|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sys_clk_timer|readdata[0] .is_wysiwyg = "true";
defparam \u0|sys_clk_timer|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N44
dffeas \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sys_clk_timer|readdata [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout  = ( \u0|jtag_uart|ien_AF~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|jtag_uart|ien_AF~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N37
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout ),
	.asdata(\u0|jtag_uart|the_cpu_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout  = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [0] & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [0] & ( 
// (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]) # 
// (!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [0])))) ) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [0] & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [0] & ( 
// (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [0]))) ) ) ) # ( 
// \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [0] & ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [0] & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & 
// ((!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [0]))) ) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [0] & ( 
// !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [0] & ( (!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [0]) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [0]),
	.datae(!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [0]),
	.dataf(!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0]~0 .lut_mask = 64'hFFAACC88F0A0C080;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[0] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [0] = ( \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( ((!\u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ) # ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [0] & 
// \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( 
// (!\u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ) # ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [0] & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]),
	.datab(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [0]),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0] .lut_mask = 64'hF0F3F0F3F5F7F5F7;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N26
dffeas \u0|cpu|cpu|d_readdata_d1[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data [0]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_readdata_d1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_readdata_d1[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_readdata_d1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N15
cyclonev_lcell_comb \u0|cpu|cpu|A_slow_inst_result_nxt[0]~0 (
	.dataa(!\u0|cpu|cpu|d_readdata_d1 [16]),
	.datab(!\u0|cpu|cpu|A_ld_align_sh8~q ),
	.datac(!\u0|cpu|cpu|d_readdata_d1 [0]),
	.datad(!\u0|cpu|cpu|d_readdata_d1 [8]),
	.datae(!\u0|cpu|cpu|d_readdata_d1 [24]),
	.dataf(!\u0|cpu|cpu|A_ld_align_sh16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_slow_inst_result_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[0]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[0]~0 .lut_mask = 64'h0C3F0C3F44447777;
defparam \u0|cpu|cpu|A_slow_inst_result_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N16
dffeas \u0|cpu|cpu|A_slow_inst_result[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_slow_inst_result_nxt[0]~0_combout ),
	.asdata(\u0|mm_interconnect_0|rsp_mux|src_data [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|A_ctrl_ld32~q ),
	.ena(\u0|cpu|cpu|A_ctrl_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_slow_inst_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_slow_inst_result[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_slow_inst_result[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y17_N36
cyclonev_lcell_comb \u0|cpu|cpu|M_rot[0]~0 (
	.dataa(!\u0|cpu|cpu|M_rot_rn [3]),
	.datab(!\u0|cpu|cpu|M_rot_rn [4]),
	.datac(!\u0|cpu|cpu|M_rot_prestep2 [24]),
	.datad(!\u0|cpu|cpu|M_rot_prestep2 [16]),
	.datae(!\u0|cpu|cpu|M_rot_prestep2 [8]),
	.dataf(!\u0|cpu|cpu|M_rot_prestep2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_rot[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_rot[0]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|M_rot[0]~0 .lut_mask = 64'h042615378CAE9DBF;
defparam \u0|cpu|cpu|M_rot[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y18_N3
cyclonev_lcell_comb \u0|cpu|cpu|A_shift_rot_result~0 (
	.dataa(!\u0|cpu|cpu|M_rot_sel_fill0~q ),
	.datab(!\u0|cpu|cpu|M_rot_pass0~q ),
	.datac(!\u0|cpu|cpu|M_rot_fill_bit~q ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|M_rot[0]~0_combout ),
	.dataf(!\u0|cpu|cpu|M_rot_mask [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_shift_rot_result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result~0 .extended_lut = "off";
defparam \u0|cpu|cpu|A_shift_rot_result~0 .lut_mask = 64'h0404BFBF0C0C3F3F;
defparam \u0|cpu|cpu|A_shift_rot_result~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y18_N4
dffeas \u0|cpu|cpu|A_shift_rot_result[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_shift_rot_result~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_shift_rot_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_shift_rot_result[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_shift_rot_result[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N8
dffeas \u0|cpu|cpu|A_mul_cell_p1[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mul_cell_p1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mul_cell_p1[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mul_cell_p1[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N45
cyclonev_lcell_comb \u0|cpu|cpu|W_status_reg_pie_nxt~0 (
	.dataa(!\u0|cpu|cpu|A_op_eret~2_combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_iw [7]),
	.datad(!\u0|cpu|cpu|A_wrctl_status~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|W_status_reg_pie_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_status_reg_pie_nxt~0 .extended_lut = "off";
defparam \u0|cpu|cpu|W_status_reg_pie_nxt~0 .lut_mask = 64'hAA0AAA0AAAAAAAAA;
defparam \u0|cpu|cpu|W_status_reg_pie_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N11
dffeas \u0|cpu|cpu|W_estatus_reg_pie (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|W_estatus_reg_pie_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_estatus_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_estatus_reg_pie .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_estatus_reg_pie .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N48
cyclonev_lcell_comb \u0|cpu|cpu|W_status_reg_pie_nxt~1 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|A_iw [7]),
	.datac(!\u0|cpu|cpu|A_inst_result [0]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_wrctl_status~0_combout ),
	.dataf(!\u0|cpu|cpu|A_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|W_status_reg_pie_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_status_reg_pie_nxt~1 .extended_lut = "off";
defparam \u0|cpu|cpu|W_status_reg_pie_nxt~1 .lut_mask = 64'h00000C0C00000000;
defparam \u0|cpu|cpu|W_status_reg_pie_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N0
cyclonev_lcell_comb \u0|cpu|cpu|W_bstatus_reg_pie_nxt~0 (
	.dataa(!\u0|cpu|cpu|A_valid_from_M~q ),
	.datab(!\u0|cpu|cpu|A_iw [7]),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_wrctl_status~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|W_bstatus_reg_pie_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_bstatus_reg_pie_nxt~0 .extended_lut = "off";
defparam \u0|cpu|cpu|W_bstatus_reg_pie_nxt~0 .lut_mask = 64'h0011001100000000;
defparam \u0|cpu|cpu|W_bstatus_reg_pie_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N24
cyclonev_lcell_comb \u0|cpu|cpu|W_bstatus_reg_pie_nxt~1 (
	.dataa(!\u0|cpu|cpu|W_bstatus_reg_pie_nxt~0_combout ),
	.datab(!\u0|cpu|cpu|W_status_reg_pie~q ),
	.datac(!\u0|cpu|cpu|A_inst_result [0]),
	.datad(!\u0|cpu|cpu|A_exc_allowed~q ),
	.datae(!\u0|cpu|cpu|W_bstatus_reg_pie~q ),
	.dataf(!\u0|cpu|cpu|A_exc_break~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|W_bstatus_reg_pie_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_bstatus_reg_pie_nxt~1 .extended_lut = "off";
defparam \u0|cpu|cpu|W_bstatus_reg_pie_nxt~1 .lut_mask = 64'h0505AFAF0533AF33;
defparam \u0|cpu|cpu|W_bstatus_reg_pie_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N26
dffeas \u0|cpu|cpu|W_bstatus_reg_pie (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|W_bstatus_reg_pie_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_bstatus_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_bstatus_reg_pie .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_bstatus_reg_pie .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N42
cyclonev_lcell_comb \u0|cpu|cpu|W_status_reg_pie_nxt~2 (
	.dataa(!\u0|cpu|cpu|A_op_eret~2_combout ),
	.datab(!\u0|cpu|cpu|W_estatus_reg_pie~q ),
	.datac(!\u0|cpu|cpu|W_status_reg_pie_nxt~1_combout ),
	.datad(!\u0|cpu|cpu|A_iw [14]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|W_bstatus_reg_pie~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|W_status_reg_pie_nxt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_status_reg_pie_nxt~2 .extended_lut = "off";
defparam \u0|cpu|cpu|W_status_reg_pie_nxt~2 .lut_mask = 64'h1B0A1B0A1B5F1B5F;
defparam \u0|cpu|cpu|W_status_reg_pie_nxt~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N54
cyclonev_lcell_comb \u0|cpu|cpu|W_status_reg_pie_nxt~3 (
	.dataa(!\u0|cpu|cpu|A_exc_any_active~combout ),
	.datab(!\u0|cpu|cpu|W_status_reg_pie_nxt~0_combout ),
	.datac(!\u0|cpu|cpu|A_valid_from_M~q ),
	.datad(!\u0|cpu|cpu|W_status_reg_pie_nxt~2_combout ),
	.datae(!\u0|cpu|cpu|W_status_reg_pie~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|W_status_reg_pie_nxt~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_status_reg_pie_nxt~3 .extended_lut = "off";
defparam \u0|cpu|cpu|W_status_reg_pie_nxt~3 .lut_mask = 64'h000AA2AA000AA2AA;
defparam \u0|cpu|cpu|W_status_reg_pie_nxt~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N55
dffeas \u0|cpu|cpu|W_status_reg_pie (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|W_status_reg_pie_nxt~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_status_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_status_reg_pie .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_status_reg_pie .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N15
cyclonev_lcell_comb \u0|cpu|cpu|W_estatus_reg_pie_nxt~0 (
	.dataa(!\u0|cpu|cpu|A_valid_from_M~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_iw [7]),
	.datad(!\u0|cpu|cpu|A_wrctl_status~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|W_estatus_reg_pie_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_estatus_reg_pie_nxt~0 .extended_lut = "off";
defparam \u0|cpu|cpu|W_estatus_reg_pie_nxt~0 .lut_mask = 64'h0000000000500050;
defparam \u0|cpu|cpu|W_estatus_reg_pie_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N9
cyclonev_lcell_comb \u0|cpu|cpu|W_estatus_reg_pie_nxt~1 (
	.dataa(!\u0|cpu|cpu|W_estatus_reg_pie~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|W_status_reg_pie~q ),
	.datac(!\u0|cpu|cpu|W_estatus_reg_pie_nxt~0_combout ),
	.datad(!\u0|cpu|cpu|A_inst_result [0]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_exc_active_no_break~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|W_estatus_reg_pie_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_estatus_reg_pie_nxt~1 .extended_lut = "off";
defparam \u0|cpu|cpu|W_estatus_reg_pie_nxt~1 .lut_mask = 64'h505F505F33333333;
defparam \u0|cpu|cpu|W_estatus_reg_pie_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N10
dffeas \u0|cpu|cpu|W_estatus_reg_pie~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|W_estatus_reg_pie_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_estatus_reg_pie~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_estatus_reg_pie~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_estatus_reg_pie~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N6
cyclonev_lcell_comb \u0|cpu|cpu|D_control_reg_rddata_muxed[0]~0 (
	.dataa(!\u0|cpu|cpu|W_estatus_reg_pie~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|W_status_reg_pie~q ),
	.datac(!\u0|cpu|cpu|W_bstatus_reg_pie~q ),
	.datad(!\u0|cpu|cpu|D_iw [7]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_control_reg_rddata_muxed[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_control_reg_rddata_muxed[0]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_control_reg_rddata_muxed[0]~0 .lut_mask = 64'h330F330F55005500;
defparam \u0|cpu|cpu|D_control_reg_rddata_muxed[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N15
cyclonev_lcell_comb \u0|cpu|cpu|D_control_reg_rddata_muxed[0]~1 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|D_iw [8]),
	.datac(!\u0|cpu|cpu|D_control_reg_rddata_muxed[0]~0_combout ),
	.datad(!\u0|cpu|cpu|D_iw [9]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_control_reg_rddata_muxed[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_control_reg_rddata_muxed[0]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|D_control_reg_rddata_muxed[0]~1 .lut_mask = 64'h0C000C0000000000;
defparam \u0|cpu|cpu|D_control_reg_rddata_muxed[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N17
dffeas \u0|cpu|cpu|E_control_reg_rddata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_control_reg_rddata_muxed[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_control_reg_rddata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_control_reg_rddata[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_control_reg_rddata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N36
cyclonev_lcell_comb \u0|cpu|cpu|E_control_reg_rddata_muxed[0]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|M_control_reg_rddata[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_control_reg_rddata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_control_reg_rddata_muxed[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_control_reg_rddata_muxed[0]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_control_reg_rddata_muxed[0]~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \u0|cpu|cpu|E_control_reg_rddata_muxed[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N38
dffeas \u0|cpu|cpu|M_control_reg_rddata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_control_reg_rddata_muxed[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_control_reg_rddata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_control_reg_rddata[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_control_reg_rddata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N39
cyclonev_lcell_comb \u0|cpu|cpu|M_inst_result[0]~0 (
	.dataa(!\u0|cpu|cpu|M_control_reg_rddata [0]),
	.datab(!\u0|cpu|cpu|M_exc_any~combout ),
	.datac(!\u0|cpu|cpu|M_alu_result [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_inst_result[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_inst_result[0]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|M_inst_result[0]~0 .lut_mask = 64'h0C0C0C0C44444444;
defparam \u0|cpu|cpu|M_inst_result[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N40
dffeas \u0|cpu|cpu|A_inst_result[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_inst_result[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N6
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_data_unfiltered[0]~2 (
	.dataa(!\u0|cpu|cpu|A_slow_inst_result [0]),
	.datab(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~1_combout ),
	.datac(!\u0|cpu|cpu|A_wr_data_unfiltered[1]~0_combout ),
	.datad(!\u0|cpu|cpu|A_shift_rot_result [0]),
	.datae(!\u0|cpu|cpu|A_mul_cell_p1 [0]),
	.dataf(!\u0|cpu|cpu|A_inst_result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_data_unfiltered[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_data_unfiltered[0]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_data_unfiltered[0]~2 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \u0|cpu|cpu|A_wr_data_unfiltered[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N17
dffeas \u0|cpu|cpu|W_wr_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_wr_data_unfiltered[7]~9_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N15
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[7]~23 (
	.dataa(!\u0|cpu|cpu|M_alu_result [7]),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~6_combout ),
	.datac(!\u0|cpu|cpu|W_wr_data [7]),
	.datad(!\u0|cpu|cpu|A_wr_data_unfiltered[7]~9_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_src2_reg[20]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[7]~23 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[7]~23 .lut_mask = 64'h1D1D1D1D0C3F0C3F;
defparam \u0|cpu|cpu|D_src2_reg[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N57
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[7]~24 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datac(!\u0|cpu|cpu|D_src2_reg[7]~23_combout ),
	.datad(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_alu_result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[7]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[7]~24 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[7]~24 .lut_mask = 64'h03440344CF44CF44;
defparam \u0|cpu|cpu|D_src2_reg[7]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N59
dffeas \u0|cpu|cpu|E_src2_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[7]~24_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N28
dffeas \u0|cpu|cpu|M_st_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_src2_reg [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N52
dffeas \u0|cpu|cpu|A_st_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~7 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~7_combout  = ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & ( \u0|cpu|cpu|A_st_data [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_st_data [7]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~7 .lut_mask = 64'h00000F0F00000F0F;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~7_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[7] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [7] = ( \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7] & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # 
// (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [7]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7] & 
// \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) )

	.dataa(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [7]),
	.datab(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[7] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[7] .lut_mask = 64'h0303030357575757;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N31
dffeas \u0|cpu|cpu|i_readdata_d1[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [7]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N25
dffeas \u0|cpu|cpu|D_br_taken_waddr_partial[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_br_taken_waddr_partial [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_br_taken_waddr_partial[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_br_taken_waddr_partial[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N57
cyclonev_lcell_comb \u0|cpu|cpu|E_extra_pc[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_br_taken_waddr_partial [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_extra_pc[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_extra_pc[8]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_extra_pc[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|E_extra_pc[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N26
dffeas \u0|cpu|cpu|D_pc_plus_one[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc_plus_one [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc_plus_one[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc_plus_one[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N58
dffeas \u0|cpu|cpu|E_extra_pc[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_extra_pc[8]~feeder_combout ),
	.asdata(\u0|cpu|cpu|D_pc_plus_one [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|D_br_pred_not_taken~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_extra_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_extra_pc[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_extra_pc[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N52
dffeas \u0|cpu|cpu|M_pipe_flush_waddr[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_extra_pc [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pipe_flush_waddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pipe_flush_waddr[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pipe_flush_waddr[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N36
cyclonev_lcell_comb \u0|cpu|cpu|M_target_pcb[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src1[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_target_pcb[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_target_pcb[10]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_target_pcb[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_target_pcb[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y12_N37
dffeas \u0|cpu|cpu|M_target_pcb[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_target_pcb[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_target_pcb [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_target_pcb[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_target_pcb[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N51
cyclonev_lcell_comb \u0|cpu|cpu|A_pipe_flush_waddr_nxt~8 (
	.dataa(!\u0|cpu|cpu|M_exc_any~combout ),
	.datab(!\u0|cpu|cpu|M_ctrl_jmp_indirect~q ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|M_pc_plus_one [8]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_target_pcb [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~8 .extended_lut = "off";
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~8 .lut_mask = 64'h0088008822AA22AA;
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N52
dffeas \u0|cpu|cpu|A_pipe_flush_waddr[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~8_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|M_exc_break~0_combout ),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_pipe_flush_waddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_pipe_flush_waddr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N24
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~10 (
	.dataa(!\u0|cpu|cpu|D_pc[8]~DUPLICATE_q ),
	.datab(!\u0|cpu|cpu|Add3~33_sumout ),
	.datac(!\u0|cpu|cpu|D_br_taken_waddr_partial [8]),
	.datad(!\u0|cpu|cpu|D_iw [14]),
	.datae(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1_combout ),
	.dataf(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~10 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~10 .lut_mask = 64'h3333555500FF0F0F;
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N12
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~11 (
	.dataa(!\u0|cpu|cpu|M_pipe_flush_waddr [8]),
	.datab(!\u0|cpu|cpu|E_src1[10]~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4_combout ),
	.datad(!\u0|cpu|cpu|A_pipe_flush_waddr [8]),
	.datae(!\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~10_combout ),
	.dataf(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~11 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~11 .lut_mask = 64'h00F00FFF53535353;
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N2
dffeas \u0|cpu|cpu|F_pc[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~11_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N55
dffeas \u0|cpu|cpu|D_pc[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_pc [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N33
cyclonev_lcell_comb \u0|cpu|cpu|ic_tag_wraddress_nxt~1 (
	.dataa(!\u0|cpu|cpu|D_ic_fill_starting~combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_pc [8]),
	.datad(!\u0|cpu|cpu|ic_fill_line [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_tag_wraddress_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt~1 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt~1 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N35
dffeas \u0|cpu|cpu|ic_fill_line[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_tag_wraddress_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_line [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_line[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_line[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N12
cyclonev_lcell_comb \u0|cpu|cpu|Add0~17 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [12]),
	.datac(!\u0|cpu|cpu|Add3~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add0~17_sumout ),
	.cout(\u0|cpu|cpu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add0~17 .extended_lut = "off";
defparam \u0|cpu|cpu|Add0~17 .lut_mask = 64'h0000F0F000003333;
defparam \u0|cpu|cpu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N15
cyclonev_lcell_comb \u0|cpu|cpu|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|Add3~21_sumout ),
	.datag(gnd),
	.cin(\u0|cpu|cpu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|cpu|cpu|Add0~21_sumout ),
	.cout(\u0|cpu|cpu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add0~21 .extended_lut = "off";
defparam \u0|cpu|cpu|Add0~21 .lut_mask = 64'h0000FF0000000F0F;
defparam \u0|cpu|cpu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N22
dffeas \u0|cpu|cpu|D_br_taken_waddr_partial[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_br_taken_waddr_partial [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_br_taken_waddr_partial[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_br_taken_waddr_partial[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N54
cyclonev_lcell_comb \u0|cpu|cpu|E_extra_pc[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_br_taken_waddr_partial [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_extra_pc[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_extra_pc[7]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_extra_pc[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|cpu|cpu|E_extra_pc[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N23
dffeas \u0|cpu|cpu|D_pc_plus_one[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc_plus_one [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc_plus_one[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc_plus_one[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N55
dffeas \u0|cpu|cpu|E_extra_pc[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_extra_pc[7]~feeder_combout ),
	.asdata(\u0|cpu|cpu|D_pc_plus_one [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|D_br_pred_not_taken~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_extra_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_extra_pc[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_extra_pc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N26
dffeas \u0|cpu|cpu|M_pipe_flush_waddr[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_extra_pc [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pipe_flush_waddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pipe_flush_waddr[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pipe_flush_waddr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N34
dffeas \u0|cpu|cpu|M_target_pcb[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_src1 [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_target_pcb [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_target_pcb[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_target_pcb[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N27
cyclonev_lcell_comb \u0|cpu|cpu|A_pipe_flush_waddr_nxt~7 (
	.dataa(!\u0|cpu|cpu|M_exc_any~combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|M_ctrl_jmp_indirect~q ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|M_target_pcb [9]),
	.dataf(!\u0|cpu|cpu|M_pc_plus_one [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~7 .extended_lut = "off";
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~7 .lut_mask = 64'h00000A0AA0A0AAAA;
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N29
dffeas \u0|cpu|cpu|A_pipe_flush_waddr[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~7_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|M_exc_break~0_combout ),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_pipe_flush_waddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_pipe_flush_waddr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N39
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~8 (
	.dataa(!\u0|cpu|cpu|D_iw [13]),
	.datab(!\u0|cpu|cpu|D_pc [7]),
	.datac(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0_combout ),
	.datad(!\u0|cpu|cpu|Add3~29_sumout ),
	.datae(!\u0|cpu|cpu|D_br_taken_waddr_partial [7]),
	.dataf(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~8 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~8 .lut_mask = 64'h05F505F530303F3F;
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N3
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~9 (
	.dataa(!\u0|cpu|cpu|M_pipe_flush_waddr [7]),
	.datab(!\u0|cpu|cpu|E_src1 [9]),
	.datac(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3_combout ),
	.datad(!\u0|cpu|cpu|A_pipe_flush_waddr [7]),
	.datae(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4_combout ),
	.dataf(!\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~9 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~9 .lut_mask = 64'h05F5030305F5F3F3;
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N43
dffeas \u0|cpu|cpu|F_pc[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N20
dffeas \u0|cpu|cpu|D_pc[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_pc [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N54
cyclonev_lcell_comb \u0|cpu|cpu|ic_tag_wraddress_nxt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_ic_fill_starting~combout ),
	.datad(!\u0|cpu|cpu|ic_fill_line [4]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_pc [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_tag_wraddress_nxt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt~2 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N56
dffeas \u0|cpu|cpu|ic_fill_line[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_tag_wraddress_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_line [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_line[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_line[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N53
dffeas \u0|cpu|cpu|D_iw[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N48
cyclonev_lcell_comb \u0|cpu|cpu|Equal304~0 (
	.dataa(!\u0|cpu|cpu|D_iw [22]),
	.datab(!\u0|cpu|cpu|D_iw [23]),
	.datac(!\u0|cpu|cpu|D_iw [25]),
	.datad(!\u0|cpu|cpu|D_iw [26]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal304~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal304~0 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal304~0 .lut_mask = 64'h8000800000000000;
defparam \u0|cpu|cpu|Equal304~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N39
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[0]~8 (
	.dataa(!\u0|cpu|cpu|D_ctrl_b_is_dst~q ),
	.datab(!\u0|cpu|cpu|Equal304~0_combout ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|D_src2_reg[20]~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_regnum_b_cmp_D~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[0]~8 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[0]~8 .lut_mask = 64'h8800880000000000;
defparam \u0|cpu|cpu|D_src2_reg[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N48
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[3]~16 (
	.dataa(!\u0|cpu|cpu|D_src2_reg[0]~8_combout ),
	.datab(!\u0|cpu|cpu|D_src2_reg[20]~4_combout ),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datad(!\u0|cpu|cpu|D_src2_reg[3]~15_combout ),
	.datae(!\u0|cpu|cpu|E_alu_result [3]),
	.dataf(!\u0|cpu|cpu|D_src2_reg[20]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[3]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[3]~16 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[3]~16 .lut_mask = 64'h0357CFDF00550055;
defparam \u0|cpu|cpu|D_src2_reg[3]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y14_N49
dffeas \u0|cpu|cpu|E_src2_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[3]~16_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N17
dffeas \u0|cpu|cpu|M_st_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_src2_reg [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N24
cyclonev_lcell_comb \u0|cpu|cpu|A_st_data[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_st_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_st_data[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[3]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|A_st_data[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|A_st_data[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N25
dffeas \u0|cpu|cpu|A_st_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_st_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout  = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu|cpu|A_st_data [3])

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(!\u0|cpu|cpu|A_st_data [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~0 .lut_mask = 64'h0303030303030303;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N8
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N12
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|writedata [3]),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0 .lut_mask = 64'h03F303F303F303F3;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N13
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N42
cyclonev_lcell_comb \u0|cpu|cpu|wait_for_one_post_bret_inst~0 (
	.dataa(!\u0|cpu|cpu|A_valid_from_M~q ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|W_debug_mode~DUPLICATE_q ),
	.datad(!\u0|cpu|cpu|wait_for_one_post_bret_inst~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_exc_any_active~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|wait_for_one_post_bret_inst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|wait_for_one_post_bret_inst~0 .extended_lut = "off";
defparam \u0|cpu|cpu|wait_for_one_post_bret_inst~0 .lut_mask = 64'h0323032303030303;
defparam \u0|cpu|cpu|wait_for_one_post_bret_inst~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N44
dffeas \u0|cpu|cpu|wait_for_one_post_bret_inst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|wait_for_one_post_bret_inst~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|wait_for_one_post_bret_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|wait_for_one_post_bret_inst .is_wysiwyg = "true";
defparam \u0|cpu|cpu|wait_for_one_post_bret_inst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N45
cyclonev_lcell_comb \u0|cpu|cpu|hbreak_req~0 (
	.dataa(!\u0|cpu|cpu|A_valid_from_M~q ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|wait_for_one_post_bret_inst~q ),
	.datad(!\u0|cpu|cpu|A_exc_any~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_exc_allowed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|hbreak_req~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|hbreak_req~0 .extended_lut = "off";
defparam \u0|cpu|cpu|hbreak_req~0 .lut_mask = 64'h0202020202000200;
defparam \u0|cpu|cpu|hbreak_req~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N6
cyclonev_lcell_comb \u0|cpu|cpu|hbreak_req~2 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|hbreak_req~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|hbreak_req~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|hbreak_req~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|hbreak_req~2 .extended_lut = "off";
defparam \u0|cpu|cpu|hbreak_req~2 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \u0|cpu|cpu|hbreak_req~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N46
dffeas \u0|cpu|cpu|E_wr_dst_reg_from_D (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_wr_dst_reg~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_wr_dst_reg_from_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_wr_dst_reg_from_D .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_wr_dst_reg_from_D .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N18
cyclonev_lcell_comb \u0|cpu|cpu|E_wr_dst_reg (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_wr_dst_reg_from_D~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_pipe_flush~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_wr_dst_reg~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_wr_dst_reg .extended_lut = "off";
defparam \u0|cpu|cpu|E_wr_dst_reg .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|cpu|cpu|E_wr_dst_reg .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N0
cyclonev_lcell_comb \u0|cpu|cpu|M_wr_dst_reg_from_E~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_wr_dst_reg~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_wr_dst_reg_from_E~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_wr_dst_reg_from_E~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_wr_dst_reg_from_E~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_wr_dst_reg_from_E~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y14_N1
dffeas \u0|cpu|cpu|M_wr_dst_reg_from_E (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_wr_dst_reg_from_E~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_wr_dst_reg_from_E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_wr_dst_reg_from_E .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_wr_dst_reg_from_E .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N51
cyclonev_lcell_comb \u0|cpu|cpu|M_wr_dst_reg~0 (
	.dataa(!\u0|cpu|cpu|A_pipe_flush~q ),
	.datab(!\u0|cpu|cpu|M_norm_intr_req~q ),
	.datac(!\u0|cpu|cpu|hbreak_req~2_combout ),
	.datad(!\u0|cpu|cpu|M_exc_any~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_wr_dst_reg_from_E~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_wr_dst_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_wr_dst_reg~0 .extended_lut = "off";
defparam \u0|cpu|cpu|M_wr_dst_reg~0 .lut_mask = 64'hFFFFFFFFFF7FFF7F;
defparam \u0|cpu|cpu|M_wr_dst_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N20
dffeas \u0|cpu|cpu|A_wr_dst_reg_from_M (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_wr_dst_reg~0_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_wr_dst_reg_from_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_dst_reg_from_M .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_wr_dst_reg_from_M .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N18
cyclonev_lcell_comb \u0|cpu|cpu|A_wr_dst_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|A_wr_dst_reg_from_M~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_exc_any_active~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_wr_dst_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_wr_dst_reg~0 .extended_lut = "off";
defparam \u0|cpu|cpu|A_wr_dst_reg~0 .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \u0|cpu|cpu|A_wr_dst_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N12
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[8]~8 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8]),
	.datab(!\u0|cpu|cpu|W_wr_data [8]),
	.datac(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datad(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.datae(!\u0|cpu|cpu|M_alu_result [8]),
	.dataf(!\u0|cpu|cpu|A_wr_data_unfiltered[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[8]~8 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[8]~8 .lut_mask = 64'h50305F30503F5F3F;
defparam \u0|cpu|cpu|D_src1_reg[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N13
dffeas \u0|cpu|cpu|E_src1[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[8]~8_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[8]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N33
cyclonev_lcell_comb \u0|cpu|cpu|M_pipe_flush_waddr[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_extra_pc [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_pipe_flush_waddr[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_pipe_flush_waddr[6]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_pipe_flush_waddr[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_pipe_flush_waddr[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N35
dffeas \u0|cpu|cpu|M_pipe_flush_waddr[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_pipe_flush_waddr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pipe_flush_waddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pipe_flush_waddr[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pipe_flush_waddr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N42
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~6 (
	.dataa(!\u0|cpu|cpu|D_br_taken_waddr_partial [6]),
	.datab(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0_combout ),
	.datac(!\u0|cpu|cpu|D_pc [6]),
	.datad(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1_combout ),
	.datae(!\u0|cpu|cpu|Add3~25_sumout ),
	.dataf(!\u0|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~6 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~6 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N14
dffeas \u0|cpu|cpu|E_src1[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[8]~8_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N57
cyclonev_lcell_comb \u0|cpu|cpu|M_target_pcb[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_src1 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_target_pcb[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_target_pcb[8]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|M_target_pcb[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|M_target_pcb[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N58
dffeas \u0|cpu|cpu|M_target_pcb[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_target_pcb[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_target_pcb [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_target_pcb[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_target_pcb[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N33
cyclonev_lcell_comb \u0|cpu|cpu|A_pipe_flush_waddr_nxt~6 (
	.dataa(!\u0|cpu|cpu|M_pc_plus_one [6]),
	.datab(!\u0|cpu|cpu|M_ctrl_jmp_indirect~q ),
	.datac(!\u0|cpu|cpu|M_target_pcb [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_exc_any~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~6 .extended_lut = "off";
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~6 .lut_mask = 64'h4747474700000000;
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N34
dffeas \u0|cpu|cpu|A_pipe_flush_waddr[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~6_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|M_exc_break~0_combout ),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_pipe_flush_waddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_pipe_flush_waddr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N12
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~7 (
	.dataa(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3_combout ),
	.datab(!\u0|cpu|cpu|E_src1[8]~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|M_pipe_flush_waddr [6]),
	.datad(!\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~6_combout ),
	.datae(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4_combout ),
	.dataf(!\u0|cpu|cpu|A_pipe_flush_waddr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~7 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~7 .lut_mask = 64'h050511BBAFAF11BB;
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N10
dffeas \u0|cpu|cpu|F_pc[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N23
dffeas \u0|cpu|cpu|D_pc[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_pc [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N24
cyclonev_lcell_comb \u0|cpu|cpu|ic_tag_wraddress_nxt~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_pc [6]),
	.datad(!\u0|cpu|cpu|ic_fill_line [3]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ic_fill_starting~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_tag_wraddress_nxt~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt~3 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt~3 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N26
dffeas \u0|cpu|cpu|ic_fill_line[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_tag_wraddress_nxt~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_line [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_line[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_line[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N10
dffeas \u0|cpu|cpu|D_iw[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N33
cyclonev_lcell_comb \u0|cpu|cpu|D_logic_op_raw[1]~1 (
	.dataa(!\u0|cpu|cpu|D_iw [4]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_iw [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|Equal95~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_logic_op_raw[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_logic_op_raw[1]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|D_logic_op_raw[1]~1 .lut_mask = 64'h555555550F0F0F0F;
defparam \u0|cpu|cpu|D_logic_op_raw[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N54
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_alu_force_xor~1 (
	.dataa(!\u0|cpu|cpu|D_iw [4]),
	.datab(!\u0|cpu|cpu|D_iw [0]),
	.datac(!\u0|cpu|cpu|D_iw [5]),
	.datad(!\u0|cpu|cpu|D_iw [3]),
	.datae(!\u0|cpu|cpu|D_iw [2]),
	.dataf(!\u0|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_alu_force_xor~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_alu_force_xor~1 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_alu_force_xor~1 .lut_mask = 64'h08C80000088808CC;
defparam \u0|cpu|cpu|D_ctrl_alu_force_xor~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N42
cyclonev_lcell_comb \u0|cpu|cpu|Equal149~1 (
	.dataa(!\u0|cpu|cpu|D_iw [11]),
	.datab(!\u0|cpu|cpu|D_iw [12]),
	.datac(!\u0|cpu|cpu|D_iw [13]),
	.datad(!\u0|cpu|cpu|D_iw [14]),
	.datae(!\u0|cpu|cpu|D_iw [15]),
	.dataf(!\u0|cpu|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal149~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal149~1 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal149~1 .lut_mask = 64'h0000008000000000;
defparam \u0|cpu|cpu|Equal149~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N45
cyclonev_lcell_comb \u0|cpu|cpu|Equal149~5 (
	.dataa(!\u0|cpu|cpu|D_iw [11]),
	.datab(!\u0|cpu|cpu|D_iw [12]),
	.datac(!\u0|cpu|cpu|D_iw [14]),
	.datad(!\u0|cpu|cpu|D_iw [13]),
	.datae(!\u0|cpu|cpu|D_iw [16]),
	.dataf(!\u0|cpu|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal149~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal149~5 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal149~5 .lut_mask = 64'h0000080000000000;
defparam \u0|cpu|cpu|Equal149~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N24
cyclonev_lcell_comb \u0|cpu|cpu|Equal149~2 (
	.dataa(!\u0|cpu|cpu|D_iw [11]),
	.datab(!\u0|cpu|cpu|D_iw [15]),
	.datac(!\u0|cpu|cpu|D_iw [12]),
	.datad(!\u0|cpu|cpu|D_iw [13]),
	.datae(!\u0|cpu|cpu|D_iw [14]),
	.dataf(!\u0|cpu|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal149~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal149~2 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal149~2 .lut_mask = 64'h0000000080000000;
defparam \u0|cpu|cpu|Equal149~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N3
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_alu_force_xor~0 (
	.dataa(!\u0|cpu|cpu|Equal95~0_combout ),
	.datab(!\u0|cpu|cpu|Equal149~1_combout ),
	.datac(!\u0|cpu|cpu|Equal149~5_combout ),
	.datad(!\u0|cpu|cpu|Equal149~4_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|Equal149~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_alu_force_xor~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_alu_force_xor~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_alu_force_xor~0 .lut_mask = 64'h1555155555555555;
defparam \u0|cpu|cpu|D_ctrl_alu_force_xor~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N36
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_alu_force_xor~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_ctrl_alu_force_xor~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ctrl_alu_force_xor~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_alu_force_xor~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_alu_force_xor~2 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_alu_force_xor~2 .lut_mask = 64'hF0F0F0F000000000;
defparam \u0|cpu|cpu|D_ctrl_alu_force_xor~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N30
cyclonev_lcell_comb \u0|cpu|cpu|D_logic_op[1]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_logic_op_raw[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ctrl_alu_force_xor~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_logic_op[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_logic_op[1]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_logic_op[1]~0 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \u0|cpu|cpu|D_logic_op[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y13_N31
dffeas \u0|cpu|cpu|E_logic_op[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_logic_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_op[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_logic_op[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N12
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result~7 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_src1 [7]),
	.datac(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datad(!\u0|cpu|cpu|E_logic_op [1]),
	.datae(!\u0|cpu|cpu|E_ctrl_logic~q ),
	.dataf(!\u0|cpu|cpu|E_src2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result~7 .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result~7 .lut_mask = 64'h0000C033000003FC;
defparam \u0|cpu|cpu|E_alu_result~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N16
dffeas \u0|cpu|cpu|D_br_taken_waddr_partial[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_br_taken_waddr_partial [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_br_taken_waddr_partial[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_br_taken_waddr_partial[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N48
cyclonev_lcell_comb \u0|cpu|cpu|E_extra_pc[5]~feeder (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|D_br_taken_waddr_partial [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_extra_pc[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_extra_pc[5]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_extra_pc[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|cpu|cpu|E_extra_pc[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N17
dffeas \u0|cpu|cpu|D_pc_plus_one[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc_plus_one [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc_plus_one[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc_plus_one[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N49
dffeas \u0|cpu|cpu|E_extra_pc[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_extra_pc[5]~feeder_combout ),
	.asdata(\u0|cpu|cpu|D_pc_plus_one [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|D_br_pred_not_taken~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_extra_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_extra_pc[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_extra_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N42
cyclonev_lcell_comb \u0|cpu|cpu|E_alu_result[7] (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_alu_result~7_combout ),
	.datac(!\u0|cpu|cpu|E_alu_result~0_combout ),
	.datad(!\u0|cpu|cpu|E_extra_pc [5]),
	.datae(!\u0|cpu|cpu|E_ctrl_retaddr~q ),
	.dataf(!\u0|cpu|cpu|Add9~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_alu_result [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result[7] .extended_lut = "off";
defparam \u0|cpu|cpu|E_alu_result[7] .lut_mask = 64'h333333FF3F3F3FFF;
defparam \u0|cpu|cpu|E_alu_result[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N40
dffeas \u0|cpu|cpu|M_alu_result[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_alu_result [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N9
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[7]~9 (
	.dataa(!\u0|cpu|cpu|M_alu_result [7]),
	.datab(!\u0|cpu|cpu|A_wr_data_unfiltered[7]~9_combout ),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]),
	.datad(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.datae(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.dataf(!\u0|cpu|cpu|W_wr_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[7]~9 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[7]~9 .lut_mask = 64'h0F0055330FFF5533;
defparam \u0|cpu|cpu|D_src1_reg[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N10
dffeas \u0|cpu|cpu|E_src1[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[7]~9_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N34
dffeas \u0|cpu|cpu|M_target_pcb[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_src1 [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_target_pcb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_target_pcb[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_target_pcb[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N57
cyclonev_lcell_comb \u0|cpu|cpu|A_pipe_flush_waddr_nxt~5 (
	.dataa(!\u0|cpu|cpu|M_target_pcb [7]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|M_ctrl_jmp_indirect~q ),
	.datad(!\u0|cpu|cpu|M_exc_any~combout ),
	.datae(!\u0|cpu|cpu|M_pc_plus_one [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~5 .extended_lut = "off";
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~5 .lut_mask = 64'h0500F5000500F500;
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N59
dffeas \u0|cpu|cpu|A_pipe_flush_waddr[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|M_exc_break~0_combout ),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_pipe_flush_waddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_pipe_flush_waddr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N10
dffeas \u0|cpu|cpu|M_pipe_flush_waddr[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_extra_pc [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pipe_flush_waddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pipe_flush_waddr[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pipe_flush_waddr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N57
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~4 (
	.dataa(!\u0|cpu|cpu|Add3~21_sumout ),
	.datab(!\u0|cpu|cpu|D_pc [5]),
	.datac(!\u0|cpu|cpu|D_iw [11]),
	.datad(!\u0|cpu|cpu|D_br_taken_waddr_partial [5]),
	.datae(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1_combout ),
	.dataf(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~4 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~4 .lut_mask = 64'h555533330F0F00FF;
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N9
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~5 (
	.dataa(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4_combout ),
	.datab(!\u0|cpu|cpu|A_pipe_flush_waddr [5]),
	.datac(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3_combout ),
	.datad(!\u0|cpu|cpu|E_src1 [7]),
	.datae(!\u0|cpu|cpu|M_pipe_flush_waddr [5]),
	.dataf(!\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~5 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~5 .lut_mask = 64'h20252A2F70757A7F;
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N39
cyclonev_lcell_comb \u0|cpu|cpu|F_pc[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_pc[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[5]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|F_pc[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|F_pc[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N40
dffeas \u0|cpu|cpu|F_pc[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_pc[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N28
dffeas \u0|cpu|cpu|D_pc[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_pc [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N51
cyclonev_lcell_comb \u0|cpu|cpu|ic_tag_wraddress_nxt~4 (
	.dataa(!\u0|cpu|cpu|D_ic_fill_starting~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|ic_fill_line [2]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_pc [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_tag_wraddress_nxt~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt~4 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt~4 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N53
dffeas \u0|cpu|cpu|ic_fill_line[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_tag_wraddress_nxt~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_line [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_line[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_line[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N1
dffeas \u0|cpu|cpu|D_br_taken_waddr_partial[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_br_taken_waddr_partial [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_br_taken_waddr_partial[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_br_taken_waddr_partial[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N23
dffeas \u0|cpu|cpu|D_pc[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_pc[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N9
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~2 (
	.dataa(!\u0|cpu|cpu|D_br_taken_waddr_partial [0]),
	.datab(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0_combout ),
	.datac(!\u0|cpu|cpu|D_iw [6]),
	.datad(!\u0|cpu|cpu|D_pc [0]),
	.datae(!\u0|cpu|cpu|Add3~1_sumout ),
	.dataf(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~2 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N16
dffeas \u0|cpu|cpu|M_target_pcb[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_src1 [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_target_pcb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_target_pcb[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_target_pcb[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N19
dffeas \u0|cpu|cpu|M_pc_plus_one[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_pc_plus_one[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pc_plus_one [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pc_plus_one[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pc_plus_one[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N48
cyclonev_lcell_comb \u0|cpu|cpu|A_pipe_flush_waddr_nxt~0 (
	.dataa(!\u0|cpu|cpu|M_exc_any~combout ),
	.datab(!\u0|cpu|cpu|M_ctrl_jmp_indirect~q ),
	.datac(!\u0|cpu|cpu|M_target_pcb [2]),
	.datad(!\u0|cpu|cpu|M_pc_plus_one [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~0 .extended_lut = "off";
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~0 .lut_mask = 64'h028A028A028A028A;
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N50
dffeas \u0|cpu|cpu|A_pipe_flush_waddr[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|M_exc_break~0_combout ),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_pipe_flush_waddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_pipe_flush_waddr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N20
dffeas \u0|cpu|cpu|M_pipe_flush_waddr[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_extra_pc [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pipe_flush_waddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pipe_flush_waddr[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pipe_flush_waddr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N18
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~5 (
	.dataa(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4_combout ),
	.datab(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.datac(!\u0|cpu|cpu|A_pipe_flush_waddr [0]),
	.datad(!\u0|cpu|cpu|E_src1 [2]),
	.datae(!\u0|cpu|cpu|M_pipe_flush_waddr [0]),
	.dataf(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~5 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~5 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N36
cyclonev_lcell_comb \u0|cpu|cpu|F_pc[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_pc[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[0]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|F_pc[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|F_pc[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N37
dffeas \u0|cpu|cpu|F_pc[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_pc[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N13
dffeas \u0|cpu|cpu|D_br_taken_waddr_partial[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_br_taken_waddr_partial [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_br_taken_waddr_partial[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_br_taken_waddr_partial[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N17
dffeas \u0|cpu|cpu|D_pc[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_pc [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N18
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~2 (
	.dataa(!\u0|cpu|cpu|D_br_taken_waddr_partial [4]),
	.datab(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0_combout ),
	.datac(!\u0|cpu|cpu|Add3~17_sumout ),
	.datad(!\u0|cpu|cpu|D_pc [4]),
	.datae(!\u0|cpu|cpu|D_iw [10]),
	.dataf(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~2 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N58
dffeas \u0|cpu|cpu|M_target_pcb[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_src1 [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_target_pcb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_target_pcb[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_target_pcb[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N3
cyclonev_lcell_comb \u0|cpu|cpu|A_pipe_flush_waddr_nxt~4 (
	.dataa(!\u0|cpu|cpu|M_exc_any~combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|M_pc_plus_one [4]),
	.datad(!\u0|cpu|cpu|M_target_pcb [6]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_ctrl_jmp_indirect~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~4 .extended_lut = "off";
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~4 .lut_mask = 64'h0A0A0A0A00AA00AA;
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N4
dffeas \u0|cpu|cpu|A_pipe_flush_waddr[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|M_exc_break~0_combout ),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_pipe_flush_waddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_pipe_flush_waddr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N7
dffeas \u0|cpu|cpu|M_pipe_flush_waddr[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_extra_pc [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pipe_flush_waddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pipe_flush_waddr[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pipe_flush_waddr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N6
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~3 (
	.dataa(!\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~2_combout ),
	.datab(!\u0|cpu|cpu|A_pipe_flush_waddr [4]),
	.datac(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3_combout ),
	.datad(!\u0|cpu|cpu|M_pipe_flush_waddr [4]),
	.datae(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4_combout ),
	.dataf(!\u0|cpu|cpu|E_src1 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~3 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~3 .lut_mask = 64'h303F5050303F5F5F;
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N52
dffeas \u0|cpu|cpu|F_pc[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N16
dffeas \u0|cpu|cpu|D_pc[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_pc [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N12
cyclonev_lcell_comb \u0|cpu|cpu|ic_tag_wraddress_nxt~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_ic_fill_starting~combout ),
	.datad(!\u0|cpu|cpu|ic_fill_line [1]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_pc[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_tag_wraddress_nxt~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt~5 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt~5 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N14
dffeas \u0|cpu|cpu|ic_fill_line[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_tag_wraddress_nxt~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_line [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_line[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_line[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N3
cyclonev_lcell_comb \u0|cpu|cpu|F_ctrl_b_is_dst~0 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ctrl_b_is_dst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ctrl_b_is_dst~0 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ctrl_b_is_dst~0 .lut_mask = 64'hB9B9B9B9B9B9B9B9;
defparam \u0|cpu|cpu|F_ctrl_b_is_dst~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N5
dffeas \u0|cpu|cpu|D_ctrl_b_is_dst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_ctrl_b_is_dst~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_ctrl_b_is_dst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_b_is_dst .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_ctrl_b_is_dst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N27
cyclonev_lcell_comb \u0|cpu|cpu|D_dst_regnum[2]~3 (
	.dataa(!\u0|cpu|cpu|D_ctrl_b_is_dst~q ),
	.datab(!\u0|cpu|cpu|D_ctrl_implicit_dst_retaddr~q ),
	.datac(!\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~q ),
	.datad(!\u0|cpu|cpu|D_iw [19]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_dst_regnum[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_dst_regnum[2]~3 .extended_lut = "off";
defparam \u0|cpu|cpu|D_dst_regnum[2]~3 .lut_mask = 64'h3FBF3FBF7FFF7FFF;
defparam \u0|cpu|cpu|D_dst_regnum[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N29
dffeas \u0|cpu|cpu|E_dst_regnum[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_dst_regnum[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_dst_regnum[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N27
cyclonev_lcell_comb \u0|cpu|cpu|E_regnum_b_cmp_F~1 (
	.dataa(!\u0|cpu|cpu|E_dst_regnum [2]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_dst_regnum [3]),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [25]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_regnum_b_cmp_F~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_regnum_b_cmp_F~1 .extended_lut = "off";
defparam \u0|cpu|cpu|E_regnum_b_cmp_F~1 .lut_mask = 64'hA00AA00A50055005;
defparam \u0|cpu|cpu|E_regnum_b_cmp_F~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N30
cyclonev_lcell_comb \u0|cpu|cpu|E_regnum_b_cmp_F~0 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [22]),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [23]),
	.datac(!\u0|cpu|cpu|E_wr_dst_reg~combout ),
	.datad(!\u0|cpu|cpu|E_dst_regnum [1]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_dst_regnum [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_regnum_b_cmp_F~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_regnum_b_cmp_F~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_regnum_b_cmp_F~0 .lut_mask = 64'h0802080204010401;
defparam \u0|cpu|cpu|E_regnum_b_cmp_F~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N51
cyclonev_lcell_comb \u0|cpu|cpu|E_regnum_b_cmp_F (
	.dataa(!\u0|cpu|cpu|E_regnum_b_cmp_F~1_combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_regnum_b_cmp_F~0_combout ),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [26]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_dst_regnum [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_regnum_b_cmp_F~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_regnum_b_cmp_F .extended_lut = "off";
defparam \u0|cpu|cpu|E_regnum_b_cmp_F .lut_mask = 64'h0500050000050005;
defparam \u0|cpu|cpu|E_regnum_b_cmp_F .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N52
dffeas \u0|cpu|cpu|M_regnum_b_cmp_D (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_regnum_b_cmp_F~combout ),
	.asdata(\u0|cpu|cpu|E_regnum_b_cmp_D~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|F_stall~0_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_regnum_b_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_regnum_b_cmp_D .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_regnum_b_cmp_D .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N18
cyclonev_lcell_comb \u0|cpu|cpu|D_data_depend~1 (
	.dataa(!\u0|cpu|cpu|M_regnum_b_cmp_D~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_ctrl_a_not_src~q ),
	.datad(!\u0|cpu|cpu|D_ctrl_b_is_dst~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_regnum_a_cmp_D~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_data_depend~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_data_depend~1 .extended_lut = "off";
defparam \u0|cpu|cpu|D_data_depend~1 .lut_mask = 64'h55005500F5F0F5F0;
defparam \u0|cpu|cpu|D_data_depend~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N45
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_shift_rot~1 (
	.dataa(!\u0|cpu|cpu|D_iw [14]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_iw [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_shift_rot~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_shift_rot~1 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_shift_rot~1 .lut_mask = 64'h0000000050505050;
defparam \u0|cpu|cpu|D_ctrl_shift_rot~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N12
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_late_result~1 (
	.dataa(!\u0|cpu|cpu|D_iw [14]),
	.datab(!\u0|cpu|cpu|D_iw [11]),
	.datac(!\u0|cpu|cpu|D_iw [15]),
	.datad(!\u0|cpu|cpu|D_iw [16]),
	.datae(!\u0|cpu|cpu|D_iw [13]),
	.dataf(!\u0|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_late_result~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_late_result~1 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_late_result~1 .lut_mask = 64'h00000000AAAA00B3;
defparam \u0|cpu|cpu|D_ctrl_late_result~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N21
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_late_result~0 (
	.dataa(!\u0|cpu|cpu|D_ctrl_shift_rot~1_combout ),
	.datab(!\u0|cpu|cpu|D_ctrl_ld~0_combout ),
	.datac(!\u0|cpu|cpu|Equal95~6_combout ),
	.datad(!\u0|cpu|cpu|D_ctrl_late_result~1_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|Equal95~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_late_result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_late_result~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_late_result~0 .lut_mask = 64'h3F3F3F3F7FFF7FFF;
defparam \u0|cpu|cpu|D_ctrl_late_result~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y14_N23
dffeas \u0|cpu|cpu|E_ctrl_late_result (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_late_result~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_ctrl_late_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_late_result .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_ctrl_late_result .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N56
dffeas \u0|cpu|cpu|M_ctrl_late_result (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_ctrl_late_result~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_ctrl_late_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_ctrl_late_result .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_ctrl_late_result .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N12
cyclonev_lcell_comb \u0|cpu|cpu|D_valid (
	.dataa(!\u0|cpu|cpu|D_data_depend~0_combout ),
	.datab(!\u0|cpu|cpu|M_pipe_flush~q ),
	.datac(!\u0|cpu|cpu|D_data_depend~1_combout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|M_ctrl_late_result~q ),
	.dataf(!\u0|cpu|cpu|D_issue~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_valid .extended_lut = "off";
defparam \u0|cpu|cpu|D_valid .lut_mask = 64'h0000000022222020;
defparam \u0|cpu|cpu|D_valid .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N9
cyclonev_lcell_comb \u0|cpu|cpu|E_valid_jmp_indirect~0 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|D_valid~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_ctrl_jmp_indirect_nxt~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_valid_jmp_indirect~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_valid_jmp_indirect~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_valid_jmp_indirect~0 .lut_mask = 64'h0000333300003333;
defparam \u0|cpu|cpu|E_valid_jmp_indirect~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y14_N10
dffeas \u0|cpu|cpu|E_valid_jmp_indirect (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_valid_jmp_indirect~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_valid_jmp_indirect~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_valid_jmp_indirect .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_valid_jmp_indirect .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N6
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3 (
	.dataa(!\u0|cpu|cpu|M_pipe_flush~q ),
	.datab(!\u0|cpu|cpu|A_pipe_flush~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_valid_jmp_indirect~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3 .lut_mask = 64'h88888888CCCCCCCC;
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N48
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~0 (
	.dataa(!\u0|cpu|cpu|Add3~13_sumout ),
	.datab(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0_combout ),
	.datac(!\u0|cpu|cpu|D_iw [9]),
	.datad(!\u0|cpu|cpu|D_br_taken_waddr_partial [3]),
	.datae(!\u0|cpu|cpu|D_pc [3]),
	.dataf(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~0 .lut_mask = 64'h474747470033CCFF;
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N40
dffeas \u0|cpu|cpu|M_target_pcb[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_src1 [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_target_pcb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_target_pcb[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_target_pcb[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N18
cyclonev_lcell_comb \u0|cpu|cpu|A_pipe_flush_waddr_nxt~3 (
	.dataa(!\u0|cpu|cpu|M_pc_plus_one [3]),
	.datab(!\u0|cpu|cpu|M_exc_any~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|M_target_pcb [5]),
	.dataf(!\u0|cpu|cpu|M_ctrl_jmp_indirect~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~3 .extended_lut = "off";
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~3 .lut_mask = 64'h777777773333FFFF;
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N19
dffeas \u0|cpu|cpu|A_pipe_flush_waddr[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_pipe_flush_waddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_pipe_flush_waddr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N38
dffeas \u0|cpu|cpu|M_pipe_flush_waddr[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_extra_pc [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pipe_flush_waddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pipe_flush_waddr[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pipe_flush_waddr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N36
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1 (
	.dataa(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4_combout ),
	.datab(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3_combout ),
	.datac(!\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~0_combout ),
	.datad(!\u0|cpu|cpu|A_pipe_flush_waddr [3]),
	.datae(!\u0|cpu|cpu|M_pipe_flush_waddr [3]),
	.dataf(!\u0|cpu|cpu|E_src1 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1 .lut_mask = 64'h048C26AE159D37BF;
defparam \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N50
dffeas \u0|cpu|cpu|F_pc[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N38
dffeas \u0|cpu|cpu|D_pc[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_pc [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N27
cyclonev_lcell_comb \u0|cpu|cpu|ic_tag_wraddress_nxt~0 (
	.dataa(!\u0|cpu|cpu|D_pc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|ic_fill_line [0]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ic_fill_starting~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_tag_wraddress_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt~0 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt~0 .lut_mask = 64'h00FF00FF55555555;
defparam \u0|cpu|cpu|ic_tag_wraddress_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N29
dffeas \u0|cpu|cpu|ic_fill_line[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_tag_wraddress_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_line [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_line[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_line[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N0
cyclonev_lcell_comb \u0|cpu|cpu|E_regnum_a_cmp_F~1 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [29]),
	.datac(!\u0|cpu|cpu|E_dst_regnum [2]),
	.datad(!\u0|cpu|cpu|E_dst_regnum [3]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_regnum_a_cmp_F~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_regnum_a_cmp_F~1 .extended_lut = "off";
defparam \u0|cpu|cpu|E_regnum_a_cmp_F~1 .lut_mask = 64'hC300C30000C300C3;
defparam \u0|cpu|cpu|E_regnum_a_cmp_F~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N36
cyclonev_lcell_comb \u0|cpu|cpu|E_regnum_a_cmp_F~0 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [27]),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [28]),
	.datac(!\u0|cpu|cpu|E_dst_regnum [1]),
	.datad(!\u0|cpu|cpu|E_wr_dst_reg~combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_dst_regnum [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_regnum_a_cmp_F~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_regnum_a_cmp_F~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_regnum_a_cmp_F~0 .lut_mask = 64'h0082008200410041;
defparam \u0|cpu|cpu|E_regnum_a_cmp_F~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N42
cyclonev_lcell_comb \u0|cpu|cpu|E_regnum_a_cmp_F (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [31]),
	.datac(!\u0|cpu|cpu|E_regnum_a_cmp_F~1_combout ),
	.datad(!\u0|cpu|cpu|E_regnum_a_cmp_F~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_dst_regnum [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_regnum_a_cmp_F~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_regnum_a_cmp_F .extended_lut = "off";
defparam \u0|cpu|cpu|E_regnum_a_cmp_F .lut_mask = 64'h000C000C00030003;
defparam \u0|cpu|cpu|E_regnum_a_cmp_F .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y15_N44
dffeas \u0|cpu|cpu|M_regnum_a_cmp_D (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_regnum_a_cmp_F~combout ),
	.asdata(\u0|cpu|cpu|E_regnum_a_cmp_D~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|F_stall~0_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_regnum_a_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_regnum_a_cmp_D .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_regnum_a_cmp_D .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N33
cyclonev_lcell_comb \u0|cpu|cpu|A_regnum_a_cmp_F~1 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|A_dst_regnum~4_combout ),
	.datac(!\u0|cpu|cpu|A_dst_regnum~3_combout ),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [31]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_regnum_a_cmp_F~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_regnum_a_cmp_F~1 .extended_lut = "off";
defparam \u0|cpu|cpu|A_regnum_a_cmp_F~1 .lut_mask = 64'hC030C0300C030C03;
defparam \u0|cpu|cpu|A_regnum_a_cmp_F~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N30
cyclonev_lcell_comb \u0|cpu|cpu|A_regnum_a_cmp_F~0 (
	.dataa(!\u0|cpu|cpu|A_dst_regnum~2_combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_dst_regnum~1_combout ),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [29]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_regnum_a_cmp_F~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_regnum_a_cmp_F~0 .extended_lut = "off";
defparam \u0|cpu|cpu|A_regnum_a_cmp_F~0 .lut_mask = 64'hA050A0500A050A05;
defparam \u0|cpu|cpu|A_regnum_a_cmp_F~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N48
cyclonev_lcell_comb \u0|cpu|cpu|A_regnum_a_cmp_F (
	.dataa(!\u0|cpu|cpu|A_regnum_a_cmp_F~1_combout ),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [27]),
	.datac(!\u0|cpu|cpu|A_dst_regnum~0_combout ),
	.datad(!\u0|cpu|cpu|A_wr_dst_reg~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_regnum_a_cmp_F~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_regnum_a_cmp_F~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_regnum_a_cmp_F .extended_lut = "off";
defparam \u0|cpu|cpu|A_regnum_a_cmp_F .lut_mask = 64'h0000000000410041;
defparam \u0|cpu|cpu|A_regnum_a_cmp_F .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y15_N50
dffeas \u0|cpu|cpu|W_regnum_a_cmp_D (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_regnum_a_cmp_F~combout ),
	.asdata(\u0|cpu|cpu|A_regnum_a_cmp_D~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|F_stall~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_regnum_a_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_regnum_a_cmp_D .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_regnum_a_cmp_D .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N24
cyclonev_lcell_comb \u0|cpu|cpu|E_src1[18]~0 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|M_regnum_a_cmp_D~q ),
	.datac(!\u0|cpu|cpu|D_ctrl_a_not_src~q ),
	.datad(!\u0|cpu|cpu|A_regnum_a_cmp_D~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|W_regnum_a_cmp_D~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src1[18]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[18]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_src1[18]~0 .lut_mask = 64'h00C000C0C0C0C0C0;
defparam \u0|cpu|cpu|E_src1[18]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y15_N37
dffeas \u0|cpu|cpu|W_wr_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|W_wr_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_wr_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_wr_data[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_wr_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N6
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[4]~31 (
	.dataa(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.datab(!\u0|cpu|cpu|W_wr_data [4]),
	.datac(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datad(!\u0|cpu|cpu|A_wr_data_unfiltered[4]~6_combout ),
	.datae(!\u0|cpu|cpu|M_alu_result [4]),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[4]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[4]~31 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[4]~31 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \u0|cpu|cpu|D_src1_reg[4]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y15_N7
dffeas \u0|cpu|cpu|E_src1[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[4]~31_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N34
dffeas \u0|cpu|cpu|M_target_pcb[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_src1 [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_target_pcb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_target_pcb[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_target_pcb[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N9
cyclonev_lcell_comb \u0|cpu|cpu|A_pipe_flush_waddr_nxt~2 (
	.dataa(!\u0|cpu|cpu|M_exc_any~combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|M_target_pcb [4]),
	.datad(!\u0|cpu|cpu|M_pc_plus_one [2]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_ctrl_jmp_indirect~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~2 .extended_lut = "off";
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~2 .lut_mask = 64'h00AA00AA0A0A0A0A;
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N10
dffeas \u0|cpu|cpu|A_pipe_flush_waddr[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|M_exc_break~0_combout ),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_pipe_flush_waddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_pipe_flush_waddr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N54
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~8 (
	.dataa(!\u0|cpu|cpu|D_iw [8]),
	.datab(!\u0|cpu|cpu|D_pc[2]~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|Add3~9_sumout ),
	.datad(!\u0|cpu|cpu|D_br_taken_waddr_partial [2]),
	.datae(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0_combout ),
	.dataf(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~8 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~8 .lut_mask = 64'h0F0F5555333300FF;
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N47
dffeas \u0|cpu|cpu|M_pipe_flush_waddr[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_extra_pc [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pipe_flush_waddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pipe_flush_waddr[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pipe_flush_waddr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N0
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~9 (
	.dataa(!\u0|cpu|cpu|A_pipe_flush_waddr [2]),
	.datab(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4_combout ),
	.datac(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~8_combout ),
	.datad(!\u0|cpu|cpu|E_src1 [4]),
	.datae(!\u0|cpu|cpu|M_pipe_flush_waddr [2]),
	.dataf(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~9 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~9 .lut_mask = 64'h474747470033CCFF;
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N34
dffeas \u0|cpu|cpu|F_pc[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~9_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N40
dffeas \u0|cpu|cpu|D_pc[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_pc [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N17
dffeas \u0|cpu|cpu|ic_fill_initial_offset[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_pc[2]~DUPLICATE_q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|D_ic_fill_starting~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_initial_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_initial_offset[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_initial_offset[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N51
cyclonev_lcell_comb \u0|cpu|cpu|ic_fill_dp_offset_nxt[2]~0 (
	.dataa(!\u0|cpu|cpu|ic_fill_dp_offset [0]),
	.datab(!\u0|cpu|cpu|D_ic_fill_starting_d1~q ),
	.datac(!\u0|cpu|cpu|ic_fill_initial_offset [2]),
	.datad(!\u0|cpu|cpu|ic_fill_dp_offset [2]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|ic_fill_dp_offset [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_fill_dp_offset_nxt[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_dp_offset_nxt[2]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_fill_dp_offset_nxt[2]~0 .lut_mask = 64'h03CF03CF478B478B;
defparam \u0|cpu|cpu|ic_fill_dp_offset_nxt[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N53
dffeas \u0|cpu|cpu|ic_fill_dp_offset[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_fill_dp_offset_nxt[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|ic_fill_dp_offset_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_dp_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_dp_offset[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_dp_offset[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N37
dffeas \u0|cpu|cpu|D_iw[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [25]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N0
cyclonev_lcell_comb \u0|cpu|cpu|D_dst_regnum[3]~4 (
	.dataa(!\u0|cpu|cpu|D_iw [25]),
	.datab(!\u0|cpu|cpu|D_ctrl_implicit_dst_retaddr~q ),
	.datac(!\u0|cpu|cpu|D_ctrl_b_is_dst~q ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|D_iw [20]),
	.dataf(!\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_dst_regnum[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_dst_regnum[3]~4 .extended_lut = "off";
defparam \u0|cpu|cpu|D_dst_regnum[3]~4 .lut_mask = 64'h3737F7F7FFFFFFFF;
defparam \u0|cpu|cpu|D_dst_regnum[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N34
dffeas \u0|cpu|cpu|E_dst_regnum[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_dst_regnum[3]~4_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_dst_regnum[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N5
dffeas \u0|cpu|cpu|M_dst_regnum[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_dst_regnum [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_dst_regnum[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N21
cyclonev_lcell_comb \u0|cpu|cpu|M_regnum_a_cmp_F~1 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|M_dst_regnum [3]),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [31]),
	.datad(!\u0|cpu|cpu|M_dst_regnum [4]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_regnum_a_cmp_F~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_regnum_a_cmp_F~1 .extended_lut = "off";
defparam \u0|cpu|cpu|M_regnum_a_cmp_F~1 .lut_mask = 64'hC00CC00C30033003;
defparam \u0|cpu|cpu|M_regnum_a_cmp_F~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N39
cyclonev_lcell_comb \u0|cpu|cpu|M_regnum_a_cmp_F~0 (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [27]),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [28]),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|M_dst_regnum [1]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_dst_regnum[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_regnum_a_cmp_F~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_regnum_a_cmp_F~0 .extended_lut = "off";
defparam \u0|cpu|cpu|M_regnum_a_cmp_F~0 .lut_mask = 64'h8822882244114411;
defparam \u0|cpu|cpu|M_regnum_a_cmp_F~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N36
cyclonev_lcell_comb \u0|cpu|cpu|M_regnum_a_cmp_F (
	.dataa(!\u0|cpu|cpu|M_regnum_a_cmp_F~1_combout ),
	.datab(!\u0|cpu|cpu|M_wr_dst_reg~0_combout ),
	.datac(!\u0|cpu|cpu|M_dst_regnum [2]),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [29]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_regnum_a_cmp_F~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_regnum_a_cmp_F~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_regnum_a_cmp_F .extended_lut = "off";
defparam \u0|cpu|cpu|M_regnum_a_cmp_F .lut_mask = 64'h0000000040044004;
defparam \u0|cpu|cpu|M_regnum_a_cmp_F .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y15_N38
dffeas \u0|cpu|cpu|A_regnum_a_cmp_D (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_regnum_a_cmp_F~combout ),
	.asdata(\u0|cpu|cpu|M_regnum_a_cmp_D~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|F_stall~0_combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_regnum_a_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_regnum_a_cmp_D .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_regnum_a_cmp_D .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N45
cyclonev_lcell_comb \u0|cpu|cpu|E_src1[18]~1 (
	.dataa(!\u0|cpu|cpu|A_regnum_a_cmp_D~q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|M_regnum_a_cmp_D~q ),
	.datad(!\u0|cpu|cpu|D_ctrl_a_not_src~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_src1[18]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[18]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|E_src1[18]~1 .lut_mask = 64'h5F005F005F005F00;
defparam \u0|cpu|cpu|E_src1[18]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N21
cyclonev_lcell_comb \u0|cpu|cpu|D_src1_reg[16]~16 (
	.dataa(!\u0|cpu|cpu|E_src1[18]~1_combout ),
	.datab(!\u0|cpu|cpu|E_src1[18]~0_combout ),
	.datac(!\u0|cpu|cpu|W_wr_data [16]),
	.datad(!\u0|cpu|cpu|A_wr_data_unfiltered[16]~25_combout ),
	.datae(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]),
	.dataf(!\u0|cpu|cpu|M_alu_result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src1_reg[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src1_reg[16]~16 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src1_reg[16]~16 .lut_mask = 64'h02138A9B4657CEDF;
defparam \u0|cpu|cpu|D_src1_reg[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N22
dffeas \u0|cpu|cpu|E_src1[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src1_reg[16]~16_combout ),
	.asdata(\u0|cpu|cpu|E_alu_result [16]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|Equal303~0_combout ),
	.sload(\u0|cpu|cpu|D_src1_hazard_E~combout ),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[16]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N53
dffeas \u0|cpu|cpu|M_mem_baddr[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add9~37_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_mem_baddr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_mem_baddr[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_mem_baddr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N5
dffeas \u0|cpu|cpu|A_mem_baddr[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_mem_baddr [16]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mem_baddr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_baddr[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mem_baddr[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|router|Equal1~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal1~0_combout  = ( !\u0|cpu|cpu|A_mem_baddr [15] & ( \u0|cpu|cpu|A_mem_baddr[11]~DUPLICATE_q  & ( (\u0|cpu|cpu|A_mem_baddr [16] & (!\u0|cpu|cpu|A_mem_baddr [14] & (!\u0|cpu|cpu|A_mem_baddr [13] & !\u0|cpu|cpu|A_mem_baddr 
// [12]))) ) ) )

	.dataa(!\u0|cpu|cpu|A_mem_baddr [16]),
	.datab(!\u0|cpu|cpu|A_mem_baddr [14]),
	.datac(!\u0|cpu|cpu|A_mem_baddr [13]),
	.datad(!\u0|cpu|cpu|A_mem_baddr [12]),
	.datae(!\u0|cpu|cpu|A_mem_baddr [15]),
	.dataf(!\u0|cpu|cpu|A_mem_baddr[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|Equal1~0 .lut_mask = 64'h0000000040000000;
defparam \u0|mm_interconnect_0|router|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N39
cyclonev_lcell_comb \u0|onchip_mem|wren~0 (
// Equation(s):
// \u0|onchip_mem|wren~0_combout  = (\u0|cpu|cpu|d_write~q  & !\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|d_write~q ),
	.datad(!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|onchip_mem|wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|onchip_mem|wren~0 .extended_lut = "off";
defparam \u0|onchip_mem|wren~0 .lut_mask = 64'h0F000F000F000F00;
defparam \u0|onchip_mem|wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N42
cyclonev_lcell_comb \u0|onchip_mem|wren~1 (
// Equation(s):
// \u0|onchip_mem|wren~1_combout  = ( \u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout  & ( \u0|onchip_mem|wren~0_combout  & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout 
//  & ( \u0|onchip_mem|wren~0_combout  & ( (!\u0|mm_interconnect_0|router|Equal1~0_combout  & (\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  & (\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout  & 
// !\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|router|Equal1~0_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout ),
	.dataf(!\u0|onchip_mem|wren~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|onchip_mem|wren~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|onchip_mem|wren~1 .extended_lut = "off";
defparam \u0|onchip_mem|wren~1 .lut_mask = 64'h0000000002003333;
defparam \u0|onchip_mem|wren~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~6 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~6_combout  = ( \u0|cpu|cpu|A_st_data [6] & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|A_st_data [6]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~6 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(\u0|onchip_mem|wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_003|src_payload~6_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [50],\u0|mm_interconnect_0|cmd_mux_003|src_data [49],\u0|mm_interconnect_0|cmd_mux_003|src_data [48],\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],
\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],
\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .init_file = "cpu_onchip_mem.hex";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_size = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 5120;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[6] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [6] = ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u0|onchip_mem|the_altsyncram|auto_generated|q_a [6])) # 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u0|onchip_mem|the_altsyncram|auto_generated|q_a 
// [6]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [6]),
	.datad(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[6] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[6] .lut_mask = 64'h0303030303FF03FF;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N7
dffeas \u0|cpu|cpu|i_readdata_d1[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [6]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N11
dffeas \u0|cpu|cpu|D_iw[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N36
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~6 (
	.dataa(!\u0|cpu|cpu|D_iw [7]),
	.datab(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0_combout ),
	.datac(!\u0|cpu|cpu|Add3~5_sumout ),
	.datad(!\u0|cpu|cpu|D_br_taken_waddr_partial [1]),
	.datae(!\u0|cpu|cpu|D_pc [1]),
	.dataf(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~6 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~6 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N10
dffeas \u0|cpu|cpu|M_target_pcb[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_src1 [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_target_pcb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_target_pcb[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_target_pcb[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N39
cyclonev_lcell_comb \u0|cpu|cpu|A_pipe_flush_waddr_nxt~1 (
	.dataa(!\u0|cpu|cpu|M_exc_any~combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|M_target_pcb [3]),
	.datad(!\u0|cpu|cpu|M_pc_plus_one [1]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_ctrl_jmp_indirect~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~1 .extended_lut = "off";
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~1 .lut_mask = 64'h00AA00AA0A0A0A0A;
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N40
dffeas \u0|cpu|cpu|A_pipe_flush_waddr[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|M_exc_break~0_combout ),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_pipe_flush_waddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_pipe_flush_waddr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N7
dffeas \u0|cpu|cpu|M_pipe_flush_waddr[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_extra_pc [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pipe_flush_waddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pipe_flush_waddr[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pipe_flush_waddr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N54
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~7 (
	.dataa(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~6_combout ),
	.datab(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4_combout ),
	.datac(!\u0|cpu|cpu|E_src1 [3]),
	.datad(!\u0|cpu|cpu|A_pipe_flush_waddr [1]),
	.datae(!\u0|cpu|cpu|M_pipe_flush_waddr [1]),
	.dataf(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~7 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~7 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N5
dffeas \u0|cpu|cpu|F_pc[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~7_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N59
dffeas \u0|cpu|cpu|D_pc[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_pc [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N14
dffeas \u0|cpu|cpu|ic_fill_initial_offset[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_pc [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|D_ic_fill_starting~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_initial_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_initial_offset[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_initial_offset[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N48
cyclonev_lcell_comb \u0|cpu|cpu|ic_fill_dp_offset_nxt[1]~2 (
	.dataa(!\u0|cpu|cpu|ic_fill_dp_offset [0]),
	.datab(!\u0|cpu|cpu|D_ic_fill_starting_d1~q ),
	.datac(!\u0|cpu|cpu|ic_fill_dp_offset [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|ic_fill_initial_offset [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_fill_dp_offset_nxt[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_dp_offset_nxt[1]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_fill_dp_offset_nxt[1]~2 .lut_mask = 64'h484848487B7B7B7B;
defparam \u0|cpu|cpu|ic_fill_dp_offset_nxt[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N58
dffeas \u0|cpu|cpu|ic_fill_dp_offset[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|ic_fill_dp_offset_nxt[1]~2_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|ic_fill_dp_offset_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_dp_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_dp_offset[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_dp_offset[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N40
dffeas \u0|cpu|cpu|D_iw[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N24
cyclonev_lcell_comb \u0|cpu|cpu|E_iw[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_iw[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_iw[14]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|E_iw[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|E_iw[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N26
dffeas \u0|cpu|cpu|E_iw[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_iw[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_iw[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_iw[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N39
cyclonev_lcell_comb \u0|cpu|cpu|E_ctrl_invalidate_i~0 (
	.dataa(!\u0|cpu|cpu|E_iw [11]),
	.datab(!\u0|cpu|cpu|E_iw [12]),
	.datac(!\u0|cpu|cpu|E_iw [15]),
	.datad(!\u0|cpu|cpu|E_iw [13]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_ctrl_invalidate_i~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_invalidate_i~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_ctrl_invalidate_i~0 .lut_mask = 64'h0080008040034003;
defparam \u0|cpu|cpu|E_ctrl_invalidate_i~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N15
cyclonev_lcell_comb \u0|cpu|cpu|E_ctrl_invalidate_i~1 (
	.dataa(!\u0|cpu|cpu|E_iw [14]),
	.datab(!\u0|cpu|cpu|E_ctrl_invalidate_i~0_combout ),
	.datac(!\u0|cpu|cpu|Equal239~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_ctrl_invalidate_i~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_invalidate_i~1 .extended_lut = "off";
defparam \u0|cpu|cpu|E_ctrl_invalidate_i~1 .lut_mask = 64'h0101010101010101;
defparam \u0|cpu|cpu|E_ctrl_invalidate_i~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N16
dffeas \u0|cpu|cpu|M_ctrl_invalidate_i (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_ctrl_invalidate_i~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_ctrl_invalidate_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_ctrl_invalidate_i .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_ctrl_invalidate_i .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N7
dffeas \u0|cpu|cpu|A_ctrl_invalidate_i~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_ctrl_invalidate_i~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_ctrl_invalidate_i~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_ctrl_invalidate_i~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_ctrl_invalidate_i~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N48
cyclonev_lcell_comb \u0|cpu|cpu|ic_tag_clr_valid_bits_nxt (
	.dataa(!\u0|cpu|cpu|D_ic_fill_starting~combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|clr_break_line~q ),
	.datad(!\u0|cpu|cpu|A_ctrl_invalidate_i~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_valid_from_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_tag_clr_valid_bits_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_tag_clr_valid_bits_nxt .extended_lut = "off";
defparam \u0|cpu|cpu|ic_tag_clr_valid_bits_nxt .lut_mask = 64'hF5F5F5F5F5FFF5FF;
defparam \u0|cpu|cpu|ic_tag_clr_valid_bits_nxt .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N0
cyclonev_lcell_comb \u0|cpu|cpu|ic_tag_clr_valid_bits~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|ic_tag_clr_valid_bits_nxt~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_tag_clr_valid_bits~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_tag_clr_valid_bits~0 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_tag_clr_valid_bits~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|cpu|cpu|ic_tag_clr_valid_bits~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N2
dffeas \u0|cpu|cpu|ic_tag_clr_valid_bits (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_tag_clr_valid_bits~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_tag_clr_valid_bits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_tag_clr_valid_bits .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_tag_clr_valid_bits .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N9
cyclonev_lcell_comb \u0|cpu|cpu|ic_tag_wren (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|i_readdatavalid_d1~q ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|ic_tag_clr_valid_bits~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_tag_wren~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_tag_wren .extended_lut = "off";
defparam \u0|cpu|cpu|ic_tag_wren .lut_mask = 64'hFFFF0F0FFFFF0F0F;
defparam \u0|cpu|cpu|ic_tag_wren .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N18
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_hit~1 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|F_pc[13]~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [3]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [4]),
	.dataf(!\u0|cpu|cpu|F_pc [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_hit~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_hit~1 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_hit~1 .lut_mask = 64'hC0C030300C0C0303;
defparam \u0|cpu|cpu|F_ic_hit~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N54
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_hit (
	.dataa(!\u0|cpu|cpu|F_ic_hit~1_combout ),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [5]),
	.datac(!\u0|cpu|cpu|F_ic_valid~0_combout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|F_ic_hit~0_combout ),
	.dataf(!\u0|cpu|cpu|F_pc [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_hit~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_hit .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_hit .lut_mask = 64'h0000040400000101;
defparam \u0|cpu|cpu|F_ic_hit .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N55
dffeas \u0|cpu|cpu|D_iw_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_ic_hit~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw_valid .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw_valid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N24
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_fill_same_tag_line~1 (
	.dataa(!\u0|cpu|cpu|F_pc [3]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|ic_fill_line [1]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|ic_fill_line [0]),
	.dataf(!\u0|cpu|cpu|F_pc [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_fill_same_tag_line~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_fill_same_tag_line~1 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_fill_same_tag_line~1 .lut_mask = 64'hA0A050500A0A0505;
defparam \u0|cpu|cpu|F_ic_fill_same_tag_line~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N57
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_fill_same_tag_line~2 (
	.dataa(!\u0|cpu|cpu|F_pc [10]),
	.datab(!\u0|cpu|cpu|ic_fill_tag [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|F_pc [9]),
	.dataf(!\u0|cpu|cpu|ic_fill_tag [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_fill_same_tag_line~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_fill_same_tag_line~2 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_fill_same_tag_line~2 .lut_mask = 64'h8888222244441111;
defparam \u0|cpu|cpu|F_ic_fill_same_tag_line~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y11_N38
dffeas \u0|cpu|cpu|ic_fill_tag[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_pc[14]~DUPLICATE_q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|D_ic_fill_starting~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_tag [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_tag[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_tag[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N18
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_fill_same_tag_line~3 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|ic_fill_tag [3]),
	.datac(!\u0|cpu|cpu|F_pc [12]),
	.datad(!\u0|cpu|cpu|ic_fill_tag [4]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|F_pc [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_fill_same_tag_line~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_fill_same_tag_line~3 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_fill_same_tag_line~3 .lut_mask = 64'hC300C30000C300C3;
defparam \u0|cpu|cpu|F_ic_fill_same_tag_line~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N39
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_fill_same_tag_line~4 (
	.dataa(!\u0|cpu|cpu|ic_fill_tag [2]),
	.datab(!\u0|cpu|cpu|F_pc [11]),
	.datac(!\u0|cpu|cpu|F_ic_fill_same_tag_line~2_combout ),
	.datad(!\u0|cpu|cpu|F_pc [14]),
	.datae(!\u0|cpu|cpu|ic_fill_tag [5]),
	.dataf(!\u0|cpu|cpu|F_ic_fill_same_tag_line~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_fill_same_tag_line~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_fill_same_tag_line~4 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_fill_same_tag_line~4 .lut_mask = 64'h0000000009000009;
defparam \u0|cpu|cpu|F_ic_fill_same_tag_line~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N6
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_fill_same_tag_line~5 (
	.dataa(!\u0|cpu|cpu|F_ic_fill_same_tag_line~1_combout ),
	.datab(!\u0|cpu|cpu|ic_fill_line [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|F_ic_fill_same_tag_line~4_combout ),
	.dataf(!\u0|cpu|cpu|F_pc [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_fill_same_tag_line~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_fill_same_tag_line~5 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_fill_same_tag_line~5 .lut_mask = 64'h0000444400001111;
defparam \u0|cpu|cpu|F_ic_fill_same_tag_line~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N57
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_fill_same_tag_line~0 (
	.dataa(!\u0|cpu|cpu|F_pc [7]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|ic_fill_line [3]),
	.datad(!\u0|cpu|cpu|F_pc [6]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|ic_fill_line [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_fill_same_tag_line~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_fill_same_tag_line~0 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_fill_same_tag_line~0 .lut_mask = 64'hA00AA00A50055005;
defparam \u0|cpu|cpu|F_ic_fill_same_tag_line~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N18
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_fill_same_tag_line (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|F_ic_fill_same_tag_line~5_combout ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|ic_fill_line [5]),
	.datae(!\u0|cpu|cpu|F_pc [8]),
	.dataf(!\u0|cpu|cpu|F_ic_fill_same_tag_line~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_fill_same_tag_line~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_fill_same_tag_line .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_fill_same_tag_line .lut_mask = 64'h0000000033000033;
defparam \u0|cpu|cpu|F_ic_fill_same_tag_line .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N19
dffeas \u0|cpu|cpu|D_ic_fill_same_tag_line (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|F_ic_fill_same_tag_line~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_ic_fill_same_tag_line~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_ic_fill_same_tag_line .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_ic_fill_same_tag_line .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N3
cyclonev_lcell_comb \u0|cpu|cpu|ic_fill_prevent_refill_nxt (
	.dataa(!\u0|cpu|cpu|D_ic_fill_starting~combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|A_valid_from_M~q ),
	.datad(!\u0|cpu|cpu|ic_fill_prevent_refill~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|A_ctrl_invalidate_i~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_fill_prevent_refill_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_prevent_refill_nxt .extended_lut = "off";
defparam \u0|cpu|cpu|ic_fill_prevent_refill_nxt .lut_mask = 64'h55FF55FF55F555F5;
defparam \u0|cpu|cpu|ic_fill_prevent_refill_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N4
dffeas \u0|cpu|cpu|ic_fill_prevent_refill (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|ic_fill_prevent_refill_nxt~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_prevent_refill~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_prevent_refill .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_prevent_refill .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N3
cyclonev_lcell_comb \u0|cpu|cpu|D_ic_fill_starting~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_ic_fill_same_tag_line~q ),
	.datad(!\u0|cpu|cpu|ic_fill_prevent_refill~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|ic_fill_active~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ic_fill_starting~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ic_fill_starting~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ic_fill_starting~0 .lut_mask = 64'hFFF0FFF000000000;
defparam \u0|cpu|cpu|D_ic_fill_starting~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N18
cyclonev_lcell_comb \u0|cpu|cpu|D_ic_fill_starting (
	.dataa(!\u0|cpu|cpu|D_iw_valid~q ),
	.datab(!\u0|cpu|cpu|D_kill~q ),
	.datac(!\u0|cpu|cpu|D_ic_fill_starting~0_combout ),
	.datad(!\u0|cpu|cpu|M_pipe_flush~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_valid_jmp_indirect~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ic_fill_starting~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ic_fill_starting .extended_lut = "off";
defparam \u0|cpu|cpu|D_ic_fill_starting .lut_mask = 64'h0008000800000000;
defparam \u0|cpu|cpu|D_ic_fill_starting .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N46
dffeas \u0|cpu|cpu|D_ic_fill_starting_d1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_ic_fill_starting~combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_ic_fill_starting_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_ic_fill_starting_d1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_ic_fill_starting_d1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N30
cyclonev_lcell_comb \u0|cpu|cpu|ic_fill_dp_offset_nxt[0]~1 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|D_ic_fill_starting_d1~q ),
	.datac(!\u0|cpu|cpu|ic_fill_dp_offset [0]),
	.datad(!\u0|cpu|cpu|ic_fill_initial_offset [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|ic_fill_dp_offset_nxt[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_dp_offset_nxt[0]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|ic_fill_dp_offset_nxt[0]~1 .lut_mask = 64'hC0F3C0F3C0F3C0F3;
defparam \u0|cpu|cpu|ic_fill_dp_offset_nxt[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N38
dffeas \u0|cpu|cpu|ic_fill_dp_offset[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|ic_fill_dp_offset_nxt[0]~1_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|ic_fill_dp_offset_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_dp_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_dp_offset[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_dp_offset[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N29
dffeas \u0|cpu|cpu|D_iw[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N39
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_alu_subtract~2 (
	.dataa(!\u0|cpu|cpu|D_iw [4]),
	.datab(!\u0|cpu|cpu|D_iw [2]),
	.datac(!\u0|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|D_iw [0]),
	.dataf(!\u0|cpu|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_alu_subtract~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_alu_subtract~2 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_alu_subtract~2 .lut_mask = 64'h4141000000000000;
defparam \u0|cpu|cpu|D_ctrl_alu_subtract~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N36
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_alu_force_xor~3 (
	.dataa(!\u0|cpu|cpu|D_iw [2]),
	.datab(!\u0|cpu|cpu|D_iw [0]),
	.datac(!\u0|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.datad(!\u0|cpu|cpu|D_iw [3]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_alu_force_xor~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_alu_force_xor~3 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_alu_force_xor~3 .lut_mask = 64'h008C008C00000000;
defparam \u0|cpu|cpu|D_ctrl_alu_force_xor~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N9
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_cmp~4 (
	.dataa(!\u0|cpu|cpu|D_iw [13]),
	.datab(!\u0|cpu|cpu|D_iw [14]),
	.datac(!\u0|cpu|cpu|D_iw [15]),
	.datad(!\u0|cpu|cpu|D_iw [11]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_cmp~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_cmp~4 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_cmp~4 .lut_mask = 64'h2800280000000000;
defparam \u0|cpu|cpu|D_ctrl_cmp~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N6
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_alu_subtract~0 (
	.dataa(!\u0|cpu|cpu|D_iw [13]),
	.datab(!\u0|cpu|cpu|D_iw [14]),
	.datac(!\u0|cpu|cpu|D_iw [15]),
	.datad(!\u0|cpu|cpu|D_iw [11]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_alu_subtract~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_alu_subtract~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_alu_subtract~0 .lut_mask = 64'h0002000200000000;
defparam \u0|cpu|cpu|D_ctrl_alu_subtract~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N15
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_alu_subtract~1 (
	.dataa(!\u0|cpu|cpu|D_ctrl_alu_subtract~2_combout ),
	.datab(!\u0|cpu|cpu|D_ctrl_alu_force_xor~3_combout ),
	.datac(!\u0|cpu|cpu|D_ctrl_cmp~4_combout ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|Equal95~0_combout ),
	.dataf(!\u0|cpu|cpu|D_ctrl_alu_subtract~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_alu_subtract~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_alu_subtract~1 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_alu_subtract~1 .lut_mask = 64'h77777F7F7777FFFF;
defparam \u0|cpu|cpu|D_ctrl_alu_subtract~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N16
dffeas \u0|cpu|cpu|E_ctrl_alu_subtract (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_alu_subtract~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_ctrl_alu_subtract~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_alu_subtract .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_ctrl_alu_subtract .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N37
dffeas \u0|cpu|cpu|M_mem_baddr[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|Add9~13_sumout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_mem_baddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_mem_baddr[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_mem_baddr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N35
dffeas \u0|cpu|cpu|A_mem_baddr[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_mem_baddr [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mem_baddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_baddr[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mem_baddr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|router|Equal2~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal2~0_combout  = ( !\u0|cpu|cpu|A_mem_baddr [8] & ( !\u0|cpu|cpu|A_mem_baddr [7] & ( (!\u0|cpu|cpu|A_mem_baddr [11] & (!\u0|cpu|cpu|A_mem_baddr [10] & (\u0|cpu|cpu|A_mem_baddr [12] & !\u0|cpu|cpu|A_mem_baddr [9]))) ) ) )

	.dataa(!\u0|cpu|cpu|A_mem_baddr [11]),
	.datab(!\u0|cpu|cpu|A_mem_baddr [10]),
	.datac(!\u0|cpu|cpu|A_mem_baddr [12]),
	.datad(!\u0|cpu|cpu|A_mem_baddr [9]),
	.datae(!\u0|cpu|cpu|A_mem_baddr [8]),
	.dataf(!\u0|cpu|cpu|A_mem_baddr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal2~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|Equal2~0 .lut_mask = 64'h0800000000000000;
defparam \u0|mm_interconnect_0|router|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux|src2_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout  = ( \u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( \u0|mm_interconnect_0|router|Equal2~1_combout  & ( (\u0|mm_interconnect_0|router|Equal2~0_combout  & ((!\u0|cpu|cpu|A_mem_baddr [5]) # 
// ((\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ) # (\u0|cpu|cpu|A_mem_baddr [3])))) ) ) ) # ( !\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q  & ( \u0|mm_interconnect_0|router|Equal2~1_combout  & ( 
// \u0|mm_interconnect_0|router|Equal2~0_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|router|Equal2~0_combout ),
	.datab(!\u0|cpu|cpu|A_mem_baddr [5]),
	.datac(!\u0|cpu|cpu|A_mem_baddr [3]),
	.datad(!\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datae(!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|src2_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux|src2_valid~0 .lut_mask = 64'h0000000055554555;
defparam \u0|mm_interconnect_0|cmd_demux|src2_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux|src2_valid~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|src2_valid~2_combout  = ( \u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout  & ( (!\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout  & \u0|mm_interconnect_0|router|Equal1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|router|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|src2_valid~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|src2_valid~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux|src2_valid~2 .lut_mask = 64'h0000000000F000F0;
defparam \u0|mm_interconnect_0|cmd_demux|src2_valid~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout  = (\u0|mm_interconnect_0|cmd_demux|src2_valid~2_combout  & ((!\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]) # ((!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & 
// \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]))))

	.dataa(!\u0|mm_interconnect_0|cmd_demux|src2_valid~2_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 .lut_mask = 64'h5054505450545054;
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N7
dffeas \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_data[40] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_data [40] = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q )) # (\u0|cpu|cpu|ic_fill_ap_offset [2]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|ic_fill_ap_offset [2]),
	.datad(!\u0|cpu|cpu|A_mem_baddr[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_data [40]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[40] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[40] .lut_mask = 64'h005500550F5F0F5F;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[40] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N2
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [40]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N6
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [2]),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [0]),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [3]),
	.datad(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.datae(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [1]),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .lut_mask = 64'h0000000000200000;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N43
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N3
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N0
cyclonev_lcell_comb \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~0 (
	.dataa(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_oci_debug|monitor_error~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~0 .extended_lut = "off";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~0 .lut_mask = 64'h4747474747474747;
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N2
dffeas \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata~0_combout ),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N40
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|readdata [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[0] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [0] = ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a [0] & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )) # 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( (\u0|onchip_mem|the_altsyncram|auto_generated|q_a [0] & 
// \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]),
	.datab(!\u0|onchip_mem|the_altsyncram|auto_generated|q_a [0]),
	.datac(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[0] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[0] .lut_mask = 64'h0303030357575757;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N28
dffeas \u0|cpu|cpu|i_readdata_d1[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|src_data [0]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdata_d1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdata_d1[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdata_d1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N36
cyclonev_lcell_comb \u0|cpu|cpu|D_regnum_b_cmp_F~0 (
	.dataa(!\u0|cpu|cpu|D_dst_regnum[0]~2_combout ),
	.datab(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [24]),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [22]),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [25]),
	.datae(!\u0|cpu|cpu|D_dst_regnum[3]~4_combout ),
	.dataf(!\u0|cpu|cpu|D_dst_regnum[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_regnum_b_cmp_F~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_regnum_b_cmp_F~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_regnum_b_cmp_F~0 .lut_mask = 64'h8400008421000021;
defparam \u0|cpu|cpu|D_regnum_b_cmp_F~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N12
cyclonev_lcell_comb \u0|cpu|cpu|D_regnum_b_cmp_F (
	.dataa(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [23]),
	.datab(!\u0|cpu|cpu|D_dst_regnum[4]~1_combout ),
	.datac(!\u0|cpu|cpu|D_dst_regnum[1]~0_combout ),
	.datad(!\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [26]),
	.datae(!\u0|cpu|cpu|D_wr_dst_reg~combout ),
	.dataf(!\u0|cpu|cpu|D_regnum_b_cmp_F~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_regnum_b_cmp_F~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_regnum_b_cmp_F .extended_lut = "off";
defparam \u0|cpu|cpu|D_regnum_b_cmp_F .lut_mask = 64'h0000000000008421;
defparam \u0|cpu|cpu|D_regnum_b_cmp_F .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N13
dffeas \u0|cpu|cpu|E_regnum_b_cmp_D (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_regnum_b_cmp_F~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|F_stall~0_combout ),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_regnum_b_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_regnum_b_cmp_D .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_regnum_b_cmp_D .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N36
cyclonev_lcell_comb \u0|cpu|cpu|D_data_depend~0 (
	.dataa(!\u0|cpu|cpu|E_regnum_b_cmp_D~q ),
	.datab(!\u0|cpu|cpu|D_ctrl_b_is_dst~q ),
	.datac(!\u0|cpu|cpu|E_ctrl_late_result~q ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_regnum_a_cmp_D~q ),
	.dataf(!\u0|cpu|cpu|D_ctrl_a_not_src~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_data_depend~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_data_depend~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_data_depend~0 .lut_mask = 64'h04040F0F04040404;
defparam \u0|cpu|cpu|D_data_depend~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N54
cyclonev_lcell_comb \u0|cpu|cpu|F_stall~0 (
	.dataa(!\u0|cpu|cpu|D_data_depend~0_combout ),
	.datab(!\u0|cpu|cpu|A_mem_stall~q ),
	.datac(!\u0|cpu|cpu|D_data_depend~1_combout ),
	.datad(!\u0|cpu|cpu|M_pipe_flush~q ),
	.datae(!\u0|cpu|cpu|M_ctrl_late_result~q ),
	.dataf(!\u0|cpu|cpu|D_issue~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_stall~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_stall~0 .extended_lut = "off";
defparam \u0|cpu|cpu|F_stall~0 .lut_mask = 64'h003300330077007F;
defparam \u0|cpu|cpu|F_stall~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N20
dffeas \u0|cpu|cpu|D_iw[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N48
cyclonev_lcell_comb \u0|cpu|cpu|Equal149~0 (
	.dataa(!\u0|cpu|cpu|D_iw [12]),
	.datab(!\u0|cpu|cpu|D_iw [16]),
	.datac(!\u0|cpu|cpu|D_iw [11]),
	.datad(!\u0|cpu|cpu|D_iw [15]),
	.datae(!\u0|cpu|cpu|D_iw [13]),
	.dataf(!\u0|cpu|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal149~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal149~0 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal149~0 .lut_mask = 64'h0000000000000200;
defparam \u0|cpu|cpu|Equal149~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N30
cyclonev_lcell_comb \u0|cpu|cpu|E_ctrl_trap_inst_nxt (
	.dataa(!\u0|cpu|cpu|Equal149~0_combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|Equal95~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_ctrl_trap_inst_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_trap_inst_nxt .extended_lut = "off";
defparam \u0|cpu|cpu|E_ctrl_trap_inst_nxt .lut_mask = 64'h0505050505050505;
defparam \u0|cpu|cpu|E_ctrl_trap_inst_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y14_N32
dffeas \u0|cpu|cpu|E_ctrl_trap_inst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_ctrl_trap_inst_nxt~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_ctrl_trap_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_trap_inst .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_ctrl_trap_inst .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N34
dffeas \u0|cpu|cpu|M_exc_trap_inst_pri15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_ctrl_trap_inst~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_exc_trap_inst_pri15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_exc_trap_inst_pri15 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_exc_trap_inst_pri15 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N42
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_unimp_trap~0 (
	.dataa(!\u0|cpu|cpu|D_iw [14]),
	.datab(!\u0|cpu|cpu|D_iw [12]),
	.datac(!\u0|cpu|cpu|D_iw [15]),
	.datad(!\u0|cpu|cpu|D_iw [11]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_unimp_trap~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_unimp_trap~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_unimp_trap~0 .lut_mask = 64'h0023002380808080;
defparam \u0|cpu|cpu|D_ctrl_unimp_trap~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N3
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_unimp_trap~1 (
	.dataa(!\u0|cpu|cpu|Equal95~0_combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_iw [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ctrl_unimp_trap~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_unimp_trap~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_unimp_trap~1 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_unimp_trap~1 .lut_mask = 64'h0000000005050505;
defparam \u0|cpu|cpu|D_ctrl_unimp_trap~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N4
dffeas \u0|cpu|cpu|E_ctrl_unimp_trap (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_unimp_trap~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_ctrl_unimp_trap~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_unimp_trap .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_ctrl_unimp_trap .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N56
dffeas \u0|cpu|cpu|M_exc_unimp_inst_pri15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_ctrl_unimp_trap~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_exc_unimp_inst_pri15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_exc_unimp_inst_pri15 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_exc_unimp_inst_pri15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N54
cyclonev_lcell_comb \u0|cpu|cpu|M_exc_any~0 (
	.dataa(!\u0|cpu|cpu|M_exc_trap_inst_pri15~q ),
	.datab(!\u0|cpu|cpu|M_exc_break_inst_pri15~q ),
	.datac(!\u0|cpu|cpu|M_exc_illegal_inst_pri15~q ),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|M_exc_unimp_inst_pri15~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_exc_any~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_exc_any~0 .extended_lut = "off";
defparam \u0|cpu|cpu|M_exc_any~0 .lut_mask = 64'h8080000080800000;
defparam \u0|cpu|cpu|M_exc_any~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N15
cyclonev_lcell_comb \u0|cpu|cpu|M_exc_any (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|M_exc_any~0_combout ),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|M_norm_intr_req~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|hbreak_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_exc_any~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_exc_any .extended_lut = "off";
defparam \u0|cpu|cpu|M_exc_any .lut_mask = 64'hCCFFCCFFFFFFFFFF;
defparam \u0|cpu|cpu|M_exc_any .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N30
cyclonev_lcell_comb \u0|cpu|cpu|D_control_reg_rddata_muxed[16]~3 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|E_control_reg_rddata[16]~0_combout ),
	.datac(!\u0|cpu|cpu|W_ipending_reg_irq16~q ),
	.datad(!\u0|cpu|cpu|Equal324~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|W_ienable_reg_irq16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_control_reg_rddata_muxed[16]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_control_reg_rddata_muxed[16]~3 .extended_lut = "off";
defparam \u0|cpu|cpu|D_control_reg_rddata_muxed[16]~3 .lut_mask = 64'h0300030003330333;
defparam \u0|cpu|cpu|D_control_reg_rddata_muxed[16]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N31
dffeas \u0|cpu|cpu|E_control_reg_rddata[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_control_reg_rddata_muxed[16]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_control_reg_rddata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_control_reg_rddata[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_control_reg_rddata[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N18
cyclonev_lcell_comb \u0|cpu|cpu|E_control_reg_rddata_muxed[16]~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|M_control_reg_rddata[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_control_reg_rddata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_control_reg_rddata_muxed[16]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_control_reg_rddata_muxed[16]~5 .extended_lut = "off";
defparam \u0|cpu|cpu|E_control_reg_rddata_muxed[16]~5 .lut_mask = 64'h00000000F0F0F0F0;
defparam \u0|cpu|cpu|E_control_reg_rddata_muxed[16]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N19
dffeas \u0|cpu|cpu|M_control_reg_rddata[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_control_reg_rddata_muxed[16]~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_control_reg_rddata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_control_reg_rddata[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_control_reg_rddata[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N43
dffeas \u0|cpu|cpu|M_alu_result[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_alu_result [16]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_alu_result[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_alu_result[16]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_alu_result[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N36
cyclonev_lcell_comb \u0|cpu|cpu|M_inst_result[16]~5 (
	.dataa(!\u0|cpu|cpu|M_exc_any~combout ),
	.datab(!\u0|cpu|cpu|M_pc_plus_one [14]),
	.datac(!\u0|cpu|cpu|M_control_reg_rddata [16]),
	.datad(!\u0|cpu|cpu|M_ctrl_rd_ctl_reg~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_alu_result[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_inst_result[16]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_inst_result[16]~5 .extended_lut = "off";
defparam \u0|cpu|cpu|M_inst_result[16]~5 .lut_mask = 64'h111B111BBB1BBB1B;
defparam \u0|cpu|cpu|M_inst_result[16]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N37
dffeas \u0|cpu|cpu|A_inst_result[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_inst_result[16]~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_inst_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_inst_result[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_inst_result[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N22
dffeas \u0|cpu|cpu|W_ienable_reg_irq16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_inst_result [16]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|W_ienable_reg_irq1_nxt~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_ienable_reg_irq16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_ienable_reg_irq16 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_ienable_reg_irq16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N24
cyclonev_lcell_comb \u0|cpu|cpu|W_ipending_reg_irq16_nxt~0 (
	.dataa(!\u0|cpu|cpu|W_ienable_reg_irq16~q ),
	.datab(!\u0|jtag_uart|av_readdata [9]),
	.datac(!\u0|cpu|cpu|the_cpu_cpu_cpu_nios2_oci|the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable [16]),
	.datad(!\u0|jtag_uart|av_readdata[8]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|W_ipending_reg_irq16_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_ipending_reg_irq16_nxt~0 .extended_lut = "off";
defparam \u0|cpu|cpu|W_ipending_reg_irq16_nxt~0 .lut_mask = 64'h1050105010501050;
defparam \u0|cpu|cpu|W_ipending_reg_irq16_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N25
dffeas \u0|cpu|cpu|W_ipending_reg_irq16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|W_ipending_reg_irq16_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_ipending_reg_irq16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_ipending_reg_irq16 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_ipending_reg_irq16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N15
cyclonev_lcell_comb \u0|cpu|cpu|norm_intr_req~0 (
	.dataa(!\u0|cpu|cpu|W_ipending_reg_irq16~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|W_ipending_reg_irq1~q ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|W_status_reg_pie~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|norm_intr_req~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|norm_intr_req~0 .extended_lut = "off";
defparam \u0|cpu|cpu|norm_intr_req~0 .lut_mask = 64'h0000000055FF55FF;
defparam \u0|cpu|cpu|norm_intr_req~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N16
dffeas \u0|cpu|cpu|M_norm_intr_req (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|norm_intr_req~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_norm_intr_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_norm_intr_req .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_norm_intr_req .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N12
cyclonev_lcell_comb \u0|cpu|cpu|M_valid~0 (
	.dataa(!\u0|cpu|cpu|M_norm_intr_req~q ),
	.datab(!\u0|cpu|cpu|M_exc_any~0_combout ),
	.datac(!\u0|cpu|cpu|hbreak_req~1_combout ),
	.datad(!\u0|cpu|cpu|hbreak_req~0_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_exc_allowed~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_valid~0 .extended_lut = "off";
defparam \u0|cpu|cpu|M_valid~0 .lut_mask = 64'h0000000020222022;
defparam \u0|cpu|cpu|M_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N27
cyclonev_lcell_comb \u0|cpu|cpu|E_ctrl_ld_st~0 (
	.dataa(!\u0|cpu|cpu|E_iw [1]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_iw [2]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|E_iw [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_ctrl_ld_st~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_ld_st~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_ctrl_ld_st~0 .lut_mask = 64'h5F5F0F0F5F5F0F0F;
defparam \u0|cpu|cpu|E_ctrl_ld_st~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N28
dffeas \u0|cpu|cpu|M_ctrl_ld_st (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_ctrl_ld_st~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\u0|cpu|cpu|E_iw [0]),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_ctrl_ld_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_ctrl_ld_st .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_ctrl_ld_st .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N54
cyclonev_lcell_comb \u0|cpu|cpu|M_data_master_start_stall (
	.dataa(!\u0|cpu|cpu|M_valid~0_combout ),
	.datab(!\u0|cpu|cpu|A_mem_stall~q ),
	.datac(!\u0|cpu|cpu|M_ctrl_ld_st~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_sel_data_master~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_data_master_start_stall~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_data_master_start_stall .extended_lut = "off";
defparam \u0|cpu|cpu|M_data_master_start_stall .lut_mask = 64'h0000000004040404;
defparam \u0|cpu|cpu|M_data_master_start_stall .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N55
dffeas \u0|cpu|cpu|A_data_master_started_stall (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_data_master_start_stall~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_data_master_started_stall~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_data_master_started_stall .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_data_master_started_stall .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N51
cyclonev_lcell_comb \u0|cpu|cpu|av_ld_data_transfer~0 (
	.dataa(!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|d_read~q ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|av_ld_data_transfer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_data_transfer~0 .extended_lut = "off";
defparam \u0|cpu|cpu|av_ld_data_transfer~0 .lut_mask = 64'h0F0F05050F0F0F0F;
defparam \u0|cpu|cpu|av_ld_data_transfer~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N31
dffeas \u0|cpu|cpu|A_ctrl_st (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_ctrl_st~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_ctrl_st .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N52
dffeas \u0|cpu|cpu|av_ld_aligning_data (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|av_ld_data_transfer~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_aligning_data .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_aligning_data .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N30
cyclonev_lcell_comb \u0|cpu|cpu|A_mem_stall_nxt~0 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|A_data_master_started_stall~q ),
	.datac(!\u0|cpu|cpu|av_ld_data_transfer~0_combout ),
	.datad(!\u0|cpu|cpu|A_ctrl_ld32~q ),
	.datae(!\u0|cpu|cpu|A_ctrl_st~q ),
	.dataf(!\u0|cpu|cpu|av_ld_aligning_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_mem_stall_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_stall_nxt~0 .extended_lut = "off";
defparam \u0|cpu|cpu|A_mem_stall_nxt~0 .lut_mask = 64'h0003333333033333;
defparam \u0|cpu|cpu|A_mem_stall_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N42
cyclonev_lcell_comb \u0|cpu|cpu|A_mem_stall_nxt~1 (
	.dataa(!\u0|cpu|cpu|M_data_master_start_stall~combout ),
	.datab(!\u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ),
	.datac(!\u0|cpu|cpu|d_read_nxt~0_combout ),
	.datad(!\u0|cpu|cpu|A_mem_stall_nxt~0_combout ),
	.datae(!\u0|cpu|cpu|A_mem_stall~q ),
	.dataf(!\u0|cpu|cpu|A_ctrl_st~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_mem_stall_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_stall_nxt~1 .extended_lut = "off";
defparam \u0|cpu|cpu|A_mem_stall_nxt~1 .lut_mask = 64'h5555FF005555FF3F;
defparam \u0|cpu|cpu|A_mem_stall_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N44
dffeas \u0|cpu|cpu|A_mem_stall (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_mem_stall_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_mem_stall~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_mem_stall .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_mem_stall .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N5
dffeas \u0|cpu|cpu|A_pipe_flush (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_pipe_flush_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_pipe_flush~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_pipe_flush .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N52
dffeas \u0|cpu|cpu|M_valid_from_E~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|E_valid~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_valid_from_E~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_valid_from_E~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_valid_from_E~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N48
cyclonev_lcell_comb \u0|cpu|cpu|M_exc_allowed~0 (
	.dataa(!\u0|cpu|cpu|A_pipe_flush~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|cpu|cpu|M_valid_from_E~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_exc_allowed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_exc_allowed~0 .extended_lut = "off";
defparam \u0|cpu|cpu|M_exc_allowed~0 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \u0|cpu|cpu|M_exc_allowed~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N30
cyclonev_lcell_comb \u0|cpu|cpu|Equal149~6 (
	.dataa(!\u0|cpu|cpu|D_iw [13]),
	.datab(!\u0|cpu|cpu|D_iw [11]),
	.datac(!\u0|cpu|cpu|D_iw [14]),
	.datad(!\u0|cpu|cpu|D_iw [12]),
	.datae(!\u0|cpu|cpu|D_iw [15]),
	.dataf(!\u0|cpu|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal149~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal149~6 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal149~6 .lut_mask = 64'h0000000000004000;
defparam \u0|cpu|cpu|Equal149~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N24
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_flush_pipe_always~0 (
	.dataa(!\u0|cpu|cpu|D_iw [14]),
	.datab(!\u0|cpu|cpu|D_iw [16]),
	.datac(!\u0|cpu|cpu|D_iw [15]),
	.datad(!\u0|cpu|cpu|D_iw [13]),
	.datae(!\u0|cpu|cpu|D_iw [11]),
	.dataf(!\u0|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_flush_pipe_always~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_flush_pipe_always~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_flush_pipe_always~0 .lut_mask = 64'h00F8D0330011008C;
defparam \u0|cpu|cpu|D_ctrl_flush_pipe_always~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N51
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_illegal~5 (
	.dataa(!\u0|cpu|cpu|D_iw [15]),
	.datab(!\u0|cpu|cpu|D_iw [11]),
	.datac(!\u0|cpu|cpu|D_iw [16]),
	.datad(!\u0|cpu|cpu|D_iw [14]),
	.datae(!\u0|cpu|cpu|D_iw [13]),
	.dataf(!\u0|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_illegal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_illegal~5 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_illegal~5 .lut_mask = 64'h8204000400000020;
defparam \u0|cpu|cpu|D_ctrl_illegal~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N6
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_illegal~4 (
	.dataa(!\u0|cpu|cpu|D_iw [14]),
	.datab(!\u0|cpu|cpu|D_iw [11]),
	.datac(!\u0|cpu|cpu|D_iw [15]),
	.datad(!\u0|cpu|cpu|D_iw [16]),
	.datae(!\u0|cpu|cpu|D_iw [13]),
	.dataf(!\u0|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_illegal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_illegal~4 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_illegal~4 .lut_mask = 64'h0300020000000013;
defparam \u0|cpu|cpu|D_ctrl_illegal~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N36
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_shift_rot~2 (
	.dataa(!\u0|cpu|cpu|D_iw [13]),
	.datab(!\u0|cpu|cpu|D_iw [11]),
	.datac(!\u0|cpu|cpu|D_iw [14]),
	.datad(!\u0|cpu|cpu|D_iw [16]),
	.datae(!\u0|cpu|cpu|D_iw [15]),
	.dataf(!\u0|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_shift_rot~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_shift_rot~2 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_shift_rot~2 .lut_mask = 64'h00000000080A0000;
defparam \u0|cpu|cpu|D_ctrl_shift_rot~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N18
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_late_result~3 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|D_iw [16]),
	.datac(!\u0|cpu|cpu|D_iw [14]),
	.datad(!\u0|cpu|cpu|D_iw [13]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_late_result~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_late_result~3 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_late_result~3 .lut_mask = 64'h0000000030003000;
defparam \u0|cpu|cpu|D_ctrl_late_result~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N21
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_illegal~2 (
	.dataa(!\u0|cpu|cpu|D_ctrl_illegal~5_combout ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_ctrl_illegal~4_combout ),
	.datad(!\u0|cpu|cpu|D_ctrl_shift_rot~2_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ctrl_late_result~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_illegal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_illegal~2 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_illegal~2 .lut_mask = 64'hA000A00000000000;
defparam \u0|cpu|cpu|D_ctrl_illegal~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N0
cyclonev_lcell_comb \u0|cpu|cpu|D_ctrl_flush_pipe_always~1 (
	.dataa(!\u0|cpu|cpu|Equal95~0_combout ),
	.datab(!\u0|cpu|cpu|Equal149~6_combout ),
	.datac(!\u0|cpu|cpu|D_ctrl_flush_pipe_always~0_combout ),
	.datad(!\u0|cpu|cpu|D_ctrl_illegal~2_combout ),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ctrl_flush_pipe_always~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_flush_pipe_always~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_flush_pipe_always~1 .extended_lut = "off";
defparam \u0|cpu|cpu|D_ctrl_flush_pipe_always~1 .lut_mask = 64'h55155515FFFFFFFF;
defparam \u0|cpu|cpu|D_ctrl_flush_pipe_always~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N1
dffeas \u0|cpu|cpu|E_ctrl_flush_pipe_always (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_flush_pipe_always~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_ctrl_flush_pipe_always~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_ctrl_flush_pipe_always .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_ctrl_flush_pipe_always .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N11
dffeas \u0|cpu|cpu|M_ctrl_flush_pipe_always (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_ctrl_flush_pipe_always~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_ctrl_flush_pipe_always~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_ctrl_flush_pipe_always .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_ctrl_flush_pipe_always .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N3
cyclonev_lcell_comb \u0|cpu|cpu|A_pipe_flush_nxt~0 (
	.dataa(!\u0|cpu|cpu|M_exc_allowed~0_combout ),
	.datab(!\u0|cpu|cpu|hbreak_req~2_combout ),
	.datac(!\u0|cpu|cpu|M_ctrl_flush_pipe_always~q ),
	.datad(!\u0|cpu|cpu|M_norm_intr_req~q ),
	.datae(!\u0|cpu|cpu|M_exc_any~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_pipe_flush_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_nxt~0 .extended_lut = "off";
defparam \u0|cpu|cpu|A_pipe_flush_nxt~0 .lut_mask = 64'h5555155555551555;
defparam \u0|cpu|cpu|A_pipe_flush_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N48
cyclonev_lcell_comb \u0|cpu|cpu|M_pipe_flush_nxt (
	.dataa(!\u0|cpu|cpu|E_br_result~0_combout ),
	.datab(!\u0|cpu|cpu|A_pipe_flush_nxt~0_combout ),
	.datac(!\u0|cpu|cpu|Add9~61_sumout ),
	.datad(!\u0|cpu|cpu|E_br_result~1_combout ),
	.datae(!\u0|cpu|cpu|E_br_mispredict~0_combout ),
	.dataf(!\u0|cpu|cpu|E_bht_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_pipe_flush_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_pipe_flush_nxt .extended_lut = "off";
defparam \u0|cpu|cpu|M_pipe_flush_nxt .lut_mask = 64'hCCCC404CCCCC8C80;
defparam \u0|cpu|cpu|M_pipe_flush_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N49
dffeas \u0|cpu|cpu|M_pipe_flush (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_pipe_flush_nxt~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pipe_flush~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pipe_flush .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pipe_flush .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N9
cyclonev_lcell_comb \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4 (
	.dataa(!\u0|cpu|cpu|M_pipe_flush~q ),
	.datab(!\u0|cpu|cpu|A_pipe_flush~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4 .extended_lut = "off";
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4 .lut_mask = 64'h4444444444444444;
defparam \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \u0|cpu|cpu|M_target_pcb[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_src1 [15]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_target_pcb [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_target_pcb[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_target_pcb[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N48
cyclonev_lcell_comb \u0|cpu|cpu|A_pipe_flush_waddr_nxt~14 (
	.dataa(!\u0|cpu|cpu|M_exc_any~combout ),
	.datab(!\u0|cpu|cpu|M_ctrl_jmp_indirect~q ),
	.datac(!\u0|cpu|cpu|M_pc_plus_one [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|M_target_pcb [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~14 .extended_lut = "off";
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~14 .lut_mask = 64'h5D5D5D5D7F7F7F7F;
defparam \u0|cpu|cpu|A_pipe_flush_waddr_nxt~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N49
dffeas \u0|cpu|cpu|A_pipe_flush_waddr[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|A_pipe_flush_waddr_nxt~14_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|M_exc_break~0_combout ),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_pipe_flush_waddr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_pipe_flush_waddr[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_pipe_flush_waddr[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N18
cyclonev_lcell_comb \u0|cpu|cpu|F_pc_nxt[13]~10 (
	.dataa(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0_combout ),
	.datab(!\u0|cpu|cpu|Add1~17_sumout ),
	.datac(!\u0|cpu|cpu|Add3~57_sumout ),
	.datad(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1_combout ),
	.datae(!\u0|cpu|cpu|D_pc [13]),
	.dataf(!\u0|cpu|cpu|D_iw [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_pc_nxt[13]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_nxt[13]~10 .extended_lut = "off";
defparam \u0|cpu|cpu|F_pc_nxt[13]~10 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \u0|cpu|cpu|F_pc_nxt[13]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N57
cyclonev_lcell_comb \u0|cpu|cpu|M_pipe_flush_waddr[13]~0 (
	.dataa(!\u0|cpu|cpu|E_extra_pc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|M_pipe_flush_waddr[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|M_pipe_flush_waddr[13]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|M_pipe_flush_waddr[13]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \u0|cpu|cpu|M_pipe_flush_waddr[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N58
dffeas \u0|cpu|cpu|M_pipe_flush_waddr[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|M_pipe_flush_waddr[13]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_pipe_flush_waddr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_pipe_flush_waddr[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_pipe_flush_waddr[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N6
cyclonev_lcell_comb \u0|cpu|cpu|F_pc_nxt[13]~11 (
	.dataa(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4_combout ),
	.datab(!\u0|cpu|cpu|E_src1 [15]),
	.datac(!\u0|cpu|cpu|A_pipe_flush_waddr [13]),
	.datad(!\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3_combout ),
	.datae(!\u0|cpu|cpu|F_pc_nxt[13]~10_combout ),
	.dataf(!\u0|cpu|cpu|M_pipe_flush_waddr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|F_pc_nxt[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_nxt[13]~11 .extended_lut = "off";
defparam \u0|cpu|cpu|F_pc_nxt[13]~11 .lut_mask = 64'h0ABB5FBB0A115F11;
defparam \u0|cpu|cpu|F_pc_nxt[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N50
dffeas \u0|cpu|cpu|F_pc[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|F_pc_nxt[13]~11_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N39
cyclonev_lcell_comb \u0|cpu|cpu|D_pc[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|F_pc [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_pc[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc[13]~feeder .extended_lut = "off";
defparam \u0|cpu|cpu|D_pc[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|cpu|cpu|D_pc[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N40
dffeas \u0|cpu|cpu|D_pc[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_pc[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_pc[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_pc[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N20
dffeas \u0|cpu|cpu|ic_fill_tag[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_pc [13]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|D_ic_fill_starting~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|ic_fill_tag [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|ic_fill_tag[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|ic_fill_tag[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|router_001|Equal1~0 (
// Equation(s):
// \u0|mm_interconnect_0|router_001|Equal1~0_combout  = ( \u0|cpu|cpu|ic_fill_tag [5] & ( !\u0|cpu|cpu|ic_fill_tag [3] & ( (!\u0|cpu|cpu|ic_fill_tag [4] & (\u0|cpu|cpu|ic_fill_tag [0] & (!\u0|cpu|cpu|ic_fill_tag [2] & !\u0|cpu|cpu|ic_fill_tag [1]))) ) ) )

	.dataa(!\u0|cpu|cpu|ic_fill_tag [4]),
	.datab(!\u0|cpu|cpu|ic_fill_tag [0]),
	.datac(!\u0|cpu|cpu|ic_fill_tag [2]),
	.datad(!\u0|cpu|cpu|ic_fill_tag [1]),
	.datae(!\u0|cpu|cpu|ic_fill_tag [5]),
	.dataf(!\u0|cpu|cpu|ic_fill_tag [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router_001|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router_001|Equal1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router_001|Equal1~0 .lut_mask = 64'h0000200000000000;
defparam \u0|mm_interconnect_0|router_001|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux_001|src1_valid~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux_001|src1_valid~1_combout  = ( \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~DUPLICATE_q  & ( \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id [1] & ( 
// (!\u0|mm_interconnect_0|router_001|Equal1~0_combout  & \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ) ) ) ) # ( !\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id [1] & ( (!\u0|mm_interconnect_0|router_001|Equal1~0_combout  & \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ) ) ) ) # ( 
// !\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~DUPLICATE_q  & ( !\u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id [1] & ( (!\u0|mm_interconnect_0|router_001|Equal1~0_combout  & 
// \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux_001|src1_valid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux_001|src1_valid~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux_001|src1_valid~1 .lut_mask = 64'h0A0A00000A0A0A0A;
defparam \u0|mm_interconnect_0|cmd_demux_001|src1_valid~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout  = ( \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1] & ( \u0|mm_interconnect_0|cmd_demux_001|src1_valid~1_combout  ) ) # ( !\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1] & ( 
// (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~1_combout  & (!\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0] & !\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~1_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]),
	.datad(!\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 .lut_mask = 64'h5000500055555555;
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N53
dffeas \u0|mm_interconnect_0|cmd_mux_003|saved_grant[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|saved_grant[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_003|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N26
dffeas \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][74] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][74]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][74] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][74] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~1_combout  = (!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1])) # 
// (\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ((\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][74]~q )))

	.dataa(!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][74]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~1 .lut_mask = 64'h4477447744774477;
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N2
dffeas \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][74] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~1_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][74]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][74] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][74] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  = (\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][74]~q  & (\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][56]~q ))

	.dataa(!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][74]~q ),
	.datab(!\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][56]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0 .lut_mask = 64'h0011001100110011;
defparam \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|WideOr1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|WideOr1~combout  = ( \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( 
// \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  ) ) # ( \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|WideOr1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|WideOr1 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux_001|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N58
dffeas \u0|cpu|cpu|i_readdatavalid_d1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux_001|WideOr1~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_readdatavalid_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_readdatavalid_d1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_readdatavalid_d1 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N58
dffeas \u0|cpu|cpu|D_iw[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|cpu_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N51
cyclonev_lcell_comb \u0|cpu|cpu|D_logic_op_raw[0]~0 (
	.dataa(!\u0|cpu|cpu|D_iw [3]),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|Equal95~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_logic_op_raw[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_logic_op_raw[0]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|D_logic_op_raw[0]~0 .lut_mask = 64'h505050505F5F5F5F;
defparam \u0|cpu|cpu|D_logic_op_raw[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N48
cyclonev_lcell_comb \u0|cpu|cpu|D_logic_op[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|D_logic_op_raw[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|D_ctrl_alu_force_xor~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_logic_op[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_logic_op[0]~1 .extended_lut = "off";
defparam \u0|cpu|cpu|D_logic_op[0]~1 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \u0|cpu|cpu|D_logic_op[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y13_N49
dffeas \u0|cpu|cpu|E_logic_op[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_op[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_logic_op[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N51
cyclonev_lcell_comb \u0|cpu|cpu|E_logic_result[24]~0 (
	.dataa(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|cpu|cpu|E_src2[24]~_Duplicate_1_q ),
	.datad(!\u0|cpu|cpu|E_src1 [24]),
	.datae(gnd),
	.dataf(!\u0|cpu|cpu|E_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[24]~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_logic_result[24]~0 .lut_mask = 64'hA005A0050FFA0FFA;
defparam \u0|cpu|cpu|E_logic_result[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N36
cyclonev_lcell_comb \u0|cpu|cpu|Equal316~0 (
	.dataa(!\u0|cpu|cpu|E_src2[18]~_Duplicate_1_q ),
	.datab(!\u0|cpu|cpu|E_src2[17]~_Duplicate_1_q ),
	.datac(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datad(!\u0|cpu|cpu|E_src1 [18]),
	.datae(!\u0|cpu|cpu|E_logic_op [1]),
	.dataf(!\u0|cpu|cpu|E_src1 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal316~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal316~0 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal316~0 .lut_mask = 64'h1F3A88045CF80201;
defparam \u0|cpu|cpu|Equal316~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N54
cyclonev_lcell_comb \u0|cpu|cpu|Equal316~1 (
	.dataa(!\u0|cpu|cpu|E_src1 [20]),
	.datab(!\u0|cpu|cpu|E_logic_op[0]~DUPLICATE_q ),
	.datac(!\u0|cpu|cpu|E_src2[19]~_Duplicate_1_q ),
	.datad(!\u0|cpu|cpu|E_src2[20]~_Duplicate_1_q ),
	.datae(!\u0|cpu|cpu|E_logic_op [1]),
	.dataf(!\u0|cpu|cpu|E_src1 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal316~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal316~1 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal316~1 .lut_mask = 64'h372EA01074EC0201;
defparam \u0|cpu|cpu|Equal316~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N0
cyclonev_lcell_comb \u0|cpu|cpu|Equal316~2 (
	.dataa(!\u0|cpu|cpu|E_logic_result[24]~0_combout ),
	.datab(!\u0|cpu|cpu|Equal316~0_combout ),
	.datac(!\u0|cpu|cpu|E_logic_result[23]~1_combout ),
	.datad(!\u0|cpu|cpu|Equal316~1_combout ),
	.datae(!\u0|cpu|cpu|E_logic_result[21]~3_combout ),
	.dataf(!\u0|cpu|cpu|E_logic_result[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|Equal316~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal316~2 .extended_lut = "off";
defparam \u0|cpu|cpu|Equal316~2 .lut_mask = 64'h0020000000000000;
defparam \u0|cpu|cpu|Equal316~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N18
cyclonev_lcell_comb \u0|cpu|cpu|E_br_result~0 (
	.dataa(!\u0|cpu|cpu|Equal316~2_combout ),
	.datab(!\u0|cpu|cpu|Equal316~10_combout ),
	.datac(!\u0|cpu|cpu|Equal316~9_combout ),
	.datad(!\u0|cpu|cpu|Equal316~15_combout ),
	.datae(!\u0|cpu|cpu|E_compare_op [0]),
	.dataf(!\u0|cpu|cpu|E_compare_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|E_br_result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_br_result~0 .extended_lut = "off";
defparam \u0|cpu|cpu|E_br_result~0 .lut_mask = 64'h0001FFFF0000FFFE;
defparam \u0|cpu|cpu|E_br_result~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N24
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[0]~2 (
	.dataa(!\u0|cpu|cpu|E_br_result~0_combout ),
	.datab(!\u0|cpu|cpu|E_ctrl_cmp~q ),
	.datac(!\u0|cpu|cpu|D_src2_reg[0]~1_combout ),
	.datad(!\u0|cpu|cpu|E_br_result~1_combout ),
	.datae(!\u0|cpu|cpu|Add9~61_sumout ),
	.dataf(!\u0|cpu|cpu|E_alu_result[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[0]~2 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[0]~2 .lut_mask = 64'h010100030F0F0F0F;
defparam \u0|cpu|cpu|D_src2_reg[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N54
cyclonev_lcell_comb \u0|cpu|cpu|D_src2_reg[0]~10 (
	.dataa(gnd),
	.datab(!\u0|cpu|cpu|D_src2_reg[0]~2_combout ),
	.datac(!\u0|cpu|cpu|cpu_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datad(gnd),
	.datae(!\u0|cpu|cpu|D_src2_reg[0]~5_combout ),
	.dataf(!\u0|cpu|cpu|D_src2_reg[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|cpu|cpu|D_src2_reg[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_src2_reg[0]~10 .extended_lut = "off";
defparam \u0|cpu|cpu|D_src2_reg[0]~10 .lut_mask = 64'h33333F3FFFFFFFFF;
defparam \u0|cpu|cpu|D_src2_reg[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N55
dffeas \u0|cpu|cpu|E_src2_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|cpu|cpu|D_src2_reg[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2_reg[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N4
dffeas \u0|cpu|cpu|M_st_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|E_src2_reg [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|M_st_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|M_st_data[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|M_st_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N37
dffeas \u0|cpu|cpu|A_st_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|M_st_data [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|A_st_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|A_st_data[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|A_st_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N37
dffeas \u0|led_pio|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|A_st_data [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led_pio|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_pio|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_pio|data_out[0] .is_wysiwyg = "true";
defparam \u0|led_pio|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N28
dffeas \u0|led_pio|data_out[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|led_pio|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led_pio|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_pio|data_out[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_pio|data_out[5]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|led_pio|data_out[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N0
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y53_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
