// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="single_heap_sort_single_heap_sort,hls_ip_2022_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.999857,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=851,HLS_SYN_LUT=1387,HLS_VERSION=2022_2}" *)

module single_heap_sort (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_we0,
        input_r_d0,
        input_r_q0,
        input_r_address1,
        input_r_ce1,
        input_r_we1,
        input_r_d1,
        input_r_q1,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [22:0] input_r_address0;
output   input_r_ce0;
output   input_r_we0;
output  [31:0] input_r_d0;
input  [31:0] input_r_q0;
output  [22:0] input_r_address1;
output   input_r_ce1;
output   input_r_we1;
output  [31:0] input_r_d1;
input  [31:0] input_r_q1;
output  [22:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [31:0] output_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[22:0] input_r_address0;
reg input_r_ce0;
reg input_r_we0;
reg[31:0] input_r_d0;
reg[22:0] input_r_address1;
reg input_r_ce1;
reg input_r_we1;
reg[31:0] input_r_d1;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [21:0] trunc_ln70_fu_133_p1;
reg   [21:0] trunc_ln70_reg_199;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_fu_125_p3;
wire   [22:0] trunc_ln79_fu_157_p1;
reg   [22:0] trunc_ln79_reg_220;
wire    ap_CS_fsm_state4;
reg   [22:0] input_r_addr_1_reg_229;
wire   [0:0] tmp_1_fu_161_p3;
reg   [31:0] temp_reg_235;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln44_fu_174_p2;
reg   [0:0] icmp_ln44_reg_240;
wire    ap_CS_fsm_state6;
wire    grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_ap_start;
wire    grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_ap_done;
wire    grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_ap_idle;
wire    grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_ap_ready;
wire   [22:0] grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_input_r_address0;
wire    grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_input_r_ce0;
wire    grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_input_r_we0;
wire   [31:0] grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_input_r_d0;
wire   [22:0] grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_input_r_address1;
wire    grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_input_r_ce1;
wire    grp_single_heap_sort_Pipeline_output_data_fu_101_ap_start;
wire    grp_single_heap_sort_Pipeline_output_data_fu_101_ap_done;
wire    grp_single_heap_sort_Pipeline_output_data_fu_101_ap_idle;
wire    grp_single_heap_sort_Pipeline_output_data_fu_101_ap_ready;
wire   [22:0] grp_single_heap_sort_Pipeline_output_data_fu_101_input_r_address0;
wire    grp_single_heap_sort_Pipeline_output_data_fu_101_input_r_ce0;
wire   [22:0] grp_single_heap_sort_Pipeline_output_data_fu_101_output_r_address0;
wire    grp_single_heap_sort_Pipeline_output_data_fu_101_output_r_ce0;
wire    grp_single_heap_sort_Pipeline_output_data_fu_101_output_r_we0;
wire   [31:0] grp_single_heap_sort_Pipeline_output_data_fu_101_output_r_d0;
wire    grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_ap_start;
wire    grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_ap_done;
wire    grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_ap_idle;
wire    grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_ap_ready;
wire   [22:0] grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_input_r_address0;
wire    grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_input_r_ce0;
wire    grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_input_r_we0;
wire   [31:0] grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_input_r_d0;
wire   [22:0] grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_input_r_address1;
wire    grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_input_r_ce1;
wire    grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_input_r_we1;
wire   [31:0] grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_input_r_d1;
wire   [0:0] grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_ap_return;
reg    grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_single_heap_sort_Pipeline_output_data_fu_101_ap_start_reg;
wire    ap_CS_fsm_state9;
reg    grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_ap_start_reg;
reg   [8:0] ap_NS_fsm;
wire    ap_NS_fsm_state7;
wire    ap_CS_fsm_state8;
wire   [63:0] zext_ln79_fu_169_p1;
reg   [22:0] i_1_fu_60;
wire   [22:0] i_fu_138_p2;
reg   [23:0] j_1_fu_64;
wire   [23:0] add_ln79_fu_179_p2;
reg    ap_block_state8_on_subcall_done;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_ap_start_reg = 1'b0;
#0 grp_single_heap_sort_Pipeline_output_data_fu_101_ap_start_reg = 1'b0;
#0 grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_ap_start_reg = 1'b0;
end

single_heap_sort_single_heap_sort_Pipeline_VITIS_LOOP_44_1 grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_ap_start),
    .ap_done(grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_ap_done),
    .ap_idle(grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_ap_idle),
    .ap_ready(grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_ap_ready),
    .zext_ln75(trunc_ln70_reg_199),
    .input_r_address0(grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_input_r_address0),
    .input_r_ce0(grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_input_r_ce0),
    .input_r_we0(grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_input_r_we0),
    .input_r_d0(grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_input_r_d0),
    .input_r_q0(input_r_q0),
    .input_r_address1(grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_input_r_address1),
    .input_r_ce1(grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_input_r_ce1),
    .input_r_q1(input_r_q1)
);

single_heap_sort_single_heap_sort_Pipeline_output_data grp_single_heap_sort_Pipeline_output_data_fu_101(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_single_heap_sort_Pipeline_output_data_fu_101_ap_start),
    .ap_done(grp_single_heap_sort_Pipeline_output_data_fu_101_ap_done),
    .ap_idle(grp_single_heap_sort_Pipeline_output_data_fu_101_ap_idle),
    .ap_ready(grp_single_heap_sort_Pipeline_output_data_fu_101_ap_ready),
    .input_r_address0(grp_single_heap_sort_Pipeline_output_data_fu_101_input_r_address0),
    .input_r_ce0(grp_single_heap_sort_Pipeline_output_data_fu_101_input_r_ce0),
    .input_r_q0(input_r_q0),
    .output_r_address0(grp_single_heap_sort_Pipeline_output_data_fu_101_output_r_address0),
    .output_r_ce0(grp_single_heap_sort_Pipeline_output_data_fu_101_output_r_ce0),
    .output_r_we0(grp_single_heap_sort_Pipeline_output_data_fu_101_output_r_we0),
    .output_r_d0(grp_single_heap_sort_Pipeline_output_data_fu_101_output_r_d0)
);

single_heap_sort_single_heap_sort_Pipeline_VITIS_LOOP_44_11 grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_ap_start),
    .ap_done(grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_ap_done),
    .ap_idle(grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_ap_idle),
    .ap_ready(grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_ap_ready),
    .j_1(trunc_ln79_reg_220),
    .input_r_address0(grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_input_r_address0),
    .input_r_ce0(grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_input_r_ce0),
    .input_r_we0(grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_input_r_we0),
    .input_r_d0(grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_input_r_d0),
    .input_r_q0(input_r_q0),
    .input_r_address1(grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_input_r_address1),
    .input_r_ce1(grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_input_r_ce1),
    .input_r_we1(grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_input_r_we1),
    .input_r_d1(grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_input_r_d1),
    .input_r_q1(input_r_q1),
    .zext_ln79_1(trunc_ln79_reg_220),
    .ap_return(grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state6) & (1'b1 == ap_NS_fsm_state7))) begin
            grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_ap_start_reg <= 1'b1;
        end else if ((grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_ap_ready == 1'b1)) begin
            grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_ap_start_reg <= 1'b0;
    end else begin
        if (((tmp_fu_125_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_ap_start_reg <= 1'b1;
        end else if ((grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_ap_ready == 1'b1)) begin
            grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_single_heap_sort_Pipeline_output_data_fu_101_ap_start_reg <= 1'b0;
    end else begin
        if (((tmp_1_fu_161_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_single_heap_sort_Pipeline_output_data_fu_101_ap_start_reg <= 1'b1;
        end else if ((grp_single_heap_sort_Pipeline_output_data_fu_101_ap_ready == 1'b1)) begin
            grp_single_heap_sort_Pipeline_output_data_fu_101_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_1_fu_60 <= 23'd2499999;
    end else if (((tmp_fu_125_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_1_fu_60 <= i_fu_138_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_125_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        j_1_fu_64 <= 24'd4999999;
    end else if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_on_subcall_done))) begin
        j_1_fu_64 <= add_ln79_fu_179_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        icmp_ln44_reg_240 <= icmp_ln44_fu_174_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_fu_161_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        input_r_addr_1_reg_229 <= zext_ln79_fu_169_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        temp_reg_235 <= input_r_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_125_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        trunc_ln70_reg_199 <= trunc_ln70_fu_133_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        trunc_ln79_reg_220 <= trunc_ln79_fu_157_p1;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state8_on_subcall_done)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_single_heap_sort_Pipeline_output_data_fu_101_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (grp_single_heap_sort_Pipeline_output_data_fu_101_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (grp_single_heap_sort_Pipeline_output_data_fu_101_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_r_address0 = 64'd0;
    end else if (((tmp_1_fu_161_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        input_r_address0 = zext_ln79_fu_169_p1;
    end else if (((icmp_ln44_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_r_address0 = grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_input_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_r_address0 = grp_single_heap_sort_Pipeline_output_data_fu_101_input_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_r_address0 = grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_input_r_address0;
    end else begin
        input_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        input_r_address1 = input_r_addr_1_reg_229;
    end else if (((tmp_1_fu_161_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        input_r_address1 = 64'd0;
    end else if (((icmp_ln44_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_r_address1 = grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_input_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_r_address1 = grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_input_r_address1;
    end else begin
        input_r_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((tmp_1_fu_161_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        input_r_ce0 = 1'b1;
    end else if (((icmp_ln44_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_r_ce0 = grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_input_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_r_ce0 = grp_single_heap_sort_Pipeline_output_data_fu_101_input_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_r_ce0 = grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_input_r_ce0;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((tmp_1_fu_161_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        input_r_ce1 = 1'b1;
    end else if (((icmp_ln44_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_r_ce1 = grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_input_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_r_ce1 = grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_input_r_ce1;
    end else begin
        input_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_r_d0 = input_r_q0;
    end else if (((icmp_ln44_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_r_d0 = grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_input_r_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_r_d0 = grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_input_r_d0;
    end else begin
        input_r_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        input_r_d1 = temp_reg_235;
    end else if (((icmp_ln44_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_r_d1 = grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_input_r_d1;
    end else begin
        input_r_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_r_we0 = 1'b1;
    end else if (((icmp_ln44_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_r_we0 = grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_input_r_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_r_we0 = grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_input_r_we0;
    end else begin
        input_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        input_r_we1 = 1'b1;
    end else if (((icmp_ln44_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_r_we1 = grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_input_r_we1;
    end else begin
        input_r_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_fu_125_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((tmp_1_fu_161_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln44_fu_174_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_single_heap_sort_Pipeline_output_data_fu_101_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln79_fu_179_p2 = ($signed(j_1_fu_64) + $signed(24'd16777215));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state7 = ap_NS_fsm[32'd6];

always @ (*) begin
    ap_block_state8_on_subcall_done = ((icmp_ln44_reg_240 == 1'd1) & (grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_ap_done == 1'b0));
end

assign grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_ap_start = grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_ap_start_reg;

assign grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_ap_start = grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_ap_start_reg;

assign grp_single_heap_sort_Pipeline_output_data_fu_101_ap_start = grp_single_heap_sort_Pipeline_output_data_fu_101_ap_start_reg;

assign i_fu_138_p2 = ($signed(i_1_fu_60) + $signed(23'd8388607));

assign icmp_ln44_fu_174_p2 = (($signed(j_1_fu_64) > $signed(24'd0)) ? 1'b1 : 1'b0);

assign output_r_address0 = grp_single_heap_sort_Pipeline_output_data_fu_101_output_r_address0;

assign output_r_ce0 = grp_single_heap_sort_Pipeline_output_data_fu_101_output_r_ce0;

assign output_r_d0 = grp_single_heap_sort_Pipeline_output_data_fu_101_output_r_d0;

assign output_r_we0 = grp_single_heap_sort_Pipeline_output_data_fu_101_output_r_we0;

assign tmp_1_fu_161_p3 = j_1_fu_64[32'd23];

assign tmp_fu_125_p3 = i_1_fu_60[32'd22];

assign trunc_ln70_fu_133_p1 = i_1_fu_60[21:0];

assign trunc_ln79_fu_157_p1 = j_1_fu_64[22:0];

assign zext_ln79_fu_169_p1 = j_1_fu_64;

endmodule //single_heap_sort
