var group__sfe__registers =
[
    [ "Register Offsets", "group___s_f_e___register___offsets.html", "group___s_f_e___register___offsets" ],
    [ "SFE_CFG", "group___s_f_e___c_f_g.html", "group___s_f_e___c_f_g" ],
    [ "SFE_HFSA", "group___s_f_e___h_f_s_a.html", "group___s_f_e___h_f_s_a" ],
    [ "SFE_HRSA", "group___s_f_e___h_r_s_a.html", "group___s_f_e___h_r_s_a" ],
    [ "SFE_SFDP_SBA", "group___s_f_e___s_f_d_p___s_b_a.html", "group___s_f_e___s_f_d_p___s_b_a" ],
    [ "SFE_FLASH_SBA", "group___s_f_e___f_l_a_s_h___s_b_a.html", "group___s_f_e___f_l_a_s_h___s_b_a" ],
    [ "SFE_FLASH_STA", "group___s_f_e___f_l_a_s_h___s_t_a.html", "group___s_f_e___f_l_a_s_h___s_t_a" ],
    [ "SFE_RAM_SBA", "group___s_f_e___r_a_m___s_b_a.html", "group___s_f_e___r_a_m___s_b_a" ],
    [ "SFE_RAM_STA", "group___s_f_e___r_a_m___s_t_a.html", "group___s_f_e___r_a_m___s_t_a" ],
    [ "mxc_sfe_regs_t", "group__sfe__registers.html#structmxc__sfe__regs__t", [
      [ "cfg", "group__sfe__registers.html#a4453916c4f7486c75d155d8992ea4c08", null ],
      [ "flash_sba", "group__sfe__registers.html#a79dd05fb3864994581a642fc965fb847", null ],
      [ "flash_sta", "group__sfe__registers.html#a6eaae433d9e32ea6f297d8a77abd96f7", null ],
      [ "hfsa", "group__sfe__registers.html#a73d64edb2ff55548fb16af75737807b0", null ],
      [ "hrsa", "group__sfe__registers.html#ae2b8d592d30bc68f7ce8952ae70d1470", null ],
      [ "ram_sba", "group__sfe__registers.html#ab05c487dc4b90724a0102be78e0cd011", null ],
      [ "ram_sta", "group__sfe__registers.html#a9505737baf8cf672ba04070ae172190f", null ],
      [ "sfdp_sba", "group__sfe__registers.html#a384e113bc6eb3bbcce53e655d193d488", null ]
    ] ]
];