Digital VLSI SOC Design and Planning

Course Overview

Day 1
* Familiarization with OpenLane
* Physical Design (PnR) stages
* Design Prepeation stages
* Execution and Analysis of synthesis

Day 2
* Introduction to Floorplan
* LEF vs DEF
* Special Cells
* Execution and Analysis of Placement

Day 3
* Standard cell design using sky130 pdk
* SPICE simulation in ngspice
* Standard cell characterization

Day 4
* PnR with custom cell
* CTS and STA
* Timing ECO's

Day 5
* Routing
* Algorithm behind Trinston Route
* SPEF Analysis

Day 1 : Inception of OpenSource EDA, Openlane and Sky130 PDK

