begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 1994-1998 Mark Brinicombe.  * Copyright (c) 1994 Brini.  * All rights reserved.  *  * This code is derived from software written for Brini by Mark Brinicombe  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  * 3. All advertising materials mentioning features or use of this software  *    must display the following acknowledgement:  *      This product includes software developed by Brini.  * 4. The name of the company nor the name of the author may be used to  *    endorse or promote products derived from this software without specific  *    prior written permission.  *  * THIS SOFTWARE IS PROVIDED BY BRINI ``AS IS'' AND ANY EXPRESS OR IMPLIED  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  * IN NO EVENT SHALL BRINI OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,  * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  * RiscBSD kernel project  *  * machdep.c  *  * Machine dependant functions for kernel setup  *  * This file needs a lot of work.  *  * Created      : 17/09/94  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_define
define|#
directive|define
name|_ARM32_BUS_DMA_PRIVATE
end_define

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/sysproto.h>
end_include

begin_include
include|#
directive|include
file|<sys/signalvar.h>
end_include

begin_include
include|#
directive|include
file|<sys/imgact.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/ktr.h>
end_include

begin_include
include|#
directive|include
file|<sys/linker.h>
end_include

begin_include
include|#
directive|include
file|<sys/lock.h>
end_include

begin_include
include|#
directive|include
file|<sys/malloc.h>
end_include

begin_include
include|#
directive|include
file|<sys/mutex.h>
end_include

begin_include
include|#
directive|include
file|<sys/pcpu.h>
end_include

begin_include
include|#
directive|include
file|<sys/proc.h>
end_include

begin_include
include|#
directive|include
file|<sys/ptrace.h>
end_include

begin_include
include|#
directive|include
file|<sys/cons.h>
end_include

begin_include
include|#
directive|include
file|<sys/bio.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/buf.h>
end_include

begin_include
include|#
directive|include
file|<sys/exec.h>
end_include

begin_include
include|#
directive|include
file|<sys/kdb.h>
end_include

begin_include
include|#
directive|include
file|<sys/msgbuf.h>
end_include

begin_include
include|#
directive|include
file|<machine/reg.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpu.h>
end_include

begin_include
include|#
directive|include
file|<machine/board.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm.h>
end_include

begin_include
include|#
directive|include
file|<vm/pmap.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm_object.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm_page.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm_pager.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm_map.h>
end_include

begin_include
include|#
directive|include
file|<machine/pmap.h>
end_include

begin_include
include|#
directive|include
file|<machine/vmparam.h>
end_include

begin_include
include|#
directive|include
file|<machine/pcb.h>
end_include

begin_include
include|#
directive|include
file|<machine/undefined.h>
end_include

begin_include
include|#
directive|include
file|<machine/machdep.h>
end_include

begin_include
include|#
directive|include
file|<machine/metadata.h>
end_include

begin_include
include|#
directive|include
file|<machine/armreg.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/reboot.h>
end_include

begin_include
include|#
directive|include
file|<arm/at91/at91board.h>
end_include

begin_include
include|#
directive|include
file|<arm/at91/at91var.h>
end_include

begin_include
include|#
directive|include
file|<arm/at91/at91soc.h>
end_include

begin_include
include|#
directive|include
file|<arm/at91/at91_usartreg.h>
end_include

begin_include
include|#
directive|include
file|<arm/at91/at91rm92reg.h>
end_include

begin_include
include|#
directive|include
file|<arm/at91/at91sam9g20reg.h>
end_include

begin_include
include|#
directive|include
file|<arm/at91/at91sam9g45reg.h>
end_include

begin_ifndef
ifndef|#
directive|ifndef
name|MAXCPU
end_ifndef

begin_define
define|#
directive|define
name|MAXCPU
value|1
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* Page table for mapping proc0 zero page */
end_comment

begin_define
define|#
directive|define
name|KERNEL_PT_SYS
value|0
end_define

begin_define
define|#
directive|define
name|KERNEL_PT_KERN
value|1
end_define

begin_define
define|#
directive|define
name|KERNEL_PT_KERN_NUM
value|22
end_define

begin_comment
comment|/* L2 table for mapping after kernel */
end_comment

begin_define
define|#
directive|define
name|KERNEL_PT_AFKERNEL
value|KERNEL_PT_KERN + KERNEL_PT_KERN_NUM
end_define

begin_define
define|#
directive|define
name|KERNEL_PT_AFKERNEL_NUM
value|5
end_define

begin_comment
comment|/* this should be evenly divisable by PAGE_SIZE / L2_TABLE_SIZE_REAL (or 4) */
end_comment

begin_define
define|#
directive|define
name|NUM_KERNEL_PTS
value|(KERNEL_PT_AFKERNEL + KERNEL_PT_AFKERNEL_NUM)
end_define

begin_decl_stmt
specifier|extern
name|u_int
name|data_abort_handler_address
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|extern
name|u_int
name|prefetch_abort_handler_address
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|extern
name|u_int
name|undefined_handler_address
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|struct
name|pv_addr
name|kernel_pt_table
index|[
name|NUM_KERNEL_PTS
index|]
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Physical and virtual addresses for some global pages */
end_comment

begin_decl_stmt
name|vm_paddr_t
name|phys_avail
index|[
literal|10
index|]
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|vm_paddr_t
name|dump_avail
index|[
literal|4
index|]
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|struct
name|pv_addr
name|systempage
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|struct
name|pv_addr
name|msgbufpv
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|struct
name|pv_addr
name|irqstack
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|struct
name|pv_addr
name|undstack
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|struct
name|pv_addr
name|abtstack
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|struct
name|pv_addr
name|kernelstack
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Static device mappings. */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|pmap_devmap
name|at91_devmap
index|[]
init|=
block|{
comment|/* 	 * Map the on-board devices VA == PA so that we can access them 	 * with the MMU on or off. 	 */
block|{
comment|/* 		 * This at least maps the interrupt controller, the UART 		 * and the timer. Other devices should use newbus to 		 * map their memory anyway. 		 */
literal|0xdff00000
block|,
literal|0xfff00000
block|,
literal|0x00100000
block|,
name|VM_PROT_READ
operator||
name|VM_PROT_WRITE
block|,
name|PTE_NOCACHE
block|, 	}
block|,
comment|/* 	 * We can't just map the OHCI registers VA == PA, because 	 * AT91xx_xxx_BASE belongs to the userland address space. 	 * We could just choose a different virtual address, but a better 	 * solution would probably be to just use pmap_mapdev() to allocate 	 * KVA, as we don't need the OHCI controller before the vm 	 * initialization is done. However, the AT91 resource allocation 	 * system doesn't know how to use pmap_mapdev() yet. 	 * Care must be taken to ensure PA and VM address do not overlap 	 * between entries. 	 */
block|{
comment|/* 		 * Add the ohci controller, and anything else that might be 		 * on this chip select for a VA/PA mapping. 		 */
comment|/* Internal Memory 1MB  */
name|AT91RM92_OHCI_BASE
block|,
name|AT91RM92_OHCI_PA_BASE
block|,
literal|0x00100000
block|,
name|VM_PROT_READ
operator||
name|VM_PROT_WRITE
block|,
name|PTE_NOCACHE
block|, 	}
block|,
block|{
comment|/* CompactFlash controller. Portion of EBI CS4 1MB */
name|AT91RM92_CF_BASE
block|,
name|AT91RM92_CF_PA_BASE
block|,
literal|0x00100000
block|,
name|VM_PROT_READ
operator||
name|VM_PROT_WRITE
block|,
name|PTE_NOCACHE
block|, 	}
block|,
comment|/* 	 * The next two should be good for the 9260, 9261 and 9G20 since 	 * addresses mapping is the same. 	 */
block|{
comment|/* Internal Memory 1MB  */
name|AT91SAM9G20_OHCI_BASE
block|,
name|AT91SAM9G20_OHCI_PA_BASE
block|,
literal|0x00100000
block|,
name|VM_PROT_READ
operator||
name|VM_PROT_WRITE
block|,
name|PTE_NOCACHE
block|, 	}
block|,
block|{
comment|/* EBI CS3 256MB */
name|AT91SAM9G20_NAND_BASE
block|,
name|AT91SAM9G20_NAND_PA_BASE
block|,
name|AT91SAM9G20_NAND_SIZE
block|,
name|VM_PROT_READ
operator||
name|VM_PROT_WRITE
block|,
name|PTE_NOCACHE
block|, 	}
block|,
comment|/* 	 * The next should be good for the 9G45. 	 */
block|{
comment|/* Internal Memory 1MB  */
name|AT91SAM9G45_OHCI_BASE
block|,
name|AT91SAM9G45_OHCI_PA_BASE
block|,
literal|0x00100000
block|,
name|VM_PROT_READ
operator||
name|VM_PROT_WRITE
block|,
name|PTE_NOCACHE
block|, 	}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|, }
block|}
decl_stmt|;
end_decl_stmt

begin_ifdef
ifdef|#
directive|ifdef
name|LINUX_BOOT_ABI
end_ifdef

begin_decl_stmt
specifier|extern
name|int
name|membanks
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|extern
name|int
name|memstart
index|[]
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|extern
name|int
name|memsize
index|[]
decl_stmt|;
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_function
name|long
name|at91_ramsize
parameter_list|(
name|void
parameter_list|)
block|{
name|uint32_t
name|cr
decl_stmt|,
name|mdr
decl_stmt|,
name|mr
decl_stmt|,
modifier|*
name|SDRAMC
decl_stmt|;
name|int
name|banks
decl_stmt|,
name|rows
decl_stmt|,
name|cols
decl_stmt|,
name|bw
decl_stmt|;
ifdef|#
directive|ifdef
name|LINUX_BOOT_ABI
comment|/* 	 * If we found any ATAGs that were for memory, return the first bank. 	 */
if|if
condition|(
name|membanks
operator|>
literal|0
condition|)
return|return
operator|(
name|memsize
index|[
literal|0
index|]
operator|)
return|;
endif|#
directive|endif
if|if
condition|(
name|at91_is_rm92
argument_list|()
condition|)
block|{
name|SDRAMC
operator|=
operator|(
name|uint32_t
operator|*
operator|)
operator|(
name|AT91_BASE
operator|+
name|AT91RM92_SDRAMC_BASE
operator|)
expr_stmt|;
name|cr
operator|=
name|SDRAMC
index|[
name|AT91RM92_SDRAMC_CR
operator|/
literal|4
index|]
expr_stmt|;
name|mr
operator|=
name|SDRAMC
index|[
name|AT91RM92_SDRAMC_MR
operator|/
literal|4
index|]
expr_stmt|;
name|banks
operator|=
operator|(
name|cr
operator|&
name|AT91RM92_SDRAMC_CR_NB_4
operator|)
condition|?
literal|2
else|:
literal|1
expr_stmt|;
name|rows
operator|=
operator|(
operator|(
name|cr
operator|&
name|AT91RM92_SDRAMC_CR_NR_MASK
operator|)
operator|>>
literal|2
operator|)
operator|+
literal|11
expr_stmt|;
name|cols
operator|=
operator|(
name|cr
operator|&
name|AT91RM92_SDRAMC_CR_NC_MASK
operator|)
operator|+
literal|8
expr_stmt|;
name|bw
operator|=
operator|(
name|mr
operator|&
name|AT91RM92_SDRAMC_MR_DBW_16
operator|)
condition|?
literal|1
else|:
literal|2
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|at91_cpu_is
argument_list|(
name|AT91_T_SAM9G45
argument_list|)
condition|)
block|{
name|SDRAMC
operator|=
operator|(
name|uint32_t
operator|*
operator|)
operator|(
name|AT91_BASE
operator|+
name|AT91SAM9G45_DDRSDRC0_BASE
operator|)
expr_stmt|;
name|cr
operator|=
name|SDRAMC
index|[
name|AT91SAM9G45_DDRSDRC_CR
operator|/
literal|4
index|]
expr_stmt|;
name|mdr
operator|=
name|SDRAMC
index|[
name|AT91SAM9G45_DDRSDRC_MDR
operator|/
literal|4
index|]
expr_stmt|;
name|banks
operator|=
literal|0
expr_stmt|;
name|rows
operator|=
operator|(
operator|(
name|cr
operator|&
name|AT91SAM9G45_DDRSDRC_CR_NR_MASK
operator|)
operator|>>
literal|2
operator|)
operator|+
literal|11
expr_stmt|;
name|cols
operator|=
operator|(
name|cr
operator|&
name|AT91SAM9G45_DDRSDRC_CR_NC_MASK
operator|)
operator|+
literal|8
expr_stmt|;
name|bw
operator|=
operator|(
name|mdr
operator|&
name|AT91SAM9G45_DDRSDRC_MDR_DBW_16
operator|)
condition|?
literal|1
else|:
literal|2
expr_stmt|;
comment|/* Fix the calculation for DDR memory */
name|mdr
operator|&=
name|AT91SAM9G45_DDRSDRC_MDR_MASK
expr_stmt|;
if|if
condition|(
name|mdr
operator|&
name|AT91SAM9G45_DDRSDRC_MDR_LPDDR1
operator|||
name|mdr
operator|&
name|AT91SAM9G45_DDRSDRC_MDR_DDR2
condition|)
block|{
comment|/* The cols value is 1 higher for DDR */
name|cols
operator|+=
literal|1
expr_stmt|;
comment|/* DDR has 4 internal banks. */
name|banks
operator|=
literal|2
expr_stmt|;
block|}
block|}
else|else
block|{
comment|/* 		 * This should be good for the 9260, 9261, 9G20, 9G35 and 9X25 		 * as addresses and registers are the same. 		 */
name|SDRAMC
operator|=
operator|(
name|uint32_t
operator|*
operator|)
operator|(
name|AT91_BASE
operator|+
name|AT91SAM9G20_SDRAMC_BASE
operator|)
expr_stmt|;
name|cr
operator|=
name|SDRAMC
index|[
name|AT91SAM9G20_SDRAMC_CR
operator|/
literal|4
index|]
expr_stmt|;
name|mr
operator|=
name|SDRAMC
index|[
name|AT91SAM9G20_SDRAMC_MR
operator|/
literal|4
index|]
expr_stmt|;
name|banks
operator|=
operator|(
name|cr
operator|&
name|AT91SAM9G20_SDRAMC_CR_NB_4
operator|)
condition|?
literal|2
else|:
literal|1
expr_stmt|;
name|rows
operator|=
operator|(
operator|(
name|cr
operator|&
name|AT91SAM9G20_SDRAMC_CR_NR_MASK
operator|)
operator|>>
literal|2
operator|)
operator|+
literal|11
expr_stmt|;
name|cols
operator|=
operator|(
name|cr
operator|&
name|AT91SAM9G20_SDRAMC_CR_NC_MASK
operator|)
operator|+
literal|8
expr_stmt|;
name|bw
operator|=
operator|(
name|cr
operator|&
name|AT91SAM9G20_SDRAMC_CR_DBW_16
operator|)
condition|?
literal|1
else|:
literal|2
expr_stmt|;
block|}
return|return
operator|(
literal|1
operator|<<
operator|(
name|cols
operator|+
name|rows
operator|+
name|banks
operator|+
name|bw
operator|)
operator|)
return|;
block|}
end_function

begin_decl_stmt
specifier|static
specifier|const
name|char
modifier|*
name|soc_type_name
index|[]
init|=
block|{
index|[
name|AT91_T_CAP9
index|]
operator|=
literal|"at91cap9"
block|,
index|[
name|AT91_T_RM9200
index|]
operator|=
literal|"at91rm9200"
block|,
index|[
name|AT91_T_SAM9260
index|]
operator|=
literal|"at91sam9260"
block|,
index|[
name|AT91_T_SAM9261
index|]
operator|=
literal|"at91sam9261"
block|,
index|[
name|AT91_T_SAM9263
index|]
operator|=
literal|"at91sam9263"
block|,
index|[
name|AT91_T_SAM9G10
index|]
operator|=
literal|"at91sam9g10"
block|,
index|[
name|AT91_T_SAM9G20
index|]
operator|=
literal|"at91sam9g20"
block|,
index|[
name|AT91_T_SAM9G45
index|]
operator|=
literal|"at91sam9g45"
block|,
index|[
name|AT91_T_SAM9N12
index|]
operator|=
literal|"at91sam9n12"
block|,
index|[
name|AT91_T_SAM9RL
index|]
operator|=
literal|"at91sam9rl"
block|,
index|[
name|AT91_T_SAM9X5
index|]
operator|=
literal|"at91sam9x5"
block|,
index|[
name|AT91_T_NONE
index|]
operator|=
literal|"UNKNOWN"
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|char
modifier|*
name|soc_subtype_name
index|[]
init|=
block|{
index|[
name|AT91_ST_NONE
index|]
operator|=
literal|"UNKNOWN"
block|,
index|[
name|AT91_ST_RM9200_BGA
index|]
operator|=
literal|"at91rm9200_bga"
block|,
index|[
name|AT91_ST_RM9200_PQFP
index|]
operator|=
literal|"at91rm9200_pqfp"
block|,
index|[
name|AT91_ST_SAM9XE
index|]
operator|=
literal|"at91sam9xe"
block|,
index|[
name|AT91_ST_SAM9G45
index|]
operator|=
literal|"at91sam9g45"
block|,
index|[
name|AT91_ST_SAM9M10
index|]
operator|=
literal|"at91sam9m10"
block|,
index|[
name|AT91_ST_SAM9G46
index|]
operator|=
literal|"at91sam9g46"
block|,
index|[
name|AT91_ST_SAM9M11
index|]
operator|=
literal|"at91sam9m11"
block|,
index|[
name|AT91_ST_SAM9G15
index|]
operator|=
literal|"at91sam9g15"
block|,
index|[
name|AT91_ST_SAM9G25
index|]
operator|=
literal|"at91sam9g25"
block|,
index|[
name|AT91_ST_SAM9G35
index|]
operator|=
literal|"at91sam9g35"
block|,
index|[
name|AT91_ST_SAM9X25
index|]
operator|=
literal|"at91sam9x25"
block|,
index|[
name|AT91_ST_SAM9X35
index|]
operator|=
literal|"at91sam9x35"
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|struct
name|at91_soc_info
name|soc_info
decl_stmt|;
end_decl_stmt

begin_comment
comment|/*  * Read the SoC ID from the CIDR register and try to match it against the  * values we know.  If we find a good one, we return true.  If not, we  * return false.  When we find a good one, we also find the subtype  * and CPU family.  */
end_comment

begin_function
specifier|static
name|int
name|at91_try_id
parameter_list|(
name|uint32_t
name|dbgu_base
parameter_list|)
block|{
name|uint32_t
name|socid
decl_stmt|;
name|soc_info
operator|.
name|cidr
operator|=
operator|*
operator|(
specifier|volatile
name|uint32_t
operator|*
operator|)
operator|(
name|AT91_BASE
operator|+
name|dbgu_base
operator|+
name|DBGU_C1R
operator|)
expr_stmt|;
name|socid
operator|=
name|soc_info
operator|.
name|cidr
operator|&
operator|~
name|AT91_CPU_VERSION_MASK
expr_stmt|;
name|soc_info
operator|.
name|type
operator|=
name|AT91_T_NONE
expr_stmt|;
name|soc_info
operator|.
name|subtype
operator|=
name|AT91_ST_NONE
expr_stmt|;
name|soc_info
operator|.
name|family
operator|=
operator|(
name|soc_info
operator|.
name|cidr
operator|&
name|AT91_CPU_FAMILY_MASK
operator|)
operator|>>
literal|20
expr_stmt|;
name|soc_info
operator|.
name|exid
operator|=
operator|*
operator|(
specifier|volatile
name|uint32_t
operator|*
operator|)
operator|(
name|AT91_BASE
operator|+
name|dbgu_base
operator|+
name|DBGU_C2R
operator|)
expr_stmt|;
switch|switch
condition|(
name|socid
condition|)
block|{
case|case
name|AT91_CPU_CAP9
case|:
name|soc_info
operator|.
name|type
operator|=
name|AT91_T_CAP9
expr_stmt|;
break|break;
case|case
name|AT91_CPU_RM9200
case|:
name|soc_info
operator|.
name|type
operator|=
name|AT91_T_RM9200
expr_stmt|;
break|break;
case|case
name|AT91_CPU_SAM9XE128
case|:
case|case
name|AT91_CPU_SAM9XE256
case|:
case|case
name|AT91_CPU_SAM9XE512
case|:
case|case
name|AT91_CPU_SAM9260
case|:
name|soc_info
operator|.
name|type
operator|=
name|AT91_T_SAM9260
expr_stmt|;
if|if
condition|(
name|soc_info
operator|.
name|family
operator|==
name|AT91_FAMILY_SAM9XE
condition|)
name|soc_info
operator|.
name|subtype
operator|=
name|AT91_ST_SAM9XE
expr_stmt|;
break|break;
case|case
name|AT91_CPU_SAM9261
case|:
name|soc_info
operator|.
name|type
operator|=
name|AT91_T_SAM9261
expr_stmt|;
break|break;
case|case
name|AT91_CPU_SAM9263
case|:
name|soc_info
operator|.
name|type
operator|=
name|AT91_T_SAM9263
expr_stmt|;
break|break;
case|case
name|AT91_CPU_SAM9G10
case|:
name|soc_info
operator|.
name|type
operator|=
name|AT91_T_SAM9G10
expr_stmt|;
break|break;
case|case
name|AT91_CPU_SAM9G20
case|:
name|soc_info
operator|.
name|type
operator|=
name|AT91_T_SAM9G20
expr_stmt|;
break|break;
case|case
name|AT91_CPU_SAM9G45
case|:
name|soc_info
operator|.
name|type
operator|=
name|AT91_T_SAM9G45
expr_stmt|;
break|break;
case|case
name|AT91_CPU_SAM9N12
case|:
name|soc_info
operator|.
name|type
operator|=
name|AT91_T_SAM9N12
expr_stmt|;
break|break;
case|case
name|AT91_CPU_SAM9RL64
case|:
name|soc_info
operator|.
name|type
operator|=
name|AT91_T_SAM9RL
expr_stmt|;
break|break;
case|case
name|AT91_CPU_SAM9X5
case|:
name|soc_info
operator|.
name|type
operator|=
name|AT91_T_SAM9X5
expr_stmt|;
break|break;
default|default:
return|return
operator|(
literal|0
operator|)
return|;
block|}
switch|switch
condition|(
name|soc_info
operator|.
name|type
condition|)
block|{
case|case
name|AT91_T_SAM9G45
case|:
switch|switch
condition|(
name|soc_info
operator|.
name|exid
condition|)
block|{
case|case
name|AT91_EXID_SAM9G45
case|:
name|soc_info
operator|.
name|subtype
operator|=
name|AT91_ST_SAM9G45
expr_stmt|;
break|break;
case|case
name|AT91_EXID_SAM9G46
case|:
name|soc_info
operator|.
name|subtype
operator|=
name|AT91_ST_SAM9G46
expr_stmt|;
break|break;
case|case
name|AT91_EXID_SAM9M10
case|:
name|soc_info
operator|.
name|subtype
operator|=
name|AT91_ST_SAM9M10
expr_stmt|;
break|break;
case|case
name|AT91_EXID_SAM9M11
case|:
name|soc_info
operator|.
name|subtype
operator|=
name|AT91_ST_SAM9M11
expr_stmt|;
break|break;
block|}
break|break;
case|case
name|AT91_T_SAM9X5
case|:
switch|switch
condition|(
name|soc_info
operator|.
name|exid
condition|)
block|{
case|case
name|AT91_EXID_SAM9G15
case|:
name|soc_info
operator|.
name|subtype
operator|=
name|AT91_ST_SAM9G15
expr_stmt|;
break|break;
case|case
name|AT91_EXID_SAM9G25
case|:
name|soc_info
operator|.
name|subtype
operator|=
name|AT91_ST_SAM9G25
expr_stmt|;
break|break;
case|case
name|AT91_EXID_SAM9G35
case|:
name|soc_info
operator|.
name|subtype
operator|=
name|AT91_ST_SAM9G35
expr_stmt|;
break|break;
case|case
name|AT91_EXID_SAM9X25
case|:
name|soc_info
operator|.
name|subtype
operator|=
name|AT91_ST_SAM9X25
expr_stmt|;
break|break;
case|case
name|AT91_EXID_SAM9X35
case|:
name|soc_info
operator|.
name|subtype
operator|=
name|AT91_ST_SAM9X35
expr_stmt|;
break|break;
block|}
break|break;
default|default:
break|break;
block|}
comment|/* 	 * Disable interrupts in the DBGU unit... 	 */
operator|*
operator|(
specifier|volatile
name|uint32_t
operator|*
operator|)
operator|(
name|AT91_BASE
operator|+
name|dbgu_base
operator|+
name|USART_IDR
operator|)
operator|=
literal|0xffffffff
expr_stmt|;
comment|/* 	 * Save the name for later... 	 */
name|snprintf
argument_list|(
name|soc_info
operator|.
name|name
argument_list|,
sizeof|sizeof
argument_list|(
name|soc_info
operator|.
name|name
argument_list|)
argument_list|,
literal|"%s%s%s"
argument_list|,
name|soc_type_name
index|[
name|soc_info
operator|.
name|type
index|]
argument_list|,
name|soc_info
operator|.
name|subtype
operator|==
name|AT91_ST_NONE
condition|?
literal|""
else|:
literal|" subtype "
argument_list|,
name|soc_info
operator|.
name|subtype
operator|==
name|AT91_ST_NONE
condition|?
literal|""
else|:
name|soc_subtype_name
index|[
name|soc_info
operator|.
name|subtype
index|]
argument_list|)
expr_stmt|;
comment|/*          * try to get the matching CPU support.          */
name|soc_info
operator|.
name|soc_data
operator|=
name|at91_match_soc
argument_list|(
name|soc_info
operator|.
name|type
argument_list|,
name|soc_info
operator|.
name|subtype
argument_list|)
expr_stmt|;
name|soc_info
operator|.
name|dbgu_base
operator|=
name|AT91_BASE
operator|+
name|dbgu_base
expr_stmt|;
return|return
operator|(
literal|1
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|at91_soc_id
parameter_list|(
name|void
parameter_list|)
block|{
if|if
condition|(
operator|!
name|at91_try_id
argument_list|(
name|AT91_DBGU0
argument_list|)
condition|)
name|at91_try_id
argument_list|(
name|AT91_DBGU1
argument_list|)
expr_stmt|;
block|}
end_function

begin_ifdef
ifdef|#
directive|ifdef
name|ARM_MANY_BOARD
end_ifdef

begin_comment
comment|/* likely belongs in arm/arm/machdep.c, but since board_init is still at91 only... */
end_comment

begin_expr_stmt
name|SET_DECLARE
argument_list|(
name|arm_board_set
argument_list|,
specifier|const
expr|struct
name|arm_board
argument_list|)
expr_stmt|;
end_expr_stmt

begin_comment
comment|/* Not yet fully functional, but enough to build ATMEL config */
end_comment

begin_function
specifier|static
name|long
name|board_init
parameter_list|(
name|void
parameter_list|)
block|{
return|return
operator|-
literal|1
return|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_function
name|void
modifier|*
name|initarm
parameter_list|(
name|struct
name|arm_boot_params
modifier|*
name|abp
parameter_list|)
block|{
name|struct
name|pv_addr
name|kernel_l1pt
decl_stmt|;
name|struct
name|pv_addr
name|dpcpu
decl_stmt|;
name|int
name|i
decl_stmt|;
name|u_int
name|l1pagetable
decl_stmt|;
name|vm_offset_t
name|freemempos
decl_stmt|;
name|vm_offset_t
name|afterkern
decl_stmt|;
name|uint32_t
name|memsize
decl_stmt|;
name|vm_offset_t
name|lastaddr
decl_stmt|;
name|lastaddr
operator|=
name|parse_boot_param
argument_list|(
name|abp
argument_list|)
expr_stmt|;
name|set_cpufuncs
argument_list|()
expr_stmt|;
name|pcpu0_init
argument_list|()
expr_stmt|;
comment|/* Do basic tuning, hz etc */
name|init_param1
argument_list|()
expr_stmt|;
name|freemempos
operator|=
operator|(
name|lastaddr
operator|+
name|PAGE_MASK
operator|)
operator|&
operator|~
name|PAGE_MASK
expr_stmt|;
comment|/* Define a macro to simplify memory allocation */
define|#
directive|define
name|valloc_pages
parameter_list|(
name|var
parameter_list|,
name|np
parameter_list|)
define|\
value|alloc_pages((var).pv_va, (np));					\ 	(var).pv_pa = (var).pv_va + (KERNPHYSADDR - KERNVIRTADDR);
define|#
directive|define
name|alloc_pages
parameter_list|(
name|var
parameter_list|,
name|np
parameter_list|)
define|\
value|(var) = freemempos;						\ 	freemempos += (np * PAGE_SIZE);					\ 	memset((char *)(var), 0, ((np) * PAGE_SIZE));
while|while
condition|(
operator|(
operator|(
name|freemempos
operator|-
name|L1_TABLE_SIZE
operator|)
operator|&
operator|(
name|L1_TABLE_SIZE
operator|-
literal|1
operator|)
operator|)
operator|!=
literal|0
condition|)
name|freemempos
operator|+=
name|PAGE_SIZE
expr_stmt|;
name|valloc_pages
argument_list|(
name|kernel_l1pt
argument_list|,
name|L1_TABLE_SIZE
operator|/
name|PAGE_SIZE
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|NUM_KERNEL_PTS
condition|;
operator|++
name|i
control|)
block|{
if|if
condition|(
operator|!
operator|(
name|i
operator|%
operator|(
name|PAGE_SIZE
operator|/
name|L2_TABLE_SIZE_REAL
operator|)
operator|)
condition|)
block|{
name|valloc_pages
argument_list|(
name|kernel_pt_table
index|[
name|i
index|]
argument_list|,
name|L2_TABLE_SIZE
operator|/
name|PAGE_SIZE
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|kernel_pt_table
index|[
name|i
index|]
operator|.
name|pv_va
operator|=
name|freemempos
operator|-
operator|(
name|i
operator|%
operator|(
name|PAGE_SIZE
operator|/
name|L2_TABLE_SIZE_REAL
operator|)
operator|)
operator|*
name|L2_TABLE_SIZE_REAL
expr_stmt|;
name|kernel_pt_table
index|[
name|i
index|]
operator|.
name|pv_pa
operator|=
name|kernel_pt_table
index|[
name|i
index|]
operator|.
name|pv_va
operator|-
name|KERNVIRTADDR
operator|+
name|KERNPHYSADDR
expr_stmt|;
block|}
block|}
comment|/* 	 * Allocate a page for the system page mapped to 0x00000000 	 * or 0xffff0000. This page will just contain the system vectors 	 * and can be shared by all processes. 	 */
name|valloc_pages
argument_list|(
name|systempage
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Allocate dynamic per-cpu area. */
name|valloc_pages
argument_list|(
name|dpcpu
argument_list|,
name|DPCPU_SIZE
operator|/
name|PAGE_SIZE
argument_list|)
expr_stmt|;
name|dpcpu_init
argument_list|(
operator|(
name|void
operator|*
operator|)
name|dpcpu
operator|.
name|pv_va
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Allocate stacks for all modes */
name|valloc_pages
argument_list|(
name|irqstack
argument_list|,
name|IRQ_STACK_SIZE
operator|*
name|MAXCPU
argument_list|)
expr_stmt|;
name|valloc_pages
argument_list|(
name|abtstack
argument_list|,
name|ABT_STACK_SIZE
operator|*
name|MAXCPU
argument_list|)
expr_stmt|;
name|valloc_pages
argument_list|(
name|undstack
argument_list|,
name|UND_STACK_SIZE
operator|*
name|MAXCPU
argument_list|)
expr_stmt|;
name|valloc_pages
argument_list|(
name|kernelstack
argument_list|,
name|KSTACK_PAGES
operator|*
name|MAXCPU
argument_list|)
expr_stmt|;
name|valloc_pages
argument_list|(
name|msgbufpv
argument_list|,
name|round_page
argument_list|(
name|msgbufsize
argument_list|)
operator|/
name|PAGE_SIZE
argument_list|)
expr_stmt|;
comment|/* 	 * Now we start construction of the L1 page table 	 * We start by mapping the L2 page tables into the L1. 	 * This means that we can replace L1 mappings later on if necessary 	 */
name|l1pagetable
operator|=
name|kernel_l1pt
operator|.
name|pv_va
expr_stmt|;
comment|/* Map the L2 pages tables in the L1 page table */
name|pmap_link_l2pt
argument_list|(
name|l1pagetable
argument_list|,
name|ARM_VECTORS_HIGH
argument_list|,
operator|&
name|kernel_pt_table
index|[
name|KERNEL_PT_SYS
index|]
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|KERNEL_PT_KERN_NUM
condition|;
name|i
operator|++
control|)
name|pmap_link_l2pt
argument_list|(
name|l1pagetable
argument_list|,
name|KERNBASE
operator|+
name|i
operator|*
name|L1_S_SIZE
argument_list|,
operator|&
name|kernel_pt_table
index|[
name|KERNEL_PT_KERN
operator|+
name|i
index|]
argument_list|)
expr_stmt|;
name|pmap_map_chunk
argument_list|(
name|l1pagetable
argument_list|,
name|KERNBASE
argument_list|,
name|PHYSADDR
argument_list|,
operator|(
operator|(
operator|(
name|uint32_t
operator|)
name|lastaddr
operator|-
name|KERNBASE
operator|)
operator|+
name|PAGE_SIZE
operator|)
operator|&
operator|~
operator|(
name|PAGE_SIZE
operator|-
literal|1
operator|)
argument_list|,
name|VM_PROT_READ
operator||
name|VM_PROT_WRITE
argument_list|,
name|PTE_CACHE
argument_list|)
expr_stmt|;
name|afterkern
operator|=
name|round_page
argument_list|(
operator|(
name|lastaddr
operator|+
name|L1_S_SIZE
operator|)
operator|&
operator|~
operator|(
name|L1_S_SIZE
operator|-
literal|1
operator|)
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|KERNEL_PT_AFKERNEL_NUM
condition|;
name|i
operator|++
control|)
block|{
name|pmap_link_l2pt
argument_list|(
name|l1pagetable
argument_list|,
name|afterkern
operator|+
name|i
operator|*
name|L1_S_SIZE
argument_list|,
operator|&
name|kernel_pt_table
index|[
name|KERNEL_PT_AFKERNEL
operator|+
name|i
index|]
argument_list|)
expr_stmt|;
block|}
comment|/* Map the vector page. */
name|pmap_map_entry
argument_list|(
name|l1pagetable
argument_list|,
name|ARM_VECTORS_HIGH
argument_list|,
name|systempage
operator|.
name|pv_pa
argument_list|,
name|VM_PROT_READ
operator||
name|VM_PROT_WRITE
argument_list|,
name|PTE_CACHE
argument_list|)
expr_stmt|;
comment|/* Map the DPCPU pages */
name|pmap_map_chunk
argument_list|(
name|l1pagetable
argument_list|,
name|dpcpu
operator|.
name|pv_va
argument_list|,
name|dpcpu
operator|.
name|pv_pa
argument_list|,
name|DPCPU_SIZE
argument_list|,
name|VM_PROT_READ
operator||
name|VM_PROT_WRITE
argument_list|,
name|PTE_CACHE
argument_list|)
expr_stmt|;
comment|/* Map the stack pages */
name|pmap_map_chunk
argument_list|(
name|l1pagetable
argument_list|,
name|irqstack
operator|.
name|pv_va
argument_list|,
name|irqstack
operator|.
name|pv_pa
argument_list|,
name|IRQ_STACK_SIZE
operator|*
name|PAGE_SIZE
argument_list|,
name|VM_PROT_READ
operator||
name|VM_PROT_WRITE
argument_list|,
name|PTE_CACHE
argument_list|)
expr_stmt|;
name|pmap_map_chunk
argument_list|(
name|l1pagetable
argument_list|,
name|abtstack
operator|.
name|pv_va
argument_list|,
name|abtstack
operator|.
name|pv_pa
argument_list|,
name|ABT_STACK_SIZE
operator|*
name|PAGE_SIZE
argument_list|,
name|VM_PROT_READ
operator||
name|VM_PROT_WRITE
argument_list|,
name|PTE_CACHE
argument_list|)
expr_stmt|;
name|pmap_map_chunk
argument_list|(
name|l1pagetable
argument_list|,
name|undstack
operator|.
name|pv_va
argument_list|,
name|undstack
operator|.
name|pv_pa
argument_list|,
name|UND_STACK_SIZE
operator|*
name|PAGE_SIZE
argument_list|,
name|VM_PROT_READ
operator||
name|VM_PROT_WRITE
argument_list|,
name|PTE_CACHE
argument_list|)
expr_stmt|;
name|pmap_map_chunk
argument_list|(
name|l1pagetable
argument_list|,
name|kernelstack
operator|.
name|pv_va
argument_list|,
name|kernelstack
operator|.
name|pv_pa
argument_list|,
name|KSTACK_PAGES
operator|*
name|PAGE_SIZE
argument_list|,
name|VM_PROT_READ
operator||
name|VM_PROT_WRITE
argument_list|,
name|PTE_CACHE
argument_list|)
expr_stmt|;
name|pmap_map_chunk
argument_list|(
name|l1pagetable
argument_list|,
name|kernel_l1pt
operator|.
name|pv_va
argument_list|,
name|kernel_l1pt
operator|.
name|pv_pa
argument_list|,
name|L1_TABLE_SIZE
argument_list|,
name|VM_PROT_READ
operator||
name|VM_PROT_WRITE
argument_list|,
name|PTE_PAGETABLE
argument_list|)
expr_stmt|;
name|pmap_map_chunk
argument_list|(
name|l1pagetable
argument_list|,
name|msgbufpv
operator|.
name|pv_va
argument_list|,
name|msgbufpv
operator|.
name|pv_pa
argument_list|,
name|msgbufsize
argument_list|,
name|VM_PROT_READ
operator||
name|VM_PROT_WRITE
argument_list|,
name|PTE_CACHE
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|NUM_KERNEL_PTS
condition|;
operator|++
name|i
control|)
block|{
name|pmap_map_chunk
argument_list|(
name|l1pagetable
argument_list|,
name|kernel_pt_table
index|[
name|i
index|]
operator|.
name|pv_va
argument_list|,
name|kernel_pt_table
index|[
name|i
index|]
operator|.
name|pv_pa
argument_list|,
name|L2_TABLE_SIZE
argument_list|,
name|VM_PROT_READ
operator||
name|VM_PROT_WRITE
argument_list|,
name|PTE_PAGETABLE
argument_list|)
expr_stmt|;
block|}
name|pmap_devmap_bootstrap
argument_list|(
name|l1pagetable
argument_list|,
name|at91_devmap
argument_list|)
expr_stmt|;
name|cpu_domains
argument_list|(
operator|(
name|DOMAIN_CLIENT
operator|<<
operator|(
name|PMAP_DOMAIN_KERNEL
operator|*
literal|2
operator|)
operator|)
operator||
name|DOMAIN_CLIENT
argument_list|)
expr_stmt|;
name|setttb
argument_list|(
name|kernel_l1pt
operator|.
name|pv_pa
argument_list|)
expr_stmt|;
name|cpu_tlb_flushID
argument_list|()
expr_stmt|;
name|cpu_domains
argument_list|(
name|DOMAIN_CLIENT
operator|<<
operator|(
name|PMAP_DOMAIN_KERNEL
operator|*
literal|2
operator|)
argument_list|)
expr_stmt|;
name|at91_soc_id
argument_list|()
expr_stmt|;
comment|/* Initialize all the clocks, so that the console can work */
name|at91_pmc_init_clock
argument_list|()
expr_stmt|;
name|cninit
argument_list|()
expr_stmt|;
if|if
condition|(
name|soc_info
operator|.
name|soc_data
operator|==
name|NULL
condition|)
name|printf
argument_list|(
literal|"Warning: No soc support for %s found.\n"
argument_list|,
name|soc_info
operator|.
name|name
argument_list|)
expr_stmt|;
name|memsize
operator|=
name|board_init
argument_list|()
expr_stmt|;
name|physmem
operator|=
name|memsize
operator|/
name|PAGE_SIZE
expr_stmt|;
comment|/* 	 * Pages were allocated during the secondary bootstrap for the 	 * stacks for different CPU modes. 	 * We must now set the r13 registers in the different CPU modes to 	 * point to these stacks. 	 * Since the ARM stacks use STMFD etc. we must set r13 to the top end 	 * of the stack memory. 	 */
name|cpu_control
argument_list|(
name|CPU_CONTROL_MMU_ENABLE
argument_list|,
name|CPU_CONTROL_MMU_ENABLE
argument_list|)
expr_stmt|;
name|set_stackptrs
argument_list|(
literal|0
argument_list|)
expr_stmt|;
comment|/* 	 * We must now clean the cache again.... 	 * Cleaning may be done by reading new data to displace any 	 * dirty data in the cache. This will have happened in setttb() 	 * but since we are boot strapping the addresses used for the read 	 * may have just been remapped and thus the cache could be out 	 * of sync. A re-clean after the switch will cure this. 	 * After booting there are no gross relocations of the kernel thus 	 * this problem will not occur after initarm(). 	 */
name|cpu_idcache_wbinv_all
argument_list|()
expr_stmt|;
comment|/* Set stack for exception handlers */
name|data_abort_handler_address
operator|=
operator|(
name|u_int
operator|)
name|data_abort_handler
expr_stmt|;
name|prefetch_abort_handler_address
operator|=
operator|(
name|u_int
operator|)
name|prefetch_abort_handler
expr_stmt|;
name|undefined_handler_address
operator|=
operator|(
name|u_int
operator|)
name|undefinedinstruction_bounce
expr_stmt|;
name|undefined_init
argument_list|()
expr_stmt|;
name|init_proc0
argument_list|(
name|kernelstack
operator|.
name|pv_va
argument_list|)
expr_stmt|;
name|arm_vector_init
argument_list|(
name|ARM_VECTORS_HIGH
argument_list|,
name|ARM_VEC_ALL
argument_list|)
expr_stmt|;
name|pmap_curmaxkvaddr
operator|=
name|afterkern
operator|+
name|L1_S_SIZE
operator|*
operator|(
name|KERNEL_PT_KERN_NUM
operator|-
literal|1
operator|)
expr_stmt|;
name|arm_dump_avail_init
argument_list|(
name|memsize
argument_list|,
sizeof|sizeof
argument_list|(
name|dump_avail
argument_list|)
operator|/
sizeof|sizeof
argument_list|(
name|dump_avail
index|[
literal|0
index|]
argument_list|)
argument_list|)
expr_stmt|;
name|vm_max_kernel_address
operator|=
name|KERNVIRTADDR
operator|+
literal|3
operator|*
name|memsize
expr_stmt|;
name|pmap_bootstrap
argument_list|(
name|freemempos
argument_list|,
operator|&
name|kernel_l1pt
argument_list|)
expr_stmt|;
name|msgbufp
operator|=
operator|(
name|void
operator|*
operator|)
name|msgbufpv
operator|.
name|pv_va
expr_stmt|;
name|msgbufinit
argument_list|(
name|msgbufp
argument_list|,
name|msgbufsize
argument_list|)
expr_stmt|;
name|mutex_init
argument_list|()
expr_stmt|;
name|i
operator|=
literal|0
expr_stmt|;
if|#
directive|if
name|PHYSADDR
operator|!=
name|KERNPHYSADDR
name|phys_avail
index|[
name|i
operator|++
index|]
operator|=
name|PHYSADDR
expr_stmt|;
name|phys_avail
index|[
name|i
operator|++
index|]
operator|=
name|KERNPHYSADDR
expr_stmt|;
endif|#
directive|endif
name|phys_avail
index|[
name|i
operator|++
index|]
operator|=
name|virtual_avail
operator|-
name|KERNVIRTADDR
operator|+
name|KERNPHYSADDR
expr_stmt|;
name|phys_avail
index|[
name|i
operator|++
index|]
operator|=
name|PHYSADDR
operator|+
name|memsize
expr_stmt|;
name|phys_avail
index|[
name|i
operator|++
index|]
operator|=
literal|0
expr_stmt|;
name|phys_avail
index|[
name|i
operator|++
index|]
operator|=
literal|0
expr_stmt|;
name|init_param2
argument_list|(
name|physmem
argument_list|)
expr_stmt|;
name|kdb_init
argument_list|()
expr_stmt|;
return|return
operator|(
operator|(
name|void
operator|*
operator|)
operator|(
name|kernelstack
operator|.
name|pv_va
operator|+
name|USPACE_SVC_STACK_TOP
operator|-
sizeof|sizeof
argument_list|(
expr|struct
name|pcb
argument_list|)
operator|)
operator|)
return|;
block|}
end_function

begin_comment
comment|/*  * These functions are handled elsewhere, so make them nops here.  */
end_comment

begin_function
name|void
name|cpu_startprofclock
parameter_list|(
name|void
parameter_list|)
block|{  }
end_function

begin_function
name|void
name|cpu_stopprofclock
parameter_list|(
name|void
parameter_list|)
block|{  }
end_function

begin_function
name|void
name|cpu_initclocks
parameter_list|(
name|void
parameter_list|)
block|{  }
end_function

begin_function
name|void
name|DELAY
parameter_list|(
name|int
name|n
parameter_list|)
block|{
if|if
condition|(
name|soc_info
operator|.
name|soc_data
condition|)
name|soc_info
operator|.
name|soc_data
operator|->
name|soc_delay
argument_list|(
name|n
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|cpu_reset
parameter_list|(
name|void
parameter_list|)
block|{
if|if
condition|(
name|soc_info
operator|.
name|soc_data
condition|)
name|soc_info
operator|.
name|soc_data
operator|->
name|soc_reset
argument_list|()
expr_stmt|;
while|while
condition|(
literal|1
condition|)
continue|continue;
block|}
end_function

end_unit

