GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/BRAMS/gowin_dpb_program/gowin_dpb_program.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/Buses/bus.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Buses/bus.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/Buses/bus.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Buses/bus.v":1)
WARN  (EX3792) : Literal value 'h8B00_00016 truncated to fit in 32 bits("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Buses/bus.v":81)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/ALUCPU.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/constants.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/ALUCPU.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/ALUCPU.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/ALUCPU.v":1)
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/ALUCPU.v":2)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/ALUCPU.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/ALUCPU.v":2)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/RegFile.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/constants.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/RegFile.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/RegFile.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/RegFile.v":1)
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/RegFile.v":2)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/RegFile.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/RegFile.v":2)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/SignExtendSelector.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/constants.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/SignExtendSelector.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/SignExtendSelector.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/SignExtendSelector.v":1)
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/SignExtendSelector.v":2)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/SignExtendSelector.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/SignExtendSelector.v":2)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/constants.vh'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_alu.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/constants.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_alu.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_alu.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_alu.v":1)
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_alu.v":2)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_alu.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_alu.v":2)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_branch.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/constants.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_branch.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_branch.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_branch.v":1)
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_branch.v":2)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_branch.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_branch.v":2)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_bypass_ex.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/constants.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_bypass_ex.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_bypass_ex.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_bypass_ex.v":1)
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_bypass_ex.v":2)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_bypass_ex.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_bypass_ex.v":2)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_main.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/constants.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_main.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_main.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_main.v":1)
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_main.v":2)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_main.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_main.v":2)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_stall_id.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/constants.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_stall_id.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_stall_id.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_stall_id.v":1)
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_stall_id.v":2)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_stall_id.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_stall_id.v":2)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/constants.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":1)
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":2)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":2)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/mem_read_selector.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/constants.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/mem_read_selector.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/mem_read_selector.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/mem_read_selector.v":1)
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/mem_read_selector.v":2)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/mem_read_selector.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/mem_read_selector.v":2)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/mem_write_selector.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/constants.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/mem_write_selector.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/mem_write_selector.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/mem_write_selector.v":1)
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/mem_write_selector.v":2)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/mem_write_selector.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/mem_write_selector.v":2)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/signExtend.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/constants.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/signExtend.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/signExtend.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/signExtend.v":1)
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/signExtend.v":2)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/signExtend.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/signExtend.v":2)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/buttonModule.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/cpuTimer.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/seven_segment.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uart.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uartController.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flash.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/memory.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/memory.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/memory.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/memory.v":1)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/programMemory.v'
Undeclared symbol 'dina', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/programMemory.v":57)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v'
Undeclared symbol 'clk_d', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":35)
Undeclared symbol 'calib0', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":71)
Undeclared symbol 'cmd0', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":72)
Undeclared symbol 'cmd_en0', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":73)
Undeclared symbol 'addr0', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":74)
Undeclared symbol 'wd0', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":75)
Undeclared symbol 'rd0', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":76)
Undeclared symbol 'rd_valid0', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":77)
Undeclared symbol 'mask0', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":78)
Undeclared symbol 'calib1', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":82)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/config.vh'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/gowin_rpll/gowin_rpll_ram.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/psram_memory_interface_hs_2ch/psram_memory_interface_hs_2ch.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenI2C/i2c.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenI2C/i2capi.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenI2C/screen.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenI2C/textEngine.v'
Undeclared symbol 'charOutput', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenI2C/textEngine.v":55)
WARN  (EX3638) : 'charOutput' is already implicitly declared on line 55("/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenI2C/textEngine.v":61)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenVGA/VGAMod.v'
Undeclared symbol 'douta', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenVGA/VGAMod.v":87)
Undeclared symbol 'dinb', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenVGA/VGAMod.v":104)
WARN  (EX3792) : Literal value 'b111111 truncated to fit in 5 bits("/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenVGA/VGAMod.v":243)
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenVGA/gowin_dpb/gowin_dpb.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenVGA/gowin_osc/gowin_osc.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenVGA/gowin_rpll/gowin_rpll.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenVGA/gowin_sp/gowin_sp.v'
Analyzing Verilog file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v'
Analyzing included file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/config.vh'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":1)
Back to file '/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":1)
Undeclared symbol 'mem_ready', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":85)
WARN  (EX3638) : 'mem_ready' is already implicitly declared on line 85("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":98)
Undeclared symbol 'btn_out', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":116)
Undeclared symbol 'flash_data_out', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":117)
Undeclared symbol 'counter27M', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":121)
Undeclared symbol 'counter1M', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":122)
Undeclared symbol 'ram_data_out', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":124)
Undeclared symbol 'ram_ren', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":129)
Undeclared symbol 'ram_wen', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":130)
Undeclared symbol 'flash_ren', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":135)
Undeclared symbol 'flash_wen', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":136)
Undeclared symbol 'btn_ren', assumed default net type 'wire'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":138)
WARN  (EX3638) : 'btn_ren' is already implicitly declared on line 138("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":157)
WARN  (EX3638) : 'btn_out' is already implicitly declared on line 116("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":158)
WARN  (EX3638) : 'flash_ren' is already implicitly declared on line 135("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":169)
WARN  (EX3638) : 'flash_wen' is already implicitly declared on line 136("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":170)
WARN  (EX3638) : 'flash_data_out' is already implicitly declared on line 117("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":171)
WARN  (EX3638) : 'ram_ren' is already implicitly declared on line 129("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":211)
WARN  (EX3638) : 'ram_wen' is already implicitly declared on line 130("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":212)
WARN  (EX3638) : 'ram_data_out' is already implicitly declared on line 124("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":213)
WARN  (EX3638) : 'counter1M' is already implicitly declared on line 122("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":314)
WARN  (EX3638) : 'counter27M' is already implicitly declared on line 121("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":321)
Compiling module 'top'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":3)
WARN  (EX3780) : Using initial value of 'clk_btn' since it is never assigned("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":56)
Compiling module 'cpu'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":9)
Compiling module 'signExtend'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/signExtend.v":4)
Compiling module 'RegFile'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/RegFile.v":7)
Compiling module 'SignExtendSelector'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/SignExtendSelector.v":4)
Compiling module 'control_main'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_main.v":5)
Compiling module 'control_stall_id'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_stall_id.v":6)
Compiling module 'ALUCPU'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/ALUCPU.v":4)
Compiling module 'control_alu'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_alu.v":5)
Compiling module 'control_bypass_ex'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_bypass_ex.v":5)
Compiling module 'mem_write_selector'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/mem_write_selector.v":4)
Compiling module 'control_branch'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/control_branch.v":4)
Compiling module 'mem_read_selector'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/mem_read_selector.v":4)
Compiling module 'bus'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Buses/bus.v":3)
Compiling module 'memory'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/memory.v":3)
Extracting RAM for identifier 'data_mem'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/memory.v":17)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/memory.v":78)
Compiling module 'buttonModule'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/buttonModule.v":1)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 32 for port 'address'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":166)
Compiling module 'flashController'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v":1)
Compiling module 'flashNavigator'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flash.v":2)
WARN  (EX3780) : Using initial value of 'command' since it is never assigned("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flash.v":20)
Extracting RAM for identifier 'stored_characters'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flash.v":49)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flash.v":93)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flash.v":116)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 24 for port 'dataToWrite'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v":129)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'address'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":182)
Compiling module 'programMemory'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/programMemory.v":1)
Compiling module 'Gowin_DPB_program'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/BRAMS/gowin_dpb_program/gowin_dpb_program.v":10)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/programMemory.v":56)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/programMemory.v":57)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/programMemory.v":65)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/programMemory.v":77)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/programMemory.v":78)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/programMemory.v":86)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/programMemory.v":98)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/programMemory.v":99)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/programMemory.v":107)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/programMemory.v":119)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/programMemory.v":120)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/programMemory.v":128)
WARN  (EX1998) : Net 'dina' does not have a driver("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/programMemory.v":57)
Compiling module 'ramData'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":1)
Compiling module 'Gowin_rPLL_ram'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/gowin_rpll/gowin_rpll_ram.v":9)
Compiling module 'PSRAM_Memory_Interface_HS_2CH_Top'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/psram_memory_interface_hs_2ch/psram_memory_interface_hs_2ch.v":5774)
Compiling module '**'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/psram_memory_interface_hs_2ch/psram_memory_interface_hs_2ch.v":301)
Compiling module '**'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/psram_memory_interface_hs_2ch/psram_memory_interface_hs_2ch.v":3047)
Compiling module '**'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/psram_memory_interface_hs_2ch/psram_memory_interface_hs_2ch.v":5773)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 21 for port 'addr0'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":74)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 32 for port 'wr_data0'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":75)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 32 for port 'rd_data0'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":76)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 4 for port 'data_mask0'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":78)
WARN  (EX1998) : Net 'cmd0' does not have a driver("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":72)
WARN  (EX1998) : Net 'cmd_en0' does not have a driver("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":73)
WARN  (EX1998) : Net 'addr0' does not have a driver("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":74)
WARN  (EX1998) : Net 'wd0' does not have a driver("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":75)
WARN  (EX1998) : Net 'mask0' does not have a driver("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":78)
Compiling module 'Gowin_rPLL'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenVGA/gowin_rpll/gowin_rpll.v":10)
Compiling module 'VGAMod'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenVGA/VGAMod.v":1)
WARN  (EX3780) : Using initial value of 'fontMem' since it is never assigned("/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenVGA/VGAMod.v":54)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenVGA/VGAMod.v":65)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenVGA/VGAMod.v":72)
Compiling module 'Gowin_DPB'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenVGA/gowin_dpb/gowin_dpb.v":10)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 9 for port 'douta'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenVGA/VGAMod.v":87)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 9 for port 'dina'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenVGA/VGAMod.v":94)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 9 for port 'doutb'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenVGA/VGAMod.v":97)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'adb'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenVGA/VGAMod.v":103)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 9 for port 'dinb'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenVGA/VGAMod.v":104)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 9 for port 'douta'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenVGA/VGAMod.v":109)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 9 for port 'dina'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenVGA/VGAMod.v":116)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 9 for port 'doutb'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenVGA/VGAMod.v":119)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'adb'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenVGA/VGAMod.v":125)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 9 for port 'dinb'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenVGA/VGAMod.v":126)
WARN  (EX1998) : Net 'dinb' does not have a driver("/home/iordana/Documents/GitHub/RiscY/RISCY/src/screenVGA/VGAMod.v":104)
Compiling module 'uartController'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uartController.v":1)
Compiling module 'uart'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uart.v":1)
Extracting RAM for identifier 'testMemory'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uart.v":86)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uart.v":42)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uart.v":45)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uart.v":53)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uart.v":60)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uart.v":129)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uart.v":138)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uart.v":142)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uart.v":150)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uart.v":155)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uart.v":162)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'data_out'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uartController.v":70)
Compiling module 'cpuTimer'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/cpuTimer.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/cpuTimer.v":17)
Compiling module 'cpuTimer(DIVISION=1)'("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/cpuTimer.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/cpuTimer.v":17)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":357)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":389)
WARN  (EX1998) : Net 'debug' does not have a driver("/home/iordana/Documents/GitHub/RiscY/RISCY/src/soc.v":99)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "instr[31]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[30]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[29]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[28]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[27]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[26]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[25]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[24]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[23]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[22]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[21]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[20]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[19]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[18]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[17]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[16]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[15]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[14]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[13]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[12]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[11]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[10]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[9]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[8]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[7]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[6]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[5]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[4]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[3]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[2]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[1]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "instr[0]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":11)
WARN  (EX0211) : The output port "cpu_stall" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/ramMemory.v":13)
[5%] Running netlist conversion ...
Running device independent optimization ...
WARN  (DI0002) : Asynchronous register "data_out[31]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[0]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[1]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[2]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[3]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[5]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[7]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[9]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[10]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[11]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[12]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[13]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[15]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[16]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[18]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[19]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[21]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[23]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[25]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[26]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[27]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[28]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[30]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/GPIO/uartController.v":62)
WARN  (DI0002) : Asynchronous register "flash_enable" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[0]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[1]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[2]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[3]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[5]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[7]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[9]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[10]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[11]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[12]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[13]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[15]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[16]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[18]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[19]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[21]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[23]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[25]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[26]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[27]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[28]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[30]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[31]" initial values do not match with the Gowin library, simulation mismatch possible("/home/iordana/Documents/GitHub/RiscY/RISCY/src/Memories/flashController.v":119)
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
WARN  (AG0100) : Find logical loop signal : "PC_OLD[31]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[31]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[31]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[30]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[30]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[30]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[29]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[29]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[29]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[28]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[28]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[28]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[27]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[27]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[27]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[26]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[26]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[26]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[25]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[25]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[25]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[24]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[24]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[24]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[23]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[23]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[23]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[22]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[22]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[22]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[21]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[21]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[21]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[20]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[20]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[20]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[19]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[19]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[19]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[18]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[18]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[18]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[17]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[17]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[17]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[16]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[16]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[16]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[15]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[15]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[15]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[14]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[14]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[14]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[13]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[13]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[13]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[12]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[12]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[12]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[11]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[11]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[11]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[10]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[10]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[10]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[9]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[9]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[9]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[8]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[8]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[8]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[7]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[7]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[7]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[6]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[6]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[6]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[5]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[5]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[5]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[4]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[4]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[4]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[3]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[3]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[3]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[2]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[2]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[2]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[1]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[1]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[1]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[0]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[0]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[0]"("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "control_alu" instantiated to "control_alu" is swept in optimizing("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":417)
WARN  (NL0002) : The module "control_branch" instantiated to "control_branch" is swept in optimizing("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":481)
WARN  (NL0002) : The module "control_main" instantiated to "control_main" is swept in optimizing("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":310)
WARN  (NL0002) : The module "mem_read_selector" instantiated to "mem_read_selector" is swept in optimizing("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":491)
WARN  (NL0002) : The module "signExtend" instantiated to "signExtendUnit" is swept in optimizing("/home/iordana/Documents/GitHub/RiscY/RISCY/src/CPU/cpu.v":195)
[95%] Generate netlist file "/home/iordana/Documents/GitHub/RiscY/RISCY/impl/gwsynthesis/RISCY.vg" completed
[100%] Generate report file "/home/iordana/Documents/GitHub/RiscY/RISCY/impl/gwsynthesis/RISCY_syn.rpt.html" completed
GowinSynthesis finish
