
Efinix FPGA Placement and Routing.
Version: 2023.2.307 
Compiled: Dec 15 2023.

Copyright (C) 2013 - 2023 Efinix, Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Titanium", Device "Ti60F225" ...

***** Beginning stage netlist pre-processing ... *****
Successfully Read in Verific binary Netlist dump file "D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/outflow/Ti60_Demo.vdb".
***** Beginning VDB Netlist Checker ... *****
VDB Netlist Checker took 0.124608 seconds.
	VDB Netlist Checker took 0.015625 seconds (approximately) in total CPU time.
VDB Netlist Checker virtual memory usage: begin = 47.348 MB, end = 47.388 MB, delta = 0.04 MB
	VDB Netlist Checker peak virtual memory usage = 64.192 MB
VDB Netlist Checker resident set memory usage: begin = 58.58 MB, end = 58.9 MB, delta = 0.32 MB
	VDB Netlist Checker peak resident set memory usage = 75.436 MB
***** Ending VDB Netlist Checker ... *****
Reading core interface constraints from 'D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/outflow/Ti60_Demo.interface.csv'.
No definition found for clock "clk_27m". Assuming internally generated.
Successfully processed interface constraints file "D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/outflow/Ti60_Demo.interface.csv".
Creating interface clock pin cmos_pclk.
Found 0 constant generator nets.
Pass 0: Swept away 0 nets with no fanout.
logical_block #0(clk_24m) has no fanout.
Removing input.
logical_block #1(clk_25m) has no fanout.
Removing input.
logical_block #138(i_dqs_n_hi[1]) has no fanout.
Removing input.
logical_block #139(i_dqs_n_hi[0]) has no fanout.
Removing input.
logical_block #140(i_dqs_n_lo[1]) has no fanout.
Removing input.
logical_block #141(i_dqs_n_lo[0]) has no fanout.
Removing input.
Pass 0: Swept away 6 blocks with no fanout.
Pass 1: Swept away 0 nets with no fanout.
Pass 1: Swept away 0 blocks with no fanout.
Swept away 0 nets and 6 blocks in total.
Removed 0 LUT buffers.
Sweeped away 6 nodes.
Successfully created VPR logical netlist from Verific binary DataBase file "D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/outflow/Ti60_Demo.vdb".
Netlist pre-processing took 0.383405 seconds.
	Netlist pre-processing took 0.078125 seconds (approximately) in total CPU time.
Netlist pre-processing virtual memory usage: begin = 25.052 MB, end = 66.16 MB, delta = 41.108 MB
	Netlist pre-processing peak virtual memory usage = 67.612 MB
Netlist pre-processing resident set memory usage: begin = 36.512 MB, end = 77.464 MB, delta = 40.952 MB
	Netlist pre-processing peak resident set memory usage = 78.816 MB
***** Ending stage netlist pre-processing *****

Load Global Network took 1.09886 seconds.
	Load Global Network took 0.234375 seconds (approximately) in total CPU time.
Load Global Network virtual memory usage: begin = 49.456 MB, end = 138.72 MB, delta = 89.264 MB
	Load Global Network peak virtual memory usage = 187.932 MB
Load Global Network resident set memory usage: begin = 59.376 MB, end = 131.332 MB, delta = 71.956 MB
	Load Global Network peak resident set memory usage = 181.2 MB
Reading D:/Efinity/arch/.\rr_pb_hier_mapping.xml
***** Beginning stage pre-packing ... *****
***** Ending stage pre-packing *****

***** Beginning stage packing ... *****
Generate proto netlist for file "D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_pnr\Ti60_Demo.net_proto" took 0.044 seconds
Creating IO constraints file 'D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_pnr\Ti60_Demo.io_place'
Packing took 0.10959 seconds.
	Packing took 0.046875 seconds (approximately) in total CPU time.
Packing virtual memory usage: begin = 182.728 MB, end = 187.6 MB, delta = 4.872 MB
	Packing peak virtual memory usage = 187.932 MB
Packing resident set memory usage: begin = 173.924 MB, end = 179.08 MB, delta = 5.156 MB
	Packing peak resident set memory usage = 181.2 MB
***** Ending stage packing *****

***** Beginning stage packed netlist loading ... *****
Read proto netlist file D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_pnr\Ti60_Demo.net_proto
Read proto netlist for file "D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_pnr\Ti60_Demo.net_proto" took 0.011 seconds
Setup net and block data structure took 0.223 seconds
Reading core interface constraints from 'D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/outflow/Ti60_Demo.interface.csv'.
No definition found for clock "clk_27m". Assuming internally generated.
Successfully processed interface constraints file "D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/outflow/Ti60_Demo.interface.csv".
Counting 1 clocks that are not assigned to clock resources as global clocks.
Packed netlist loading took 2.2061 seconds.
	Packed netlist loading took 1.07812 seconds (approximately) in total CPU time.
Packed netlist loading virtual memory usage: begin = 187.6 MB, end = 259.064 MB, delta = 71.464 MB
	Packed netlist loading peak virtual memory usage = 298.228 MB
Packed netlist loading resident set memory usage: begin = 179.088 MB, end = 248.308 MB, delta = 69.22 MB
	Packed netlist loading peak resident set memory usage = 287.352 MB
***** Ending stage packed netlist loading *****

***** Beginning stage pre-placement ... *****

***** Ending stage pre-placement *****

Read router lookahead for device Ti60F225 from file D:/Efinity/arch/./troute/timing/titanium/lookahead/C4.lookahead.zst.

Load Router Lookahead took 0.0980145 seconds.
	Load Router Lookahead took 0 seconds (approximately) in total CPU time.
Load Router Lookahead virtual memory usage: begin = 276.236 MB, end = 309.488 MB, delta = 33.252 MB
	Load Router Lookahead peak virtual memory usage = 337.228 MB
Load Router Lookahead resident set memory usage: begin = 265.172 MB, end = 297.92 MB, delta = 32.748 MB
	Load Router Lookahead peak resident set memory usage = 325.608 MB
WARNING(1): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:14] No valid object(s) found for 'dsi_refclk_i'
WARNING(2): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:14] No valid pin(s) found for clock
WARNING(3): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:14] Unable to run 'create_clock' constraint due to warnings found
WARNING(4): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:15] No valid object(s) found for 'dsi_byteclk_i'
WARNING(5): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:15] No valid pin(s) found for clock
WARNING(6): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:15] Unable to run 'create_clock' constraint due to warnings found
WARNING(7): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:16] No valid object(s) found for 'dsi_txcclk_i'
WARNING(8): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:16] No valid pin(s) found for clock
WARNING(9): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:16] Unable to run 'create_clock' constraint due to warnings found
WARNING(10): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:17] No valid object(s) found for 'dsi_serclk_i'
WARNING(11): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:17] No valid pin(s) found for clock
WARNING(12): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:17] Unable to run 'create_clock' constraint due to warnings found
WARNING(13): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:26] No valid object(s) found for 'clk_lvds_1x'
WARNING(14): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:26] No valid pin(s) found for clock
WARNING(15): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:26] Unable to run 'create_clock' constraint due to warnings found
WARNING(16): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:27] No valid object(s) found for 'clk_lvds_7x'
WARNING(17): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:27] No valid pin(s) found for clock
WARNING(18): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:27] Unable to run 'create_clock' constraint due to warnings found
WARNING(19): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:29] No valid object(s) found for 'clk_54m'
WARNING(20): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:29] No valid pin(s) found for clock
WARNING(21): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:29] Unable to run 'create_clock' constraint due to warnings found
WARNING(22): No ports matched 'csi_rxc_i'
WARNING(23): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:33] No valid object(s) found for ''
WARNING(24): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:33] No valid pin(s) found for clock
WARNING(25): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:33] Unable to run 'create_clock' constraint due to warnings found
WARNING(26): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:35] set_clock_groups: Defaulting to -exclusive since none of the required option was specified
WARNING(27): No clocks matched 'csi_rxc_i'
WARNING(28): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:48] No valid object(s) found for ''
WARNING(29): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:48] set_false_path: Object(s) specified for -to option contains no vaild endpoints
WARNING(30): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:48] Unable to run 'set_false_path' constraint due to warnings found
WARNING(31): No clocks matched 'csi_rxc_i'
WARNING(32): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:49] No valid object(s) found for ''
WARNING(33): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:49] set_false_path: Object(s) specified for -from option contains no vaild startpoints
WARNING(34): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:49] Unable to run 'set_false_path' constraint due to warnings found
WARNING(35): No clocks matched 'dsi_byteclk_i'
WARNING(36): No clocks matched 'clk_lvds_1x'
WARNING(37): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:59] No valid object(s) found for ''
WARNING(38): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:59] set_false_path: Object(s) specified for -from option contains no vaild startpoints
WARNING(39): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:59] Unable to run 'set_false_path' constraint due to warnings found
WARNING(40): No clocks matched 'clk_lvds_1x'
WARNING(41): No clocks matched 'dsi_byteclk_i'
WARNING(42): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:60] No valid object(s) found for ''
WARNING(43): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:60] set_false_path: Object(s) specified for -from option contains no vaild startpoints
WARNING(44): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:60] Unable to run 'set_false_path' constraint due to warnings found
WARNING(45): No clocks matched 'dsi_byteclk_i'
WARNING(46): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:63] No valid object(s) found for ''
WARNING(47): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:63] set_false_path: Object(s) specified for -from option contains no vaild startpoints
WARNING(48): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:63] Unable to run 'set_false_path' constraint due to warnings found
WARNING(49): No clocks matched 'dsi_byteclk_i'
WARNING(50): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:64] No valid object(s) found for ''
WARNING(51): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:64] set_false_path: Object(s) specified for -to option contains no vaild endpoints
WARNING(52): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:64] Unable to run 'set_false_path' constraint due to warnings found
WARNING(53): No clocks matched 'dsi_byteclk_i'
WARNING(54): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:66] No valid object(s) found for ''
WARNING(55): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:66] set_false_path: Object(s) specified for -from option contains no vaild startpoints
WARNING(56): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:66] Unable to run 'set_false_path' constraint due to warnings found
WARNING(57): No clocks matched 'dsi_byteclk_i'
WARNING(58): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:67] No valid object(s) found for ''
WARNING(59): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:67] set_false_path: Object(s) specified for -to option contains no vaild endpoints
WARNING(60): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:67] Unable to run 'set_false_path' constraint due to warnings found
WARNING(61): No ports matched 'cmos_data[0]'
WARNING(62): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:78] No valid object(s) found for ''
WARNING(63): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:78] set_input_delay: No valid input port(s) found
WARNING(64): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:78] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(65): No ports matched 'cmos_data[0]'
WARNING(66): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:79] No valid object(s) found for ''
WARNING(67): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:79] set_input_delay: No valid input port(s) found
WARNING(68): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:79] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(69): No ports matched 'cmos_data[1]'
WARNING(70): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:80] No valid object(s) found for ''
WARNING(71): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:80] set_input_delay: No valid input port(s) found
WARNING(72): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:80] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(73): No ports matched 'cmos_data[1]'
WARNING(74): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:81] No valid object(s) found for ''
WARNING(75): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:81] set_input_delay: No valid input port(s) found
WARNING(76): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:81] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(77): No ports matched 'cmos_data[2]'
WARNING(78): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:82] No valid object(s) found for ''
WARNING(79): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:82] set_input_delay: No valid input port(s) found
WARNING(80): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:82] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(81): No ports matched 'cmos_data[2]'
WARNING(82): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:83] No valid object(s) found for ''
WARNING(83): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:83] set_input_delay: No valid input port(s) found
WARNING(84): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:83] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(85): No ports matched 'cmos_data[3]'
WARNING(86): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:84] No valid object(s) found for ''
WARNING(87): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:84] set_input_delay: No valid input port(s) found
WARNING(88): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:84] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(89): No ports matched 'cmos_data[3]'
WARNING(90): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:85] No valid object(s) found for ''
WARNING(91): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:85] set_input_delay: No valid input port(s) found
WARNING(92): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:85] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(93): No ports matched 'cmos_data[4]'
WARNING(94): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:86] No valid object(s) found for ''
WARNING(95): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:86] set_input_delay: No valid input port(s) found
WARNING(96): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:86] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(97): No ports matched 'cmos_data[4]'
WARNING(98): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:87] No valid object(s) found for ''
WARNING(99): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:87] set_input_delay: No valid input port(s) found
WARNING(100): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:87] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(101): No ports matched 'cmos_data[5]'
WARNING(102): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:88] No valid object(s) found for ''
WARNING(103): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:88] set_input_delay: No valid input port(s) found
WARNING(104): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:88] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(105): No ports matched 'cmos_data[5]'
WARNING(106): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:89] No valid object(s) found for ''
WARNING(107): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:89] set_input_delay: No valid input port(s) found
WARNING(108): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:89] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(109): No ports matched 'cmos_data[6]'
WARNING(110): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:90] No valid object(s) found for ''
WARNING(111): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:90] set_input_delay: No valid input port(s) found
WARNING(112): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:90] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(113): No ports matched 'cmos_data[6]'
WARNING(114): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:91] No valid object(s) found for ''
WARNING(115): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:91] set_input_delay: No valid input port(s) found
WARNING(116): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:91] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(117): No ports matched 'cmos_data[7]'
WARNING(118): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:92] No valid object(s) found for ''
WARNING(119): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:92] set_input_delay: No valid input port(s) found
WARNING(120): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:92] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(121): No ports matched 'cmos_data[7]'
WARNING(122): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:93] No valid object(s) found for ''
WARNING(123): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:93] set_input_delay: No valid input port(s) found
WARNING(124): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:93] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(125): No ports matched 'cmos_href'
WARNING(126): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:94] No valid object(s) found for ''
WARNING(127): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:94] set_input_delay: No valid input port(s) found
WARNING(128): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:94] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(129): No ports matched 'cmos_href'
WARNING(130): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:95] No valid object(s) found for ''
WARNING(131): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:95] set_input_delay: No valid input port(s) found
WARNING(132): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:95] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(133): No ports matched 'cmos_vsync'
WARNING(134): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:96] No valid object(s) found for ''
WARNING(135): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:96] set_input_delay: No valid input port(s) found
WARNING(136): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:96] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(137): No ports matched 'cmos_vsync'
WARNING(138): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:97] No valid object(s) found for ''
WARNING(139): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:97] set_input_delay: No valid input port(s) found
WARNING(140): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:97] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(141): No ports matched 'i_dqs_n_lo[0]'
WARNING(142): No ports matched 'i_dqs_n_hi[0]'
WARNING(143): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:341] No valid object(s) found for ''
WARNING(144): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:341] set_input_delay: No valid input port(s) found
WARNING(145): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:341] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(146): No ports matched 'i_dqs_n_lo[0]'
WARNING(147): No ports matched 'i_dqs_n_hi[0]'
WARNING(148): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:342] No valid object(s) found for ''
WARNING(149): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:342] set_input_delay: No valid input port(s) found
WARNING(150): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:342] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(151): No ports matched 'i_dqs_n_lo[1]'
WARNING(152): No ports matched 'i_dqs_n_hi[1]'
WARNING(153): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:347] No valid object(s) found for ''
WARNING(154): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:347] set_input_delay: No valid input port(s) found
WARNING(155): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:347] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(156): No ports matched 'i_dqs_n_lo[1]'
WARNING(157): No ports matched 'i_dqs_n_hi[1]'
WARNING(158): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:348] No valid object(s) found for ''
WARNING(159): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:348] set_input_delay: No valid input port(s) found
WARNING(160): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:348] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(161): No ports matched 'clk_lvds_1x~CLKOUT~39~322'
WARNING(162): No ports matched 'lvds_txc_o[*]'
WARNING(163): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:534] No clocks matched 'clk_lvds_1x'
WARNING(164): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:534] set_output_delay: No valid clock found for -clock
WARNING(165): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:534] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(166): No ports matched 'clk_lvds_1x~CLKOUT~39~322'
WARNING(167): No ports matched 'lvds_txc_o[*]'
WARNING(168): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:535] No clocks matched 'clk_lvds_1x'
WARNING(169): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:535] set_output_delay: No valid clock found for -clock
WARNING(170): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:535] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(171): No ports matched 'clk_lvds_1x~CLKOUT~39~322'
WARNING(172): No ports matched 'lvds_txc_oe'
WARNING(173): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:536] No clocks matched 'clk_lvds_1x'
WARNING(174): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:536] set_output_delay: No valid clock found for -clock
WARNING(175): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:536] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(176): No ports matched 'clk_lvds_1x~CLKOUT~39~322'
WARNING(177): No ports matched 'lvds_txc_oe'
WARNING(178): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:537] No clocks matched 'clk_lvds_1x'
WARNING(179): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:537] set_output_delay: No valid clock found for -clock
WARNING(180): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:537] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(181): No ports matched 'clk_lvds_1x~CLKOUT~163~322'
WARNING(182): No ports matched 'lvds_txd0_o[*]'
WARNING(183): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:538] No clocks matched 'clk_lvds_1x'
WARNING(184): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:538] set_output_delay: No valid clock found for -clock
WARNING(185): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:538] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(186): No ports matched 'clk_lvds_1x~CLKOUT~163~322'
WARNING(187): No ports matched 'lvds_txd0_o[*]'
WARNING(188): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:539] No clocks matched 'clk_lvds_1x'
WARNING(189): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:539] set_output_delay: No valid clock found for -clock
WARNING(190): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:539] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(191): No ports matched 'clk_lvds_1x~CLKOUT~163~322'
WARNING(192): No ports matched 'lvds_txd0_oe'
WARNING(193): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:540] No clocks matched 'clk_lvds_1x'
WARNING(194): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:540] set_output_delay: No valid clock found for -clock
WARNING(195): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:540] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(196): No ports matched 'clk_lvds_1x~CLKOUT~163~322'
WARNING(197): No ports matched 'lvds_txd0_oe'
WARNING(198): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:541] No clocks matched 'clk_lvds_1x'
WARNING(199): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:541] set_output_delay: No valid clock found for -clock
WARNING(200): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:541] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(201): No ports matched 'clk_lvds_1x~CLKOUT~155~322'
WARNING(202): No ports matched 'lvds_txd1_o[*]'
WARNING(203): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:542] No clocks matched 'clk_lvds_1x'
WARNING(204): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:542] set_output_delay: No valid clock found for -clock
WARNING(205): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:542] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(206): No ports matched 'clk_lvds_1x~CLKOUT~155~322'
WARNING(207): No ports matched 'lvds_txd1_o[*]'
WARNING(208): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:543] No clocks matched 'clk_lvds_1x'
WARNING(209): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:543] set_output_delay: No valid clock found for -clock
WARNING(210): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:543] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(211): No ports matched 'clk_lvds_1x~CLKOUT~155~322'
WARNING(212): No ports matched 'lvds_txd1_oe'
WARNING(213): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:544] No clocks matched 'clk_lvds_1x'
WARNING(214): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:544] set_output_delay: No valid clock found for -clock
WARNING(215): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:544] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(216): No ports matched 'clk_lvds_1x~CLKOUT~155~322'
WARNING(217): No ports matched 'lvds_txd1_oe'
WARNING(218): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:545] No clocks matched 'clk_lvds_1x'
WARNING(219): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:545] set_output_delay: No valid clock found for -clock
WARNING(220): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:545] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(221): No ports matched 'clk_lvds_1x~CLKOUT~71~322'
WARNING(222): No ports matched 'lvds_txd2_o[*]'
WARNING(223): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:546] No clocks matched 'clk_lvds_1x'
WARNING(224): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:546] set_output_delay: No valid clock found for -clock
WARNING(225): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:546] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(226): No ports matched 'clk_lvds_1x~CLKOUT~71~322'
WARNING(227): No ports matched 'lvds_txd2_o[*]'
WARNING(228): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:547] No clocks matched 'clk_lvds_1x'
WARNING(229): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:547] set_output_delay: No valid clock found for -clock
WARNING(230): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:547] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(231): No ports matched 'clk_lvds_1x~CLKOUT~71~322'
WARNING(232): No ports matched 'lvds_txd2_oe'
WARNING(233): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:548] No clocks matched 'clk_lvds_1x'
WARNING(234): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:548] set_output_delay: No valid clock found for -clock
WARNING(235): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:548] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(236): No ports matched 'clk_lvds_1x~CLKOUT~71~322'
WARNING(237): No ports matched 'lvds_txd2_oe'
WARNING(238): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:549] No clocks matched 'clk_lvds_1x'
WARNING(239): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:549] set_output_delay: No valid clock found for -clock
WARNING(240): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:549] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(241): No ports matched 'clk_lvds_1x~CLKOUT~171~322'
WARNING(242): No ports matched 'lvds_txd3_o[*]'
WARNING(243): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:550] No clocks matched 'clk_lvds_1x'
WARNING(244): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:550] set_output_delay: No valid clock found for -clock
WARNING(245): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:550] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(246): No ports matched 'clk_lvds_1x~CLKOUT~171~322'
WARNING(247): No ports matched 'lvds_txd3_o[*]'
WARNING(248): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:551] No clocks matched 'clk_lvds_1x'
WARNING(249): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:551] set_output_delay: No valid clock found for -clock
WARNING(250): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:551] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(251): No ports matched 'clk_lvds_1x~CLKOUT~171~322'
WARNING(252): No ports matched 'lvds_txd3_oe'
WARNING(253): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:552] No clocks matched 'clk_lvds_1x'
WARNING(254): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:552] set_output_delay: No valid clock found for -clock
WARNING(255): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:552] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(256): No ports matched 'clk_lvds_1x~CLKOUT~171~322'
WARNING(257): No ports matched 'lvds_txd3_oe'
WARNING(258): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:553] No clocks matched 'clk_lvds_1x'
WARNING(259): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:553] set_output_delay: No valid clock found for -clock
WARNING(260): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:553] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(261): No ports matched 'clk_lvds_1x~CLKOUT~39~322'
WARNING(262): No ports matched 'lvds_txc_rst_o'
WARNING(263): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:562] No clocks matched 'clk_lvds_1x'
WARNING(264): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:562] set_output_delay: No valid clock found for -clock
WARNING(265): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:562] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(266): No ports matched 'clk_lvds_1x~CLKOUT~39~322'
WARNING(267): No ports matched 'lvds_txc_rst_o'
WARNING(268): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:563] No clocks matched 'clk_lvds_1x'
WARNING(269): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:563] set_output_delay: No valid clock found for -clock
WARNING(270): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:563] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(271): No ports matched 'clk_lvds_1x~CLKOUT~163~322'
WARNING(272): No ports matched 'lvds_txd0_rst_o'
WARNING(273): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:564] No clocks matched 'clk_lvds_1x'
WARNING(274): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:564] set_output_delay: No valid clock found for -clock
WARNING(275): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:564] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(276): No ports matched 'clk_lvds_1x~CLKOUT~163~322'
WARNING(277): No ports matched 'lvds_txd0_rst_o'
WARNING(278): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:565] No clocks matched 'clk_lvds_1x'
WARNING(279): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:565] set_output_delay: No valid clock found for -clock
WARNING(280): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:565] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(281): No ports matched 'clk_lvds_1x~CLKOUT~155~322'
WARNING(282): No ports matched 'lvds_txd1_rst_o'
WARNING(283): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:566] No clocks matched 'clk_lvds_1x'
WARNING(284): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:566] set_output_delay: No valid clock found for -clock
WARNING(285): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:566] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(286): No ports matched 'clk_lvds_1x~CLKOUT~155~322'
WARNING(287): No ports matched 'lvds_txd1_rst_o'
WARNING(288): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:567] No clocks matched 'clk_lvds_1x'
WARNING(289): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:567] set_output_delay: No valid clock found for -clock
WARNING(290): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:567] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(291): No ports matched 'clk_lvds_1x~CLKOUT~71~322'
WARNING(292): No ports matched 'lvds_txd2_rst_o'
WARNING(293): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:568] No clocks matched 'clk_lvds_1x'
WARNING(294): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:568] set_output_delay: No valid clock found for -clock
WARNING(295): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:568] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(296): No ports matched 'clk_lvds_1x~CLKOUT~71~322'
WARNING(297): No ports matched 'lvds_txd2_rst_o'
WARNING(298): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:569] No clocks matched 'clk_lvds_1x'
WARNING(299): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:569] set_output_delay: No valid clock found for -clock
WARNING(300): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:569] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(301): No ports matched 'clk_lvds_1x~CLKOUT~171~322'
WARNING(302): No ports matched 'lvds_txd3_rst_o'
WARNING(303): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:570] No clocks matched 'clk_lvds_1x'
WARNING(304): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:570] set_output_delay: No valid clock found for -clock
WARNING(305): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:570] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(306): No ports matched 'clk_lvds_1x~CLKOUT~171~322'
WARNING(307): No ports matched 'lvds_txd3_rst_o'
WARNING(308): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:571] No clocks matched 'clk_lvds_1x'
WARNING(309): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:571] set_output_delay: No valid clock found for -clock
WARNING(310): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:571] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(311): No ports matched 'csi_rxc_i~CLKOUT~218~278'
WARNING(312): No ports matched 'csi_rxd0_fifo_rd_o'
WARNING(313): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:576] No clocks matched 'csi_rxc_i'
WARNING(314): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:576] set_output_delay: No valid clock found for -clock
WARNING(315): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:576] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(316): No ports matched 'csi_rxc_i~CLKOUT~218~278'
WARNING(317): No ports matched 'csi_rxd0_fifo_rd_o'
WARNING(318): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:577] No clocks matched 'csi_rxc_i'
WARNING(319): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:577] set_output_delay: No valid clock found for -clock
WARNING(320): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:577] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(321): No ports matched 'csi_rxc_i~CLKOUT~218~278'
WARNING(322): No ports matched 'csi_rxd0_rst_o'
WARNING(323): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:578] No clocks matched 'csi_rxc_i'
WARNING(324): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:578] set_output_delay: No valid clock found for -clock
WARNING(325): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:578] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(326): No ports matched 'csi_rxc_i~CLKOUT~218~278'
WARNING(327): No ports matched 'csi_rxd0_rst_o'
WARNING(328): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:579] No clocks matched 'csi_rxc_i'
WARNING(329): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:579] set_output_delay: No valid clock found for -clock
WARNING(330): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:579] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(331): No ports matched 'csi_rxc_i~CLKOUT~218~278'
WARNING(332): No ports matched 'csi_rxd0_fifo_empty_i'
WARNING(333): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:580] No clocks matched 'csi_rxc_i'
WARNING(334): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:580] set_input_delay: No valid clock found for -clock
WARNING(335): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:580] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(336): No ports matched 'csi_rxc_i~CLKOUT~218~278'
WARNING(337): No ports matched 'csi_rxd0_fifo_empty_i'
WARNING(338): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:581] No clocks matched 'csi_rxc_i'
WARNING(339): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:581] set_input_delay: No valid clock found for -clock
WARNING(340): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:581] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(341): No ports matched 'csi_rxc_i~CLKOUT~218~278'
WARNING(342): No ports matched 'csi_rxd0_hs_i[*]'
WARNING(343): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:582] No clocks matched 'csi_rxc_i'
WARNING(344): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:582] set_input_delay: No valid clock found for -clock
WARNING(345): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:582] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(346): No ports matched 'csi_rxc_i~CLKOUT~218~278'
WARNING(347): No ports matched 'csi_rxd0_hs_i[*]'
WARNING(348): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:583] No clocks matched 'csi_rxc_i'
WARNING(349): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:583] set_input_delay: No valid clock found for -clock
WARNING(350): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:583] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(351): No ports matched 'csi_rxc_i~CLKOUT~218~294'
WARNING(352): No ports matched 'csi_rxd1_fifo_rd_o'
WARNING(353): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:584] No clocks matched 'csi_rxc_i'
WARNING(354): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:584] set_output_delay: No valid clock found for -clock
WARNING(355): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:584] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(356): No ports matched 'csi_rxc_i~CLKOUT~218~294'
WARNING(357): No ports matched 'csi_rxd1_fifo_rd_o'
WARNING(358): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:585] No clocks matched 'csi_rxc_i'
WARNING(359): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:585] set_output_delay: No valid clock found for -clock
WARNING(360): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:585] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(361): No ports matched 'csi_rxc_i~CLKOUT~218~294'
WARNING(362): No ports matched 'csi_rxd1_rst_o'
WARNING(363): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:586] No clocks matched 'csi_rxc_i'
WARNING(364): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:586] set_output_delay: No valid clock found for -clock
WARNING(365): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:586] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(366): No ports matched 'csi_rxc_i~CLKOUT~218~294'
WARNING(367): No ports matched 'csi_rxd1_rst_o'
WARNING(368): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:587] No clocks matched 'csi_rxc_i'
WARNING(369): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:587] set_output_delay: No valid clock found for -clock
WARNING(370): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:587] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(371): No ports matched 'csi_rxc_i~CLKOUT~218~294'
WARNING(372): No ports matched 'csi_rxd1_fifo_empty_i'
WARNING(373): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:588] No clocks matched 'csi_rxc_i'
WARNING(374): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:588] set_input_delay: No valid clock found for -clock
WARNING(375): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:588] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(376): No ports matched 'csi_rxc_i~CLKOUT~218~294'
WARNING(377): No ports matched 'csi_rxd1_fifo_empty_i'
WARNING(378): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:589] No clocks matched 'csi_rxc_i'
WARNING(379): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:589] set_input_delay: No valid clock found for -clock
WARNING(380): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:589] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(381): No ports matched 'csi_rxc_i~CLKOUT~218~294'
WARNING(382): No ports matched 'csi_rxd1_hs_i[*]'
WARNING(383): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:590] No clocks matched 'csi_rxc_i'
WARNING(384): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:590] set_input_delay: No valid clock found for -clock
WARNING(385): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:590] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(386): No ports matched 'csi_rxc_i~CLKOUT~218~294'
WARNING(387): No ports matched 'csi_rxd1_hs_i[*]'
WARNING(388): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:591] No clocks matched 'csi_rxc_i'
WARNING(389): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:591] set_input_delay: No valid clock found for -clock
WARNING(390): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:591] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(391): No ports matched 'csi_rxc_i~CLKOUT~218~245'
WARNING(392): No ports matched 'csi_rxd2_fifo_rd_o'
WARNING(393): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:592] No clocks matched 'csi_rxc_i'
WARNING(394): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:592] set_output_delay: No valid clock found for -clock
WARNING(395): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:592] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(396): No ports matched 'csi_rxc_i~CLKOUT~218~245'
WARNING(397): No ports matched 'csi_rxd2_fifo_rd_o'
WARNING(398): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:593] No clocks matched 'csi_rxc_i'
WARNING(399): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:593] set_output_delay: No valid clock found for -clock
WARNING(400): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:593] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(401): No ports matched 'csi_rxc_i~CLKOUT~218~245'
WARNING(402): No ports matched 'csi_rxd2_rst_o'
WARNING(403): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:594] No clocks matched 'csi_rxc_i'
WARNING(404): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:594] set_output_delay: No valid clock found for -clock
WARNING(405): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:594] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(406): No ports matched 'csi_rxc_i~CLKOUT~218~245'
WARNING(407): No ports matched 'csi_rxd2_rst_o'
WARNING(408): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:595] No clocks matched 'csi_rxc_i'
WARNING(409): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:595] set_output_delay: No valid clock found for -clock
WARNING(410): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:595] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(411): No ports matched 'csi_rxc_i~CLKOUT~218~245'
WARNING(412): No ports matched 'csi_rxd2_fifo_empty_i'
WARNING(413): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:596] No clocks matched 'csi_rxc_i'
WARNING(414): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:596] set_input_delay: No valid clock found for -clock
WARNING(415): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:596] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(416): No ports matched 'csi_rxc_i~CLKOUT~218~245'
WARNING(417): No ports matched 'csi_rxd2_fifo_empty_i'
WARNING(418): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:597] No clocks matched 'csi_rxc_i'
WARNING(419): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:597] set_input_delay: No valid clock found for -clock
WARNING(420): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:597] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(421): No ports matched 'csi_rxc_i~CLKOUT~218~245'
WARNING(422): No ports matched 'csi_rxd2_hs_i[*]'
WARNING(423): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:598] No clocks matched 'csi_rxc_i'
WARNING(424): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:598] set_input_delay: No valid clock found for -clock
WARNING(425): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:598] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(426): No ports matched 'csi_rxc_i~CLKOUT~218~245'
WARNING(427): No ports matched 'csi_rxd2_hs_i[*]'
WARNING(428): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:599] No clocks matched 'csi_rxc_i'
WARNING(429): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:599] set_input_delay: No valid clock found for -clock
WARNING(430): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:599] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(431): No ports matched 'csi_rxc_i~CLKOUT~218~255'
WARNING(432): No ports matched 'csi_rxd3_fifo_rd_o'
WARNING(433): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:600] No clocks matched 'csi_rxc_i'
WARNING(434): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:600] set_output_delay: No valid clock found for -clock
WARNING(435): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:600] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(436): No ports matched 'csi_rxc_i~CLKOUT~218~255'
WARNING(437): No ports matched 'csi_rxd3_fifo_rd_o'
WARNING(438): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:601] No clocks matched 'csi_rxc_i'
WARNING(439): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:601] set_output_delay: No valid clock found for -clock
WARNING(440): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:601] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(441): No ports matched 'csi_rxc_i~CLKOUT~218~255'
WARNING(442): No ports matched 'csi_rxd3_rst_o'
WARNING(443): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:602] No clocks matched 'csi_rxc_i'
WARNING(444): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:602] set_output_delay: No valid clock found for -clock
WARNING(445): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:602] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(446): No ports matched 'csi_rxc_i~CLKOUT~218~255'
WARNING(447): No ports matched 'csi_rxd3_rst_o'
WARNING(448): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:603] No clocks matched 'csi_rxc_i'
WARNING(449): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:603] set_output_delay: No valid clock found for -clock
WARNING(450): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:603] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(451): No ports matched 'csi_rxc_i~CLKOUT~218~255'
WARNING(452): No ports matched 'csi_rxd3_fifo_empty_i'
WARNING(453): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:604] No clocks matched 'csi_rxc_i'
WARNING(454): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:604] set_input_delay: No valid clock found for -clock
WARNING(455): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:604] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(456): No ports matched 'csi_rxc_i~CLKOUT~218~255'
WARNING(457): No ports matched 'csi_rxd3_fifo_empty_i'
WARNING(458): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:605] No clocks matched 'csi_rxc_i'
WARNING(459): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:605] set_input_delay: No valid clock found for -clock
WARNING(460): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:605] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(461): No ports matched 'csi_rxc_i~CLKOUT~218~255'
WARNING(462): No ports matched 'csi_rxd3_hs_i[*]'
WARNING(463): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:606] No clocks matched 'csi_rxc_i'
WARNING(464): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:606] set_input_delay: No valid clock found for -clock
WARNING(465): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:606] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(466): No ports matched 'csi_rxc_i~CLKOUT~218~255'
WARNING(467): No ports matched 'csi_rxd3_hs_i[*]'
WARNING(468): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:607] No clocks matched 'csi_rxc_i'
WARNING(469): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:607] set_input_delay: No valid clock found for -clock
WARNING(470): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:607] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(471): No ports matched 'dsi_byteclk_i~CLKOUT~218~200'
WARNING(472): No ports matched 'dsi_txc_hs_o[*]'
WARNING(473): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:611] No clocks matched 'dsi_byteclk_i'
WARNING(474): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:611] set_output_delay: No valid clock found for -clock
WARNING(475): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:611] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(476): No ports matched 'dsi_byteclk_i~CLKOUT~218~200'
WARNING(477): No ports matched 'dsi_txc_hs_o[*]'
WARNING(478): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:612] No clocks matched 'dsi_byteclk_i'
WARNING(479): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:612] set_output_delay: No valid clock found for -clock
WARNING(480): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:612] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(481): No ports matched 'dsi_byteclk_i~CLKOUT~218~200'
WARNING(482): No ports matched 'dsi_txc_rst_o'
WARNING(483): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:613] No clocks matched 'dsi_byteclk_i'
WARNING(484): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:613] set_output_delay: No valid clock found for -clock
WARNING(485): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:613] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(486): No ports matched 'dsi_byteclk_i~CLKOUT~218~200'
WARNING(487): No ports matched 'dsi_txc_rst_o'
WARNING(488): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:614] No clocks matched 'dsi_byteclk_i'
WARNING(489): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:614] set_output_delay: No valid clock found for -clock
WARNING(490): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:614] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(491): No ports matched 'dsi_byteclk_i~CLKOUT~218~187'
WARNING(492): No ports matched 'dsi_txd0_hs_o[*]'
WARNING(493): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:615] No clocks matched 'dsi_byteclk_i'
WARNING(494): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:615] set_output_delay: No valid clock found for -clock
WARNING(495): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:615] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(496): No ports matched 'dsi_byteclk_i~CLKOUT~218~187'
WARNING(497): No ports matched 'dsi_txd0_hs_o[*]'
WARNING(498): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:616] No clocks matched 'dsi_byteclk_i'
WARNING(499): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:616] set_output_delay: No valid clock found for -clock
WARNING(500): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:616] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(501): No ports matched 'dsi_byteclk_i~CLKOUT~218~187'
WARNING(502): No ports matched 'dsi_txd0_rst_o'
WARNING(503): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:617] No clocks matched 'dsi_byteclk_i'
WARNING(504): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:617] set_output_delay: No valid clock found for -clock
WARNING(505): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:617] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(506): No ports matched 'dsi_byteclk_i~CLKOUT~218~187'
WARNING(507): No ports matched 'dsi_txd0_rst_o'
WARNING(508): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:618] No clocks matched 'dsi_byteclk_i'
WARNING(509): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:618] set_output_delay: No valid clock found for -clock
WARNING(510): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:618] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(511): No ports matched 'dsi_byteclk_i~CLKOUT~218~215'
WARNING(512): No ports matched 'dsi_txd1_hs_o[*]'
WARNING(513): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:619] No clocks matched 'dsi_byteclk_i'
WARNING(514): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:619] set_output_delay: No valid clock found for -clock
WARNING(515): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:619] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(516): No ports matched 'dsi_byteclk_i~CLKOUT~218~215'
WARNING(517): No ports matched 'dsi_txd1_hs_o[*]'
WARNING(518): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:620] No clocks matched 'dsi_byteclk_i'
WARNING(519): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:620] set_output_delay: No valid clock found for -clock
WARNING(520): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:620] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(521): No ports matched 'dsi_byteclk_i~CLKOUT~218~215'
WARNING(522): No ports matched 'dsi_txd1_rst_o'
WARNING(523): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:621] No clocks matched 'dsi_byteclk_i'
WARNING(524): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:621] set_output_delay: No valid clock found for -clock
WARNING(525): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:621] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(526): No ports matched 'dsi_byteclk_i~CLKOUT~218~215'
WARNING(527): No ports matched 'dsi_txd1_rst_o'
WARNING(528): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:622] No clocks matched 'dsi_byteclk_i'
WARNING(529): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:622] set_output_delay: No valid clock found for -clock
WARNING(530): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:622] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(531): No ports matched 'dsi_byteclk_i~CLKOUT~218~230'
WARNING(532): No ports matched 'dsi_txd2_hs_o[*]'
WARNING(533): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:623] No clocks matched 'dsi_byteclk_i'
WARNING(534): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:623] set_output_delay: No valid clock found for -clock
WARNING(535): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:623] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(536): No ports matched 'dsi_byteclk_i~CLKOUT~218~230'
WARNING(537): No ports matched 'dsi_txd2_hs_o[*]'
WARNING(538): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:624] No clocks matched 'dsi_byteclk_i'
WARNING(539): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:624] set_output_delay: No valid clock found for -clock
WARNING(540): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:624] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(541): No ports matched 'dsi_byteclk_i~CLKOUT~218~230'
WARNING(542): No ports matched 'dsi_txd2_rst_o'
WARNING(543): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:625] No clocks matched 'dsi_byteclk_i'
WARNING(544): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:625] set_output_delay: No valid clock found for -clock
WARNING(545): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:625] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(546): No ports matched 'dsi_byteclk_i~CLKOUT~218~230'
WARNING(547): No ports matched 'dsi_txd2_rst_o'
WARNING(548): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:626] No clocks matched 'dsi_byteclk_i'
WARNING(549): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:626] set_output_delay: No valid clock found for -clock
WARNING(550): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:626] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(551): No ports matched 'dsi_byteclk_i~CLKOUT~218~175'
WARNING(552): No ports matched 'dsi_txd3_hs_o[*]'
WARNING(553): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:627] No clocks matched 'dsi_byteclk_i'
WARNING(554): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:627] set_output_delay: No valid clock found for -clock
WARNING(555): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:627] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(556): No ports matched 'dsi_byteclk_i~CLKOUT~218~175'
WARNING(557): No ports matched 'dsi_txd3_hs_o[*]'
WARNING(558): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:628] No clocks matched 'dsi_byteclk_i'
WARNING(559): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:628] set_output_delay: No valid clock found for -clock
WARNING(560): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:628] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(561): No ports matched 'dsi_byteclk_i~CLKOUT~218~175'
WARNING(562): No ports matched 'dsi_txd3_rst_o'
WARNING(563): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:629] No clocks matched 'dsi_byteclk_i'
WARNING(564): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:629] set_output_delay: No valid clock found for -clock
WARNING(565): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:629] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(566): No ports matched 'dsi_byteclk_i~CLKOUT~218~175'
WARNING(567): No ports matched 'dsi_txd3_rst_o'
WARNING(568): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:630] No clocks matched 'dsi_byteclk_i'
WARNING(569): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:630] set_output_delay: No valid clock found for -clock
WARNING(570): [SDC D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc:630] Unable to run 'set_output_delay' constraint due to warnings found

SDC file 'D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc' parsed successfully.
10 clocks (including virtual clocks), 36 inputs and 142 outputs were constrained.

***** Beginning stage initial placement ... *****
Reading core interface constraints from 'D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/outflow/Ti60_Demo.interface.csv'.
No definition found for clock "clk_27m". Assuming internally generated.
Successfully processed interface constraints file "D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/outflow/Ti60_Demo.interface.csv".
Writing IO placement constraints to 'D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/outflow\Ti60_Demo.interface.io'.

Reading placement constraints from 'D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/outflow\Ti60_Demo.interface.io'.

Reading placement constraints from 'D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/work_pnr\Ti60_Demo.io_place'.
WARNING(571): clk_27m has no assigned placement; it will be placed randomly.
1 IOs will have random placement.
***** Ending stage initial placement *****

***** Beginning stage placement ... *****
Found 157 synchronizers as follows: 
	Synchronizer 0:  u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[6]~FF
	Synchronizer 1:  u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_wr_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/wr_rst_int~FF
	Synchronizer 2:  u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/rd_rst_int~FF
	Synchronizer 3:  u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/u_efx_fifo_top/genblk2.efx_resetsync_a_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF u_IMG_RAM_TOP/u_IMG_RCTL/u_RREQ_BUF/rst_busy~FF
	Synchronizer 4:  u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/u_efx_fifo_top/genblk2.efx_resetsync_a_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF u_IMG_RAM_TOP/u_IMG_RCTL/u_FIX_H_BUF/rst_busy~FF
	Synchronizer 5:  u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/genblk2.efx_resetsync_a_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF u_UART_DATA_WCTL/u_WBUF/rst_busy~FF
	Synchronizer 6:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[6]~FF
	Synchronizer 7:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[1]~FF
	Synchronizer 8:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[2]~FF
	Synchronizer 9:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[0]~FF
	Synchronizer 10:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[3]~FF
	Synchronizer 11:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[4]~FF
	Synchronizer 12:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[5]~FF
	Synchronizer 13:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[6]~FF
	Synchronizer 14:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[1]~FF
	Synchronizer 15:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[0]~FF
	Synchronizer 16:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[1]~FF
	Synchronizer 17:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][0]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[0]~FF
	Synchronizer 18:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[4]~FF
	Synchronizer 19:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[3]~FF
	Synchronizer 20:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[2]~FF
	Synchronizer 21:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[5]~FF
	Synchronizer 22:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[2]~FF
	Synchronizer 23:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[2]~FF
	Synchronizer 24:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][0]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[0]~FF
	Synchronizer 25:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[0]~FF
	Synchronizer 26:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[3]~FF
	Synchronizer 27:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[3]~FF
	Synchronizer 28:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[4]~FF
	Synchronizer 29:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[4]~FF
	Synchronizer 30:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[6]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF
	Synchronizer 31:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[5]~FF
	Synchronizer 32:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[5]~FF
	Synchronizer 33:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[5]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF
	Synchronizer 34:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[4]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[4]~FF
	Synchronizer 35:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[3]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[3]~FF
	Synchronizer 36:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[2]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[2]~FF
	Synchronizer 37:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[1]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[1]~FF
	Synchronizer 38:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[0]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[0]~FF
	Synchronizer 39:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[6]~FF
	Synchronizer 40:  u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FF u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[1]~FF
	Synchronizer 41:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[6]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[6]~FF
	Synchronizer 42:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[4]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[4]~FF
	Synchronizer 43:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[5]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[5]~FF
	Synchronizer 44:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[1]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[1]~FF
	Synchronizer 45:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[5]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[5]~FF
	Synchronizer 46:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[4]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[4]~FF
	Synchronizer 47:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[5]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[5]~FF
	Synchronizer 48:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[3]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[3]~FF
	Synchronizer 49:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[2]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[2]~FF
	Synchronizer 50:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[1]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[1]~FF
	Synchronizer 51:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[6]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[6]~FF
	Synchronizer 52:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[5]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[5]~FF
	Synchronizer 53:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[4]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[4]~FF
	Synchronizer 54:  u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][10]~FF u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[10]~FF
	Synchronizer 55:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[0]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[0]~FF
	Synchronizer 56:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[6]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[6]~FF
	Synchronizer 57:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[3]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[3]~FF
	Synchronizer 58:  u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][9]~FF u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[9]~FF
	Synchronizer 59:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[2]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[2]~FF
	Synchronizer 60:  u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][8]~FF u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[8]~FF
	Synchronizer 61:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[6]~FF
	Synchronizer 62:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[1]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[1]~FF
	Synchronizer 63:  u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][7]~FF u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[7]~FF
	Synchronizer 64:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[1]~FF
	Synchronizer 65:  u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[2]~FF
	Synchronizer 66:  u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/u_efx_fifo_top/genblk2.efx_resetsync_a_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF u_IMG_RAM_TOP/u_IMG_RCTL/u_8ROW_H_BUF/rst_busy~FF
	Synchronizer 67:  u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][0]~FF u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[0]~FF
	Synchronizer 68:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[0]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[0]~FF
	Synchronizer 69:  u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[3]~FF
	Synchronizer 70:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[6]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF
	Synchronizer 71:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[0]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF
	Synchronizer 72:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[5]~FF
	Synchronizer 73:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[0]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[0]~FF
	Synchronizer 74:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[6]~FF
	Synchronizer 75:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[1]~FF
	Synchronizer 76:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[1]~FF
	Synchronizer 77:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[1]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF
	Synchronizer 78:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[6]~FF
	Synchronizer 79:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[6]~FF
	Synchronizer 80:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[1]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[1]~FF
	Synchronizer 81:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[2]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FF
	Synchronizer 82:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[5]~FF
	Synchronizer 83:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[2]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[2]~FF
	Synchronizer 84:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[3]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[3]~FF
	Synchronizer 85:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[0]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[0]~FF
	Synchronizer 86:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[4]~FF
	Synchronizer 87:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[3]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[3]~FF
	Synchronizer 88:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[4]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[4]~FF
	Synchronizer 89:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[3]~FF
	Synchronizer 90:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[4]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[4]~FF
	Synchronizer 91:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[5]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF
	Synchronizer 92:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[0]~FF
	Synchronizer 93:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[5]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[5]~FF
	Synchronizer 94:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[6]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]~FF
	Synchronizer 95:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[1]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[1]~FF
	Synchronizer 96:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[2]~FF
	Synchronizer 97:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[6]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF
	Synchronizer 98:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[2]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[2]~FF
	Synchronizer 99:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[3]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[3]~FF
	Synchronizer 100:  u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[5]~FF
	Synchronizer 101:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[4]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[4]~FF
	Synchronizer 102:  u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[4]~FF
	Synchronizer 103:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[5]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[5]~FF
	Synchronizer 104:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[1]~FF
	Synchronizer 105:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[6]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[6]~FF
	Synchronizer 106:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[2]~FF
	Synchronizer 107:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[3]~FF
	Synchronizer 108:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[4]~FF
	Synchronizer 109:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[3]~FF
	Synchronizer 110:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[4]~FF
	Synchronizer 111:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[5]~FF
	Synchronizer 112:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[3]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[3]~FF
	Synchronizer 113:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[2]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[2]~FF
	Synchronizer 114:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[0]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[0]~FF
	Synchronizer 115:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[0]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[0]~FF
	Synchronizer 116:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[1]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[1]~FF
	Synchronizer 117:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[2]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[2]~FF
	Synchronizer 118:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[3]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[3]~FF
	Synchronizer 119:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[4]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[4]~FF
	Synchronizer 120:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[0]~FF
	Synchronizer 121:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[1]~FF
	Synchronizer 122:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[2]~FF
	Synchronizer 123:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[3]~FF
	Synchronizer 124:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[4]~FF
	Synchronizer 125:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[5]~FF
	Synchronizer 126:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[6]~FF
	Synchronizer 127:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[0]~FF
	Synchronizer 128:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[1]~FF
	Synchronizer 129:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[2]~FF
	Synchronizer 130:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[5]~FF
	Synchronizer 131:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[3]~FF
	Synchronizer 132:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[4]~FF
	Synchronizer 133:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[6]~FF
	Synchronizer 134:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[3]~FF
	Synchronizer 135:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][0]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[0]~FF
	Synchronizer 136:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[2]~FF
	Synchronizer 137:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[1]~FF
	Synchronizer 138:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[6]~FF
	Synchronizer 139:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[1]~FF
	Synchronizer 140:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[6]~FF
	Synchronizer 141:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[5]~FF
	Synchronizer 142:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[4]~FF
	Synchronizer 143:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[3]~FF
	Synchronizer 144:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][0]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[0]~FF
	Synchronizer 145:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[2]~FF
	Synchronizer 146:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[1]~FF
	Synchronizer 147:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[0]~FF
	Synchronizer 148:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[6]~FF
	Synchronizer 149:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[5]~FF
	Synchronizer 150:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[4]~FF
	Synchronizer 151:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[3]~FF
	Synchronizer 152:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[0]~FF
	Synchronizer 153:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[2]~FF
	Synchronizer 154:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[5]~FF
	Synchronizer 155:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[4]~FF
	Synchronizer 156:  u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[2]~FF
Create D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/outflow\Ti60_Demo_after_qp.qdelay
QPLACER STATIC DB USAGE DISABLED
Starting Global Placer with 32 threads ...

 ----------     -------  --------------     -------
  Iteration       WHPWL Worst Slack (ps) Convergence
 ----------     -------  --------------     -------
          1     1277724           -1164         2.8%
          2      606208           -1164         5.7%
          3      413553           -1268         9.3%
          4      276778           -1265        17.8%
          5      231168           -1293        26.5%
          6      197841           -1330        33.9%
          7      180900           -1316        40.7%
          8      178449           -1288        46.7%
          9      167448           -1326        53.9%
         10      169370           -1331        57.9%
         11      167406           -1278        62.0%
         12      166061           -1345        64.2%
         13      169337           -1277        65.5%
         14      167916           -1277        66.2%
         15      168173           -1255        68.0%
         16      166318           -1340        69.1%
         17      167025           -1275        70.9%
         18      164729           -1328        72.6%
         19      164008           -1318        74.6%
         20      164796           -1317        75.2%
         21      165012           -1301        76.4%
         22      162281           -1367        77.5%
         23      163154           -1307        78.8%
         24      162874           -1273        79.7%
         25      161048           -1273        81.6%
         26      161530           -1280        82.6%
         27      160659           -1452        83.8%
         28      160605           -1332        84.7%
         29      160171           -1361        86.0%
         30      160198           -1502        86.4%
         31      160146           -1627        87.9%
         32      160731           -1815        88.9%
         33      159978           -1790        90.1%
         34      159908           -1868        91.1%
         35      161500           -2177        92.0%
         36      162121           -2007        92.8%
         37      161822           -2203        93.7%
         38      161660           -2205        94.9%
         39      162511           -2605        95.7%
         40      152964           -2599        96.6%
         41      154362           -3008        98.0%
         42      155330           -2523        98.6%
         43      155583           -2696        98.8%
         44      156244           -2608        99.0%
         45      156867           -3315        99.0%
         46      156865           -3086        99.4%
Starting Annealer

 ----------     -------  --------------     -------
  Iteration       WHPWL  Delay Max (ps)     R Limit
 ----------     -------  --------------     -------
          0      155330            9999        30.0
          1      158168            9295        30.0
          2      143033            8908        29.5
          3      132705            8579        28.5
          4      127602            8466        27.5
          5      124414            8168        26.5
          6      121699            8032        25.5
          7      119426            8015        24.4
          8      116621            8015        23.3
          9      114994            7999        22.2
         10      113638            1239        21.2
         11      113284            1234        20.1
         12      111950            1234        19.2
         13      110314            1234        18.2
         14      110036            1284        17.2
         15      108904            1288        16.3
         16      108250            1288        15.4
         17      107227            1288        14.5
         18      106419            1288        13.7
         19      105427            1281        12.8
         20      104694            1288        12.1
         21      103386            1288        11.3
         22      103099            1281        10.7
         23      102354            1281        10.0
         24      101919            1281         9.3
         25      101152            1281         8.7
         26      100629            1281         8.2
         27      100175            1281         7.6
         28       99602            1281         7.1
         29       98858            1281         6.6
         30       98481            1281         6.2
         31       98137            1294         5.7
         32       97786            1294         5.3
         33       97712            1294         5.0
         34       97292            1294         4.6
         35       96636            1294         4.3
         36       96396            1294         4.0
         37       95889            1294         3.7
         38       95636            1294         3.4
         39       95402            1294         3.1
         40       95175            1294         2.9
         41       94917            1294         2.7
         42       94772            1294         2.5
         43       94500            1195         2.3
         44       94461            1195         2.1
         45       94479            1195         2.0
         46       94371            1187         1.8
         47       94133            1187         1.6
Generate D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/outflow\Ti60_Demo_after_qp.qdelay
Placement successful: 6991 cells are placed
Peak congestion smeared over 1/4 of the chip is 0.259235 at 89,97
Congestion-weighted HPWL per net: 8.64526

Reading placement constraints from 'D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/outflow/Ti60_Demo.qplace'.
Finished Realigning Types (1795 blocks needed type change)
Run checks after placement.

Completed placement consistency check successfully.
Successfully created FPGA place file 'D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/outflow/Ti60_Demo.place'
Placement took 78.6636 seconds.
	Placement took 40.2188 seconds (approximately) in total CPU time.
Placement virtual memory usage: begin = 309.488 MB, end = 413.156 MB, delta = 103.668 MB
	Placement peak virtual memory usage = 1488.84 MB
Placement resident set memory usage: begin = 297.924 MB, end = 386.48 MB, delta = 88.556 MB
	Placement peak resident set memory usage = 1450.43 MB
***** Ending stage placement *****

