Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:10 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/SABR_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.532ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.558ns  (logic 6.251ns (54.084%)  route 5.307ns (45.916%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_6683
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.380 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CO[3]
                         net (fo=1, unplaced)         0.000     3.380    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.569 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169/O[0]
                         net (fo=3, unplaced)         0.617     4.186    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169_n_7
                         LUT3 (Prop_lut3_I0_O)        0.238     4.424 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79/O
                         net (fo=1, unplaced)         0.537     4.961    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.391 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     5.391    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.668 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.205    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52_n_4
                         LUT3 (Prop_lut3_I1_O)        0.250     6.455 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54/O
                         net (fo=3, unplaced)         0.365     6.820    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54_n_0
                         LUT5 (Prop_lut5_I1_O)        0.105     6.925 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26/O
                         net (fo=1, unplaced)         0.258     7.183    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.640 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.640    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.909 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.473    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13_n_6
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.162 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.162    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     9.431 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8/O[1]
                         net (fo=2, unplaced)         0.483     9.914    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8_n_6
                         LUT2 (Prop_lut2_I0_O)        0.245    10.159 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11/O
                         net (fo=1, unplaced)         0.000    10.159    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.603 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.603    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.703 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.703    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.980 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.510    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__13[43]
                         LUT2 (Prop_lut2_I0_O)        0.250    11.760 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]_i_4/O
                         net (fo=1, unplaced)         0.000    11.760    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]_i_4_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    12.076 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.076    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]_2[0]
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269    12.345 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    12.345    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/P0_out__0[29]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[29]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[29]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.345    
  -------------------------------------------------------------------
                         slack                                 -3.532    

Slack (VIOLATED) :        -3.480ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.506ns  (logic 6.023ns (52.347%)  route 5.483ns (47.653%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_7229
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.380 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CO[3]
                         net (fo=1, unplaced)         0.000     3.380    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.480 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     3.480    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.669 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_159/O[0]
                         net (fo=3, unplaced)         0.617     4.286    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_159_n_7
                         LUT3 (Prop_lut3_I0_O)        0.238     4.524 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_108/O
                         net (fo=1, unplaced)         0.537     5.061    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_108_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.491 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52/CO[3]
                         net (fo=1, unplaced)         0.000     5.491    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.768 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.305    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_52_n_4
                         LUT3 (Prop_lut3_I1_O)        0.250     6.555 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_54/O
                         net (fo=3, unplaced)         0.365     6.920    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_54_n_0
                         LUT5 (Prop_lut5_I1_O)        0.105     7.025 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_26/O
                         net (fo=1, unplaced)         0.258     7.283    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_26_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.740 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.740    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     8.017 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_13/O[3]
                         net (fo=13, unplaced)        0.693     8.710    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_13_n_4
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.564     9.274 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.274    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.551 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_7/O[3]
                         net (fo=2, unplaced)         0.530    10.081    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_7_n_4
                         LUT2 (Prop_lut2_I0_O)        0.250    10.331 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_8/O
                         net (fo=1, unplaced)         0.000    10.331    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_8_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.645 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.645    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.922 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.452    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__3__0[43]
                         LUT2 (Prop_lut2_I0_O)        0.250    11.702 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[43]_i_3/O
                         net (fo=1, unplaced)         0.000    11.702    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[43]_i_3_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    12.016 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.016    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_1[0]
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    12.293 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    12.293    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_1_n_4
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.293    
  -------------------------------------------------------------------
                         slack                                 -3.480    

Slack (VIOLATED) :        -3.477ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.503ns  (logic 6.196ns (53.864%)  route 5.307ns (46.136%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_6683
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.380 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CO[3]
                         net (fo=1, unplaced)         0.000     3.380    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.569 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169/O[0]
                         net (fo=3, unplaced)         0.617     4.186    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169_n_7
                         LUT3 (Prop_lut3_I0_O)        0.238     4.424 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79/O
                         net (fo=1, unplaced)         0.537     4.961    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.391 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     5.391    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.668 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.205    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52_n_4
                         LUT3 (Prop_lut3_I1_O)        0.250     6.455 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54/O
                         net (fo=3, unplaced)         0.365     6.820    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54_n_0
                         LUT5 (Prop_lut5_I1_O)        0.105     6.925 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26/O
                         net (fo=1, unplaced)         0.258     7.183    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.640 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.640    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.909 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.473    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13_n_6
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.162 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.162    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     9.431 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8/O[1]
                         net (fo=2, unplaced)         0.483     9.914    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8_n_6
                         LUT2 (Prop_lut2_I0_O)        0.245    10.159 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11/O
                         net (fo=1, unplaced)         0.000    10.159    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.603 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.603    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.703 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.703    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.980 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.510    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__13[43]
                         LUT2 (Prop_lut2_I0_O)        0.250    11.760 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]_i_4/O
                         net (fo=1, unplaced)         0.000    11.760    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]_i_4_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    12.076 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.076    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]_2[0]
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    12.290 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    12.290    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/P0_out__0[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.290    
  -------------------------------------------------------------------
                         slack                                 -3.477    

Slack (VIOLATED) :        -3.472ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.498ns  (logic 6.015ns (52.313%)  route 5.483ns (47.687%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_7229
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.380 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CO[3]
                         net (fo=1, unplaced)         0.000     3.380    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.480 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     3.480    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.669 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_159/O[0]
                         net (fo=3, unplaced)         0.617     4.286    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_159_n_7
                         LUT3 (Prop_lut3_I0_O)        0.238     4.524 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_108/O
                         net (fo=1, unplaced)         0.537     5.061    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_108_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.491 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52/CO[3]
                         net (fo=1, unplaced)         0.000     5.491    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.768 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.305    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_52_n_4
                         LUT3 (Prop_lut3_I1_O)        0.250     6.555 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_54/O
                         net (fo=3, unplaced)         0.365     6.920    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_54_n_0
                         LUT5 (Prop_lut5_I1_O)        0.105     7.025 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_26/O
                         net (fo=1, unplaced)         0.258     7.283    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_26_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.740 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.740    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     8.017 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_13/O[3]
                         net (fo=13, unplaced)        0.693     8.710    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_13_n_4
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.564     9.274 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.274    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.551 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_7/O[3]
                         net (fo=2, unplaced)         0.530    10.081    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_7_n_4
                         LUT2 (Prop_lut2_I0_O)        0.250    10.331 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_8/O
                         net (fo=1, unplaced)         0.000    10.331    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_8_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.645 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.645    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.922 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.452    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__3__0[43]
                         LUT2 (Prop_lut2_I0_O)        0.250    11.702 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[43]_i_3/O
                         net (fo=1, unplaced)         0.000    11.702    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[43]_i_3_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    12.016 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.016    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_1[0]
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269    12.285 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    12.285    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[45]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[45]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.285    
  -------------------------------------------------------------------
                         slack                                 -3.472    

Slack (VIOLATED) :        -3.452ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.478ns  (logic 6.171ns (53.764%)  route 5.307ns (46.236%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_6683
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.380 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CO[3]
                         net (fo=1, unplaced)         0.000     3.380    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.569 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169/O[0]
                         net (fo=3, unplaced)         0.617     4.186    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169_n_7
                         LUT3 (Prop_lut3_I0_O)        0.238     4.424 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79/O
                         net (fo=1, unplaced)         0.537     4.961    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.391 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     5.391    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.668 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.205    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52_n_4
                         LUT3 (Prop_lut3_I1_O)        0.250     6.455 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54/O
                         net (fo=3, unplaced)         0.365     6.820    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54_n_0
                         LUT5 (Prop_lut5_I1_O)        0.105     6.925 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26/O
                         net (fo=1, unplaced)         0.258     7.183    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.640 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.640    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.909 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.473    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13_n_6
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.162 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.162    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     9.431 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8/O[1]
                         net (fo=2, unplaced)         0.483     9.914    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8_n_6
                         LUT2 (Prop_lut2_I0_O)        0.245    10.159 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11/O
                         net (fo=1, unplaced)         0.000    10.159    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.603 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.603    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.703 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.703    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.980 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.510    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__13[43]
                         LUT2 (Prop_lut2_I0_O)        0.250    11.760 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]_i_4/O
                         net (fo=1, unplaced)         0.000    11.760    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]_i_4_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    12.076 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.076    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]_2[0]
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189    12.265 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    12.265    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/P0_out__0[28]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[28]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[28]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                 -3.452    

Slack (VIOLATED) :        -3.440ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.466ns  (logic 6.159ns (53.715%)  route 5.307ns (46.285%))
  Logic Levels:           19  (CARRY4=13 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_6683
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.380 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CO[3]
                         net (fo=1, unplaced)         0.000     3.380    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.569 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169/O[0]
                         net (fo=3, unplaced)         0.617     4.186    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169_n_7
                         LUT3 (Prop_lut3_I0_O)        0.238     4.424 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79/O
                         net (fo=1, unplaced)         0.537     4.961    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.391 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     5.391    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.668 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.205    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52_n_4
                         LUT3 (Prop_lut3_I1_O)        0.250     6.455 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54/O
                         net (fo=3, unplaced)         0.365     6.820    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54_n_0
                         LUT5 (Prop_lut5_I1_O)        0.105     6.925 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26/O
                         net (fo=1, unplaced)         0.258     7.183    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.640 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.640    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.909 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.473    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13_n_6
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.162 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.162    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     9.431 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8/O[1]
                         net (fo=2, unplaced)         0.483     9.914    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8_n_6
                         LUT2 (Prop_lut2_I0_O)        0.245    10.159 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11/O
                         net (fo=1, unplaced)         0.000    10.159    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.603 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.603    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.880 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.410    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__13[39]
                         LUT2 (Prop_lut2_I0_O)        0.250    11.660 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]_i_4/O
                         net (fo=1, unplaced)         0.000    11.660    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]_i_4_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    11.976 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.976    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    12.253 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    12.253    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_2[27]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.253    
  -------------------------------------------------------------------
                         slack                                 -3.440    

Slack (VIOLATED) :        -3.432ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.458ns  (logic 6.151ns (53.683%)  route 5.307ns (46.317%))
  Logic Levels:           19  (CARRY4=13 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_6683
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.380 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CO[3]
                         net (fo=1, unplaced)         0.000     3.380    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.569 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169/O[0]
                         net (fo=3, unplaced)         0.617     4.186    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169_n_7
                         LUT3 (Prop_lut3_I0_O)        0.238     4.424 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79/O
                         net (fo=1, unplaced)         0.537     4.961    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.391 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     5.391    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.668 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.205    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52_n_4
                         LUT3 (Prop_lut3_I1_O)        0.250     6.455 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54/O
                         net (fo=3, unplaced)         0.365     6.820    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54_n_0
                         LUT5 (Prop_lut5_I1_O)        0.105     6.925 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26/O
                         net (fo=1, unplaced)         0.258     7.183    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.640 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.640    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.909 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.473    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13_n_6
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.162 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.162    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     9.431 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8/O[1]
                         net (fo=2, unplaced)         0.483     9.914    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8_n_6
                         LUT2 (Prop_lut2_I0_O)        0.245    10.159 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11/O
                         net (fo=1, unplaced)         0.000    10.159    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.603 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.603    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.880 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.410    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__13[39]
                         LUT2 (Prop_lut2_I0_O)        0.250    11.660 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]_i_4/O
                         net (fo=1, unplaced)         0.000    11.660    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]_i_4_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    11.976 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.976    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269    12.245 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    12.245    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_2[25]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[25]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[25]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.245    
  -------------------------------------------------------------------
                         slack                                 -3.432    

Slack (VIOLATED) :        -3.417ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.443ns  (logic 5.960ns (52.084%)  route 5.483ns (47.916%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_7229
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.380 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CO[3]
                         net (fo=1, unplaced)         0.000     3.380    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.480 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     3.480    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.669 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_159/O[0]
                         net (fo=3, unplaced)         0.617     4.286    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_159_n_7
                         LUT3 (Prop_lut3_I0_O)        0.238     4.524 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_108/O
                         net (fo=1, unplaced)         0.537     5.061    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_108_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.491 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52/CO[3]
                         net (fo=1, unplaced)         0.000     5.491    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.768 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.305    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_52_n_4
                         LUT3 (Prop_lut3_I1_O)        0.250     6.555 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_54/O
                         net (fo=3, unplaced)         0.365     6.920    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_54_n_0
                         LUT5 (Prop_lut5_I1_O)        0.105     7.025 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_26/O
                         net (fo=1, unplaced)         0.258     7.283    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_26_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.740 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.740    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     8.017 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_13/O[3]
                         net (fo=13, unplaced)        0.693     8.710    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_13_n_4
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.564     9.274 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.274    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.551 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_7/O[3]
                         net (fo=2, unplaced)         0.530    10.081    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_7_n_4
                         LUT2 (Prop_lut2_I0_O)        0.250    10.331 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_8/O
                         net (fo=1, unplaced)         0.000    10.331    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_8_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.645 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.645    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.922 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.452    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__3__0[43]
                         LUT2 (Prop_lut2_I0_O)        0.250    11.702 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[43]_i_3/O
                         net (fo=1, unplaced)         0.000    11.702    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[43]_i_3_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    12.016 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.016    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_1[0]
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    12.230 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    12.230    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[46]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[46]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                 -3.417    

Slack (VIOLATED) :        -3.392ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.418ns  (logic 5.935ns (51.979%)  route 5.483ns (48.021%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_7229
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.380 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CO[3]
                         net (fo=1, unplaced)         0.000     3.380    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.480 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     3.480    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.669 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_159/O[0]
                         net (fo=3, unplaced)         0.617     4.286    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_159_n_7
                         LUT3 (Prop_lut3_I0_O)        0.238     4.524 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_108/O
                         net (fo=1, unplaced)         0.537     5.061    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_108_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.491 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52/CO[3]
                         net (fo=1, unplaced)         0.000     5.491    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.768 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.305    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_52_n_4
                         LUT3 (Prop_lut3_I1_O)        0.250     6.555 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_54/O
                         net (fo=3, unplaced)         0.365     6.920    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_54_n_0
                         LUT5 (Prop_lut5_I1_O)        0.105     7.025 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_26/O
                         net (fo=1, unplaced)         0.258     7.283    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_26_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.740 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.740    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     8.017 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_13/O[3]
                         net (fo=13, unplaced)        0.693     8.710    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_13_n_4
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.564     9.274 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.274    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.551 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_7/O[3]
                         net (fo=2, unplaced)         0.530    10.081    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_7_n_4
                         LUT2 (Prop_lut2_I0_O)        0.250    10.331 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_8/O
                         net (fo=1, unplaced)         0.000    10.331    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_8_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.645 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.645    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.922 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.452    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__3__0[43]
                         LUT2 (Prop_lut2_I0_O)        0.250    11.702 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[43]_i_3/O
                         net (fo=1, unplaced)         0.000    11.702    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[43]_i_3_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    12.016 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.016    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_1[0]
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189    12.205 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    12.205    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[44]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[44]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.205    
  -------------------------------------------------------------------
                         slack                                 -3.392    

Slack (VIOLATED) :        -3.377ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.403ns  (logic 6.096ns (53.460%)  route 5.307ns (46.540%))
  Logic Levels:           19  (CARRY4=13 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_6683
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.380 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CO[3]
                         net (fo=1, unplaced)         0.000     3.380    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.569 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169/O[0]
                         net (fo=3, unplaced)         0.617     4.186    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169_n_7
                         LUT3 (Prop_lut3_I0_O)        0.238     4.424 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79/O
                         net (fo=1, unplaced)         0.537     4.961    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.391 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     5.391    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.668 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.205    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52_n_4
                         LUT3 (Prop_lut3_I1_O)        0.250     6.455 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54/O
                         net (fo=3, unplaced)         0.365     6.820    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54_n_0
                         LUT5 (Prop_lut5_I1_O)        0.105     6.925 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26/O
                         net (fo=1, unplaced)         0.258     7.183    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.640 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.640    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.909 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.473    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13_n_6
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.162 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.162    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     9.431 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8/O[1]
                         net (fo=2, unplaced)         0.483     9.914    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8_n_6
                         LUT2 (Prop_lut2_I0_O)        0.245    10.159 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11/O
                         net (fo=1, unplaced)         0.000    10.159    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.603 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.603    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.880 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.410    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__13[39]
                         LUT2 (Prop_lut2_I0_O)        0.250    11.660 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]_i_4/O
                         net (fo=1, unplaced)         0.000    11.660    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]_i_4_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    11.976 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.976    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    12.190 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    12.190    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_2[26]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[26]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[26]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.190    
  -------------------------------------------------------------------
                         slack                                 -3.377    




