// Seed: 2200476209
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wand id_4,
    input uwire id_5,
    input wand id_6
);
  reg id_8;
  assign module_1.id_6 = 0;
  always id_8 <= (1);
  always disable id_9;
  wire id_10;
  assign id_8 = 1'b0;
  wand id_11 = 1;
  wire id_12;
endmodule
module module_1 (
    output wor   id_0,
    input  wand  id_1,
    output uwire id_2,
    output uwire id_3,
    input  tri   id_4,
    output wand  id_5,
    input  wor   id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_4,
      id_1,
      id_6,
      id_4,
      id_1
  );
endmodule
