<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › loongson › common › cs5536 › cs5536_isa.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>cs5536_isa.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * the ISA Virtual Support Module of AMD CS5536</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007 Lemote, Inc.</span>
<span class="cm"> * Author : jlliu, liujl@lemote.com</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009 Lemote, Inc.</span>
<span class="cm"> * Author: Wu Zhangjin, wuzhangjin@gmail.com</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> * under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;cs5536/cs5536.h&gt;</span>
<span class="cp">#include &lt;cs5536/cs5536_pci.h&gt;</span>

<span class="cm">/* common variables for PCI_ISA_READ/WRITE_BAR */</span>
<span class="k">static</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">divil_msr_reg</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">DIVIL_MSR_REG</span><span class="p">(</span><span class="n">DIVIL_LBAR_SMB</span><span class="p">),</span> <span class="n">DIVIL_MSR_REG</span><span class="p">(</span><span class="n">DIVIL_LBAR_GPIO</span><span class="p">),</span>
	<span class="n">DIVIL_MSR_REG</span><span class="p">(</span><span class="n">DIVIL_LBAR_MFGPT</span><span class="p">),</span> <span class="n">DIVIL_MSR_REG</span><span class="p">(</span><span class="n">DIVIL_LBAR_IRQ</span><span class="p">),</span>
	<span class="n">DIVIL_MSR_REG</span><span class="p">(</span><span class="n">DIVIL_LBAR_PMS</span><span class="p">),</span> <span class="n">DIVIL_MSR_REG</span><span class="p">(</span><span class="n">DIVIL_LBAR_ACPI</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">soft_bar_flag</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SOFT_BAR_SMB_FLAG</span><span class="p">,</span> <span class="n">SOFT_BAR_GPIO_FLAG</span><span class="p">,</span> <span class="n">SOFT_BAR_MFGPT_FLAG</span><span class="p">,</span>
	<span class="n">SOFT_BAR_IRQ_FLAG</span><span class="p">,</span> <span class="n">SOFT_BAR_PMS_FLAG</span><span class="p">,</span> <span class="n">SOFT_BAR_ACPI_FLAG</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">sb_msr_reg</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SB_MSR_REG</span><span class="p">(</span><span class="n">SB_R0</span><span class="p">),</span> <span class="n">SB_MSR_REG</span><span class="p">(</span><span class="n">SB_R1</span><span class="p">),</span> <span class="n">SB_MSR_REG</span><span class="p">(</span><span class="n">SB_R2</span><span class="p">),</span>
	<span class="n">SB_MSR_REG</span><span class="p">(</span><span class="n">SB_R3</span><span class="p">),</span> <span class="n">SB_MSR_REG</span><span class="p">(</span><span class="n">SB_R4</span><span class="p">),</span> <span class="n">SB_MSR_REG</span><span class="p">(</span><span class="n">SB_R5</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">bar_space_range</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">CS5536_SMB_RANGE</span><span class="p">,</span> <span class="n">CS5536_GPIO_RANGE</span><span class="p">,</span> <span class="n">CS5536_MFGPT_RANGE</span><span class="p">,</span>
	<span class="n">CS5536_IRQ_RANGE</span><span class="p">,</span> <span class="n">CS5536_PMS_RANGE</span><span class="p">,</span> <span class="n">CS5536_ACPI_RANGE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">bar_space_len</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">CS5536_SMB_LENGTH</span><span class="p">,</span> <span class="n">CS5536_GPIO_LENGTH</span><span class="p">,</span> <span class="n">CS5536_MFGPT_LENGTH</span><span class="p">,</span>
	<span class="n">CS5536_IRQ_LENGTH</span><span class="p">,</span> <span class="n">CS5536_PMS_LENGTH</span><span class="p">,</span> <span class="n">CS5536_ACPI_LENGTH</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * enable the divil module bar space.</span>
<span class="cm"> *</span>
<span class="cm"> * For all the DIVIL module LBAR, you should control the DIVIL LBAR reg</span>
<span class="cm"> * and the RCONFx(0~5) reg to use the modules.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">divil_lbar_enable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">offset</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * The DIVIL IRQ is not used yet. and make the RCONF0 reserved.</span>
<span class="cm">	 */</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">offset</span> <span class="o">=</span> <span class="n">DIVIL_LBAR_SMB</span><span class="p">;</span> <span class="n">offset</span> <span class="o">&lt;=</span> <span class="n">DIVIL_LBAR_PMS</span><span class="p">;</span> <span class="n">offset</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">DIVIL_MSR_REG</span><span class="p">(</span><span class="n">offset</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="n">hi</span> <span class="o">|=</span> <span class="mh">0x01</span><span class="p">;</span>
		<span class="n">_wrmsr</span><span class="p">(</span><span class="n">DIVIL_MSR_REG</span><span class="p">(</span><span class="n">offset</span><span class="p">),</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * disable the divil module bar space.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">divil_lbar_disable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">offset</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">offset</span> <span class="o">=</span> <span class="n">DIVIL_LBAR_SMB</span><span class="p">;</span> <span class="n">offset</span> <span class="o">&lt;=</span> <span class="n">DIVIL_LBAR_PMS</span><span class="p">;</span> <span class="n">offset</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">DIVIL_MSR_REG</span><span class="p">(</span><span class="n">offset</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="n">hi</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x01</span><span class="p">;</span>
		<span class="n">_wrmsr</span><span class="p">(</span><span class="n">DIVIL_MSR_REG</span><span class="p">(</span><span class="n">offset</span><span class="p">),</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * BAR write: write value to the n BAR</span>
<span class="cm"> */</span>

<span class="kt">void</span> <span class="nf">pci_isa_write_bar</span><span class="p">(</span><span class="kt">int</span> <span class="n">n</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">hi</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">lo</span> <span class="o">=</span> <span class="n">value</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">==</span> <span class="n">PCI_BAR_RANGE_MASK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">GLCP_MSR_REG</span><span class="p">(</span><span class="n">GLCP_SOFT_COM</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="n">lo</span> <span class="o">|=</span> <span class="n">soft_bar_flag</span><span class="p">[</span><span class="n">n</span><span class="p">];</span>
		<span class="n">_wrmsr</span><span class="p">(</span><span class="n">GLCP_MSR_REG</span><span class="p">(</span><span class="n">GLCP_SOFT_COM</span><span class="p">),</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* NATIVE reg */</span>
		<span class="n">hi</span> <span class="o">=</span> <span class="mh">0x0000f001</span><span class="p">;</span>
		<span class="n">lo</span> <span class="o">&amp;=</span> <span class="n">bar_space_range</span><span class="p">[</span><span class="n">n</span><span class="p">];</span>
		<span class="n">_wrmsr</span><span class="p">(</span><span class="n">divil_msr_reg</span><span class="p">[</span><span class="n">n</span><span class="p">],</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">);</span>

		<span class="cm">/* RCONFx is 4bytes in units for I/O space */</span>
		<span class="n">hi</span> <span class="o">=</span> <span class="p">((</span><span class="n">value</span> <span class="o">&amp;</span> <span class="mh">0x000ffffc</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">|</span>
		    <span class="p">((</span><span class="n">bar_space_len</span><span class="p">[</span><span class="n">n</span><span class="p">]</span> <span class="o">-</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x01</span><span class="p">;</span>
		<span class="n">lo</span> <span class="o">=</span> <span class="p">((</span><span class="n">value</span> <span class="o">&amp;</span> <span class="mh">0x000ffffc</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x01</span><span class="p">;</span>
		<span class="n">_wrmsr</span><span class="p">(</span><span class="n">sb_msr_reg</span><span class="p">[</span><span class="n">n</span><span class="p">],</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * BAR read: read the n BAR</span>
<span class="cm"> */</span>

<span class="n">u32</span> <span class="nf">pci_isa_read_bar</span><span class="p">(</span><span class="kt">int</span> <span class="n">n</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">conf_data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">;</span>

	<span class="n">_rdmsr</span><span class="p">(</span><span class="n">GLCP_MSR_REG</span><span class="p">(</span><span class="n">GLCP_SOFT_COM</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="n">soft_bar_flag</span><span class="p">[</span><span class="n">n</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">conf_data</span> <span class="o">=</span> <span class="n">bar_space_range</span><span class="p">[</span><span class="n">n</span><span class="p">]</span> <span class="o">|</span> <span class="n">PCI_BASE_ADDRESS_SPACE_IO</span><span class="p">;</span>
		<span class="n">lo</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">soft_bar_flag</span><span class="p">[</span><span class="n">n</span><span class="p">];</span>
		<span class="n">_wrmsr</span><span class="p">(</span><span class="n">GLCP_MSR_REG</span><span class="p">(</span><span class="n">GLCP_SOFT_COM</span><span class="p">),</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">divil_msr_reg</span><span class="p">[</span><span class="n">n</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="n">conf_data</span> <span class="o">=</span> <span class="n">lo</span> <span class="o">&amp;</span> <span class="n">bar_space_range</span><span class="p">[</span><span class="n">n</span><span class="p">];</span>
		<span class="n">conf_data</span> <span class="o">|=</span> <span class="mh">0x01</span><span class="p">;</span>
		<span class="n">conf_data</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x02</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">conf_data</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * isa_write: ISA write transfer</span>
<span class="cm"> *</span>
<span class="cm"> * We assume that this is not a bus master transfer.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">pci_isa_write_reg</span><span class="p">(</span><span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">hi</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">lo</span> <span class="o">=</span> <span class="n">value</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PCI_COMMAND</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">&amp;</span> <span class="n">PCI_COMMAND_IO</span><span class="p">)</span>
			<span class="n">divil_lbar_enable</span><span class="p">();</span>
		<span class="k">else</span>
			<span class="n">divil_lbar_disable</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_STATUS</span>:
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">SB_MSR_REG</span><span class="p">(</span><span class="n">SB_ERROR</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="n">temp</span> <span class="o">=</span> <span class="n">lo</span> <span class="o">&amp;</span> <span class="mh">0x0000ffff</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">value</span> <span class="o">&amp;</span> <span class="n">PCI_STATUS_SIG_TARGET_ABORT</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="n">SB_TAS_ERR_EN</span><span class="p">))</span>
			<span class="n">temp</span> <span class="o">|=</span> <span class="n">SB_TAS_ERR_FLAG</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">value</span> <span class="o">&amp;</span> <span class="n">PCI_STATUS_REC_TARGET_ABORT</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="n">SB_TAR_ERR_EN</span><span class="p">))</span>
			<span class="n">temp</span> <span class="o">|=</span> <span class="n">SB_TAR_ERR_FLAG</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">value</span> <span class="o">&amp;</span> <span class="n">PCI_STATUS_REC_MASTER_ABORT</span><span class="p">)</span>
		    <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="n">SB_MAR_ERR_EN</span><span class="p">))</span>
			<span class="n">temp</span> <span class="o">|=</span> <span class="n">SB_MAR_ERR_FLAG</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">value</span> <span class="o">&amp;</span> <span class="n">PCI_STATUS_DETECTED_PARITY</span><span class="p">)</span>
		    <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="n">SB_PARE_ERR_EN</span><span class="p">))</span>
			<span class="n">temp</span> <span class="o">|=</span> <span class="n">SB_PARE_ERR_FLAG</span><span class="p">;</span>

		<span class="n">lo</span> <span class="o">=</span> <span class="n">temp</span><span class="p">;</span>
		<span class="n">_wrmsr</span><span class="p">(</span><span class="n">SB_MSR_REG</span><span class="p">(</span><span class="n">SB_ERROR</span><span class="p">),</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_CACHE_LINE_SIZE</span>:
		<span class="n">value</span> <span class="o">&amp;=</span> <span class="mh">0x0000ff00</span><span class="p">;</span>
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">SB_MSR_REG</span><span class="p">(</span><span class="n">SB_CTRL</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="n">hi</span> <span class="o">&amp;=</span> <span class="mh">0xffffff00</span><span class="p">;</span>
		<span class="n">hi</span> <span class="o">|=</span> <span class="p">(</span><span class="n">value</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
		<span class="n">_wrmsr</span><span class="p">(</span><span class="n">SB_MSR_REG</span><span class="p">(</span><span class="n">SB_CTRL</span><span class="p">),</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_BAR0_REG</span>:
		<span class="n">pci_isa_write_bar</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_BAR1_REG</span>:
		<span class="n">pci_isa_write_bar</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_BAR2_REG</span>:
		<span class="n">pci_isa_write_bar</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_BAR3_REG</span>:
		<span class="n">pci_isa_write_bar</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_BAR4_REG</span>:
		<span class="n">pci_isa_write_bar</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_BAR5_REG</span>:
		<span class="n">pci_isa_write_bar</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_UART1_INT_REG</span>:
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">DIVIL_MSR_REG</span><span class="p">(</span><span class="n">PIC_YSEL_HIGH</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="cm">/* disable uart1 interrupt in PIC */</span>
		<span class="n">lo</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xf</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">value</span><span class="p">)</span>	<span class="cm">/* enable uart1 interrupt in PIC */</span>
			<span class="n">lo</span> <span class="o">|=</span> <span class="p">(</span><span class="n">CS5536_UART1_INTR</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">);</span>
		<span class="n">_wrmsr</span><span class="p">(</span><span class="n">DIVIL_MSR_REG</span><span class="p">(</span><span class="n">PIC_YSEL_HIGH</span><span class="p">),</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_UART2_INT_REG</span>:
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">DIVIL_MSR_REG</span><span class="p">(</span><span class="n">PIC_YSEL_HIGH</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="cm">/* disable uart2 interrupt in PIC */</span>
		<span class="n">lo</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xf</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">value</span><span class="p">)</span>	<span class="cm">/* enable uart2 interrupt in PIC */</span>
			<span class="n">lo</span> <span class="o">|=</span> <span class="p">(</span><span class="n">CS5536_UART2_INTR</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">);</span>
		<span class="n">_wrmsr</span><span class="p">(</span><span class="n">DIVIL_MSR_REG</span><span class="p">(</span><span class="n">PIC_YSEL_HIGH</span><span class="p">),</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_ISA_FIXUP_REG</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">value</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* enable the TARGET ABORT/MASTER ABORT etc. */</span>
			<span class="n">_rdmsr</span><span class="p">(</span><span class="n">SB_MSR_REG</span><span class="p">(</span><span class="n">SB_ERROR</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
			<span class="n">lo</span> <span class="o">|=</span> <span class="mh">0x00000063</span><span class="p">;</span>
			<span class="n">_wrmsr</span><span class="p">(</span><span class="n">SB_MSR_REG</span><span class="p">(</span><span class="n">SB_ERROR</span><span class="p">),</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">);</span>
		<span class="p">}</span>

	<span class="nl">default:</span>
		<span class="cm">/* ALL OTHER PCI CONFIG SPACE HEADER IS NOT IMPLEMENTED. */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * isa_read: ISA read transfers</span>
<span class="cm"> *</span>
<span class="cm"> * We assume that this is not a bus master transfer.</span>
<span class="cm"> */</span>
<span class="n">u32</span> <span class="nf">pci_isa_read_reg</span><span class="p">(</span><span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">conf_data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PCI_VENDOR_ID</span>:
		<span class="n">conf_data</span> <span class="o">=</span>
		    <span class="n">CFG_PCI_VENDOR_ID</span><span class="p">(</span><span class="n">CS5536_ISA_DEVICE_ID</span><span class="p">,</span> <span class="n">CS5536_VENDOR_ID</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_COMMAND</span>:
		<span class="cm">/* we just check the first LBAR for the IO enable bit, */</span>
		<span class="cm">/* maybe we should changed later. */</span>
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">DIVIL_MSR_REG</span><span class="p">(</span><span class="n">DIVIL_LBAR_SMB</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">hi</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">)</span>
			<span class="n">conf_data</span> <span class="o">|=</span> <span class="n">PCI_COMMAND_IO</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_STATUS</span>:
		<span class="n">conf_data</span> <span class="o">|=</span> <span class="n">PCI_STATUS_66MHZ</span><span class="p">;</span>
		<span class="n">conf_data</span> <span class="o">|=</span> <span class="n">PCI_STATUS_DEVSEL_MEDIUM</span><span class="p">;</span>
		<span class="n">conf_data</span> <span class="o">|=</span> <span class="n">PCI_STATUS_FAST_BACK</span><span class="p">;</span>

		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">SB_MSR_REG</span><span class="p">(</span><span class="n">SB_ERROR</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="n">SB_TAS_ERR_FLAG</span><span class="p">)</span>
			<span class="n">conf_data</span> <span class="o">|=</span> <span class="n">PCI_STATUS_SIG_TARGET_ABORT</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="n">SB_TAR_ERR_FLAG</span><span class="p">)</span>
			<span class="n">conf_data</span> <span class="o">|=</span> <span class="n">PCI_STATUS_REC_TARGET_ABORT</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="n">SB_MAR_ERR_FLAG</span><span class="p">)</span>
			<span class="n">conf_data</span> <span class="o">|=</span> <span class="n">PCI_STATUS_REC_MASTER_ABORT</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="n">SB_PARE_ERR_FLAG</span><span class="p">)</span>
			<span class="n">conf_data</span> <span class="o">|=</span> <span class="n">PCI_STATUS_DETECTED_PARITY</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_CLASS_REVISION</span>:
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">GLCP_MSR_REG</span><span class="p">(</span><span class="n">GLCP_CHIP_REV_ID</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="n">conf_data</span> <span class="o">=</span> <span class="n">lo</span> <span class="o">&amp;</span> <span class="mh">0x000000ff</span><span class="p">;</span>
		<span class="n">conf_data</span> <span class="o">|=</span> <span class="p">(</span><span class="n">CS5536_ISA_CLASS_CODE</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_CACHE_LINE_SIZE</span>:
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">SB_MSR_REG</span><span class="p">(</span><span class="n">SB_CTRL</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="n">hi</span> <span class="o">&amp;=</span> <span class="mh">0x000000f8</span><span class="p">;</span>
		<span class="n">conf_data</span> <span class="o">=</span> <span class="n">CFG_PCI_CACHE_LINE_SIZE</span><span class="p">(</span><span class="n">PCI_BRIDGE_HEADER_TYPE</span><span class="p">,</span> <span class="n">hi</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * we only use the LBAR of DIVIL, no RCONF used.</span>
<span class="cm">		 * all of them are IO space.</span>
<span class="cm">		 */</span>
	<span class="k">case</span> <span class="n">PCI_BAR0_REG</span>:
		<span class="k">return</span> <span class="n">pci_isa_read_bar</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_BAR1_REG</span>:
		<span class="k">return</span> <span class="n">pci_isa_read_bar</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_BAR2_REG</span>:
		<span class="k">return</span> <span class="n">pci_isa_read_bar</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_BAR3_REG</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_BAR4_REG</span>:
		<span class="k">return</span> <span class="n">pci_isa_read_bar</span><span class="p">(</span><span class="mi">4</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_BAR5_REG</span>:
		<span class="k">return</span> <span class="n">pci_isa_read_bar</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_CARDBUS_CIS</span>:
		<span class="n">conf_data</span> <span class="o">=</span> <span class="n">PCI_CARDBUS_CIS_POINTER</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_SUBSYSTEM_VENDOR_ID</span>:
		<span class="n">conf_data</span> <span class="o">=</span>
		    <span class="n">CFG_PCI_VENDOR_ID</span><span class="p">(</span><span class="n">CS5536_ISA_SUB_ID</span><span class="p">,</span> <span class="n">CS5536_SUB_VENDOR_ID</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_ROM_ADDRESS</span>:
		<span class="n">conf_data</span> <span class="o">=</span> <span class="n">PCI_EXPANSION_ROM_BAR</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_CAPABILITY_LIST</span>:
		<span class="n">conf_data</span> <span class="o">=</span> <span class="n">PCI_CAPLIST_POINTER</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_INTERRUPT_LINE</span>:
		<span class="cm">/* no interrupt used here */</span>
		<span class="n">conf_data</span> <span class="o">=</span> <span class="n">CFG_PCI_INTERRUPT_LINE</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">conf_data</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
