{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 01:31:52 2012 " "Info: Processing started: Tue May 29 01:31:52 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off nand_write -c nand_write " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off nand_write -c nand_write" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "nand_write EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"nand_write\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"pll:pll\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|_clk0 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 533 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 456 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 457 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 458 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 66 " "Critical Warning: No exact pin location assignment(s) for 66 pins of 66 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDone " "Info: Pin WriteDone not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { WriteDone } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 17 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDone } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 71 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[0\] " "Info: Pin output_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { output_data[0] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 23 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[1\] " "Info: Pin output_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { output_data[1] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 24 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[2\] " "Info: Pin output_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { output_data[2] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 25 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[3\] " "Info: Pin output_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { output_data[3] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 26 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[4\] " "Info: Pin output_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { output_data[4] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 27 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[5\] " "Info: Pin output_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { output_data[5] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 28 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[6\] " "Info: Pin output_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { output_data[6] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 29 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[7\] " "Info: Pin output_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { output_data[7] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 14 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC1\[0\] " "Info: Pin outputVEC1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC1[0] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 30 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC1\[1\] " "Info: Pin outputVEC1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC1[1] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 31 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC1\[2\] " "Info: Pin outputVEC1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC1[2] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 32 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC1\[3\] " "Info: Pin outputVEC1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC1[3] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 33 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC1\[4\] " "Info: Pin outputVEC1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC1[4] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 34 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC2\[0\] " "Info: Pin outputVEC2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC2[0] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 35 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC2\[1\] " "Info: Pin outputVEC2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC2[1] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 36 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC2\[2\] " "Info: Pin outputVEC2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC2[2] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 37 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC2\[3\] " "Info: Pin outputVEC2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC2[3] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 38 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC2\[4\] " "Info: Pin outputVEC2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC2[4] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 39 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputUPTO\[0\] " "Info: Pin outputUPTO\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputUPTO[0] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputUPTO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 40 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputUPTO\[1\] " "Info: Pin outputUPTO\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputUPTO[1] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputUPTO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 41 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputUPTO\[2\] " "Info: Pin outputUPTO\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputUPTO[2] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputUPTO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 42 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputUPTO\[3\] " "Info: Pin outputUPTO\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputUPTO[3] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputUPTO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 43 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputUPTO\[4\] " "Info: Pin outputUPTO\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputUPTO[4] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputUPTO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 44 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputUPTO\[5\] " "Info: Pin outputUPTO\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputUPTO[5] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputUPTO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 45 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputUPTO\[6\] " "Info: Pin outputUPTO\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputUPTO[6] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputUPTO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 46 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputUPTO\[7\] " "Info: Pin outputUPTO\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputUPTO[7] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputUPTO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 47 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputUPTO\[8\] " "Info: Pin outputUPTO\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputUPTO[8] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputUPTO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 48 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputUPTO\[9\] " "Info: Pin outputUPTO\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputUPTO[9] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputUPTO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 49 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputUPTO\[10\] " "Info: Pin outputUPTO\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputUPTO[10] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputUPTO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 50 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputUPTO\[11\] " "Info: Pin outputUPTO\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputUPTO[11] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputUPTO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 51 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk150_tb " "Info: Pin clk150_tb not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { clk150_tb } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 24 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk150_tb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 76 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "locked_tb " "Info: Pin locked_tb not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { locked_tb } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 24 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { locked_tb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 77 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toggleDone_tb " "Info: Pin toggleDone_tb not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { toggleDone_tb } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 24 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { toggleDone_tb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 78 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_reg_tb\[0\] " "Info: Pin state_reg_tb\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { state_reg_tb[0] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 25 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_reg_tb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 52 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_reg_tb\[1\] " "Info: Pin state_reg_tb\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { state_reg_tb[1] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 25 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_reg_tb[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 53 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_reg_tb\[2\] " "Info: Pin state_reg_tb\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { state_reg_tb[2] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 25 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_reg_tb[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 54 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_reg_tb\[3\] " "Info: Pin state_reg_tb\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { state_reg_tb[3] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 25 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_reg_tb[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 55 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNT_reg_tb\[0\] " "Info: Pin CNT_reg_tb\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { CNT_reg_tb[0] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 26 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT_reg_tb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 56 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNT_reg_tb\[1\] " "Info: Pin CNT_reg_tb\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { CNT_reg_tb[1] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 26 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT_reg_tb[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 57 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNT_reg_tb\[2\] " "Info: Pin CNT_reg_tb\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { CNT_reg_tb[2] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 26 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT_reg_tb[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 58 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNT_reg_tb\[3\] " "Info: Pin CNT_reg_tb\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { CNT_reg_tb[3] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 26 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT_reg_tb[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 59 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNT_reg_tb\[4\] " "Info: Pin CNT_reg_tb\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { CNT_reg_tb[4] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 26 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT_reg_tb[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 60 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNT_reg_tb\[5\] " "Info: Pin CNT_reg_tb\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { CNT_reg_tb[5] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 26 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT_reg_tb[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 61 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNT_reg_tb\[6\] " "Info: Pin CNT_reg_tb\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { CNT_reg_tb[6] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 26 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT_reg_tb[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 62 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNT_reg_tb\[7\] " "Info: Pin CNT_reg_tb\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { CNT_reg_tb[7] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 26 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT_reg_tb[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 63 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNT_reg_tb\[8\] " "Info: Pin CNT_reg_tb\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { CNT_reg_tb[8] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 26 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT_reg_tb[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 64 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNT_reg_tb\[9\] " "Info: Pin CNT_reg_tb\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { CNT_reg_tb[9] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 26 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT_reg_tb[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 65 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNT_reg_tb\[10\] " "Info: Pin CNT_reg_tb\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { CNT_reg_tb[10] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 26 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT_reg_tb[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 66 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNT_reg_tb\[11\] " "Info: Pin CNT_reg_tb\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { CNT_reg_tb[11] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 26 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT_reg_tb[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 67 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_cnt_reg_tb\[0\] " "Info: Pin add_cnt_reg_tb\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { add_cnt_reg_tb[0] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 27 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_cnt_reg_tb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 68 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_cnt_reg_tb\[1\] " "Info: Pin add_cnt_reg_tb\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { add_cnt_reg_tb[1] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 27 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_cnt_reg_tb[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 69 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_cnt_reg_tb\[2\] " "Info: Pin add_cnt_reg_tb\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { add_cnt_reg_tb[2] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 27 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_cnt_reg_tb[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 70 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toggle_enable_reg_tb " "Info: Pin toggle_enable_reg_tb not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { toggle_enable_reg_tb } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 30 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { toggle_enable_reg_tb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 79 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NandReady " "Info: Pin NandReady not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { NandReady } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 14 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { NandReady } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 74 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[0\] " "Info: Pin input_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { input_data[0] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 15 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 15 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[1\] " "Info: Pin input_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { input_data[1] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 15 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 16 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[2\] " "Info: Pin input_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { input_data[2] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 15 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 17 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[3\] " "Info: Pin input_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { input_data[3] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 15 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 18 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[7\] " "Info: Pin input_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { input_data[7] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 15 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 22 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[4\] " "Info: Pin input_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { input_data[4] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 15 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 19 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[5\] " "Info: Pin input_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { input_data[5] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 15 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 20 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[6\] " "Info: Pin input_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { input_data[6] } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 15 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 21 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_ready " "Info: Pin buffer_ready not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { buffer_ready } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 14 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 75 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { reset } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 14 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 73 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { clk } } } { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 14 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 72 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "outputVEC1\[2\]\$latch\|combout " "Warning: Node \"outputVEC1\[2\]\$latch\|combout\" is a latch" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outputVEC1\[3\]\$latch\|combout " "Warning: Node \"outputVEC1\[3\]\$latch\|combout\" is a latch" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outputUPTO\[11\]\$latch\|combout " "Warning: Node \"outputUPTO\[11\]\$latch\|combout\" is a latch" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output_data\[0\]\$latch\|combout " "Warning: Node \"output_data\[0\]\$latch\|combout\" is a latch" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output_data\[1\]\$latch\|combout " "Warning: Node \"output_data\[1\]\$latch\|combout\" is a latch" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output_data\[2\]\$latch\|combout " "Warning: Node \"output_data\[2\]\$latch\|combout\" is a latch" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output_data\[4\]\$latch\|combout " "Warning: Node \"output_data\[4\]\$latch\|combout\" is a latch" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "nand_write.out.sdc " "Info: Reading SDC File: 'nand_write.out.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CNT_reg\[0\] " "Warning: Node: CNT_reg\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Info: Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "Info:   20.000          clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll\|altpll_component\|pll\|clk\[0\] " "Info:   10.000 pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1) " "Info: Automatically promoted node pll:pll\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 533 3 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 132 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector32~1  " "Info: Automatically promoted node Selector32~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 138 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector32~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Documents/Quartus_workspace/nand_write/" 0 { } { { 0 { 0 ""} 0 287 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 3.3V 11 53 0 " "Info: Number of I/O pins in group: 64 (unused VREF, 3.3V VCCIO, 11 input, 53 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 1 63 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X44_Y24 X54_Y36 " "Info: Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "54 " "Warning: Found 54 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDone 0 " "Info: Pin \"WriteDone\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[0\] 0 " "Info: Pin \"output_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[1\] 0 " "Info: Pin \"output_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[2\] 0 " "Info: Pin \"output_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[3\] 0 " "Info: Pin \"output_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[4\] 0 " "Info: Pin \"output_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[5\] 0 " "Info: Pin \"output_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[6\] 0 " "Info: Pin \"output_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[7\] 0 " "Info: Pin \"output_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputVEC1\[0\] 0 " "Info: Pin \"outputVEC1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputVEC1\[1\] 0 " "Info: Pin \"outputVEC1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputVEC1\[2\] 0 " "Info: Pin \"outputVEC1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputVEC1\[3\] 0 " "Info: Pin \"outputVEC1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputVEC1\[4\] 0 " "Info: Pin \"outputVEC1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputVEC2\[0\] 0 " "Info: Pin \"outputVEC2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputVEC2\[1\] 0 " "Info: Pin \"outputVEC2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputVEC2\[2\] 0 " "Info: Pin \"outputVEC2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputVEC2\[3\] 0 " "Info: Pin \"outputVEC2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputVEC2\[4\] 0 " "Info: Pin \"outputVEC2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputUPTO\[0\] 0 " "Info: Pin \"outputUPTO\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputUPTO\[1\] 0 " "Info: Pin \"outputUPTO\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputUPTO\[2\] 0 " "Info: Pin \"outputUPTO\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputUPTO\[3\] 0 " "Info: Pin \"outputUPTO\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputUPTO\[4\] 0 " "Info: Pin \"outputUPTO\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputUPTO\[5\] 0 " "Info: Pin \"outputUPTO\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputUPTO\[6\] 0 " "Info: Pin \"outputUPTO\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputUPTO\[7\] 0 " "Info: Pin \"outputUPTO\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputUPTO\[8\] 0 " "Info: Pin \"outputUPTO\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputUPTO\[9\] 0 " "Info: Pin \"outputUPTO\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputUPTO\[10\] 0 " "Info: Pin \"outputUPTO\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputUPTO\[11\] 0 " "Info: Pin \"outputUPTO\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk150_tb 0 " "Info: Pin \"clk150_tb\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "locked_tb 0 " "Info: Pin \"locked_tb\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toggleDone_tb 0 " "Info: Pin \"toggleDone_tb\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state_reg_tb\[0\] 0 " "Info: Pin \"state_reg_tb\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state_reg_tb\[1\] 0 " "Info: Pin \"state_reg_tb\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state_reg_tb\[2\] 0 " "Info: Pin \"state_reg_tb\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state_reg_tb\[3\] 0 " "Info: Pin \"state_reg_tb\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CNT_reg_tb\[0\] 0 " "Info: Pin \"CNT_reg_tb\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CNT_reg_tb\[1\] 0 " "Info: Pin \"CNT_reg_tb\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CNT_reg_tb\[2\] 0 " "Info: Pin \"CNT_reg_tb\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CNT_reg_tb\[3\] 0 " "Info: Pin \"CNT_reg_tb\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CNT_reg_tb\[4\] 0 " "Info: Pin \"CNT_reg_tb\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CNT_reg_tb\[5\] 0 " "Info: Pin \"CNT_reg_tb\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CNT_reg_tb\[6\] 0 " "Info: Pin \"CNT_reg_tb\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CNT_reg_tb\[7\] 0 " "Info: Pin \"CNT_reg_tb\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CNT_reg_tb\[8\] 0 " "Info: Pin \"CNT_reg_tb\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CNT_reg_tb\[9\] 0 " "Info: Pin \"CNT_reg_tb\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CNT_reg_tb\[10\] 0 " "Info: Pin \"CNT_reg_tb\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CNT_reg_tb\[11\] 0 " "Info: Pin \"CNT_reg_tb\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add_cnt_reg_tb\[0\] 0 " "Info: Pin \"add_cnt_reg_tb\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add_cnt_reg_tb\[1\] 0 " "Info: Pin \"add_cnt_reg_tb\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add_cnt_reg_tb\[2\] 0 " "Info: Pin \"add_cnt_reg_tb\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toggle_enable_reg_tb 0 " "Info: Pin \"toggle_enable_reg_tb\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.fit.smsg " "Info: Generated suppressed messages file C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "384 " "Info: Peak virtual memory: 384 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 01:31:58 2012 " "Info: Processing ended: Tue May 29 01:31:58 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
