#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Aug 17 18:52:54 2025
# Process ID         : 22612
# Current directory  : C:/Users/Dustin.Mock/code/ece383/final_project_v4
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent28640 C:\Users\Dustin.Mock\code\ece383\final_project_v4\final_project_v4.xpr
# Log file           : C:/Users/Dustin.Mock/code/ece383/final_project_v4/vivado.log
# Journal file       : C:/Users/Dustin.Mock/code/ece383/final_project_v4\vivado.jou
# Running On         : C26-5CG2151GFM
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency      : 2803 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16374 MB
# Swap memory        : 13958 MB
# Total Virtual      : 30333 MB
# Available Virtual  : 7273 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Dustin.Mock/code/ece383-eadaa713c3e5065b652eb90ba7d57234c0d53428/ece383-eadaa713c3e5065b652eb90ba7d57234c0d53428/final_project_v4' since last save.
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/AppData/Roaming/Xilinx/Vivado/2024.2/xhub/board_store/xilinx_board_store'; using path 'C:/Users/Dustin.Mock/AppData/Roaming/Xilinx/Vivado/2024.2/xhub/board_store/xilinx_board_store' instead.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/fpga/digilent/vivado-library'; using path 'C:/Users/Dustin.Mock/fpga/digilent/vivado-library' instead.
WARNING: [BD 41-2576] File 'C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/sources_1/bd/system/ip/system_axi_interconnect_0_imp_xbar_0/system_axi_interconnect_0_imp_xbar_0.xci' referenced by design 'system' could not be found.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dustin.Mock/fpga/digilent/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1161.031 ; gain = 119.348
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/sources_1/bd/system/system.bd}
Reading block design file <C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - lmb_bram_if_cntlr_0
Adding component instance block -- xilinx.com:ip:microblaze_mcs:3.0 - microblaze_mcs_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_axi_interconnect_0_imp_xbar_0 
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_pix
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Successfully read diagram <system> from block design file <C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/sources_1/bd/system/system.bd>
INFO: [BD 41-433] Design successfully migrated to use XCI files...
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1339.414 ; gain = 165.832
apply_bd_automation -rule xilinx.com:bd_rule:mig_7series -config {Board_Interface "ddr3_sdram" }  [get_bd_cells mig_7series_0]
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [board_rule_mig 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr3_sdram
INFO: [board_rule_mig 100-100] connect_bd_intf_net /ddr3_sdram /mig_7series_0/DDR3
INFO: [board_rule_mig 100-100] create_bd_port -dir I clk_ref_i -type clk
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
can't read "board_if": no such variable
ERROR: [BD 41-1273] Error running apply_rule TCL procedure: can't read "board_if": no such variable
    ::xilinx.com_bd_rule_mig_7series::apply_rule Line 48
INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:mig_7series was not applied to object mig_7series_0
apply_bd_automation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:47 . Memory (MB): peak = 1638.816 ; gain = 279.531
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:mig_7series -config {Board_Interface "ddr3_sdram" }  [get_bd_cells mig_7series_0]'
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'startgroup'
MEMORY_CTRL
set_property location {4 1738 -153} [get_bd_cells mig_7series_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_sys (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_intc_0/s_axi} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins axi_intc_0/s_axi]
Slave segment '/axi_intc_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4120_0000 [ 64K ]>.
INFO: [BD 5-455] Automation on '/axi_interconnect_0/ACLK' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_sys (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_timer_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins axi_timer_0/S_AXI]
Slave segment '/axi_timer_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x41C0_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_sys (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4060_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {usb_uart ( USB UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_uartlite_0]
INFO: [board_rule 100-100] set_property CONFIG.UARTLITE_BOARD_INTERFACE usb_uart [get_bd_cells /axi_uartlite_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 usb_uart
INFO: [BoardRule 102-9] connect_bd_intf_net /usb_uart /axi_uartlite_0/UART
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_sys (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_vdma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins axi_vdma_0/S_AXI_LITE]
Slave segment '/axi_vdma_0/S_AXI_LITE/Reg' is being assigned into address space '/microblaze_0/Data' at <0x44A0_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz_0]
INFO: [board_rule 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells /clk_wiz_0]
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [BoardRule 102-10] create_bd_port -dir I sys_clock -type clk
INFO: [BoardRule 102-5] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [BoardRule 102-6] set_property CONFIG.PHASE 0.0 /sys_clock
INFO: [BoardRule 102-15] connect_bd_net /sys_clock /clk_wiz_0/clk_in1
INFO: [BoardRule 102-17] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/reset]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /clk_wiz_0]
INFO: [BoardRule 102-10] create_bd_port -dir I reset -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_HIGH /reset
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilvector_logic:1.0 for the IP type xilinx.com:ip:util_vector_logic:2.0 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:util_vector_logic:2.0 may be deprecated in future releases. More information on inline hdl IP is available in UG994 
INFO: [BoardRule 102-11] create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 /reset_inv_0
INFO: [BoardRule 102-12] set_property -dict CONFIG.C_SIZE 1 CONFIG.C_OPERATION not /reset_inv_0
INFO: [BoardRule 102-13] connect_bd_net /reset /reset_inv_0/Op1
INFO: [BoardRule 102-14] connect_bd_net /reset_inv_0/Res /clk_wiz_0/reset
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_LOW /reset
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins lmb_bram_if_cntlr_0/BRAM_PORT]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins proc_sys_reset_0/ext_reset_in]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /proc_sys_reset_0]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /proc_sys_reset_0]
INFO: [BoardRule 102-10] create_bd_port -dir I reset_0 -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_LOW /reset_0
INFO: [BoardRule 102-15] connect_bd_net /reset_0 /proc_sys_reset_0/ext_reset_in
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_LOW /reset_0
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins rst_pix/ext_reset_in]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /rst_pix]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /rst_pix]
INFO: [BoardRule 102-15] connect_bd_net /reset_0 /rst_pix/ext_reset_in
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_LOW /reset_0
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_sys (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/v_tc_0/ctrl} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins v_tc_0/ctrl]
Slave segment '/v_tc_0/ctrl/Reg' is being assigned into address space '/microblaze_0/Data' at <0x44A1_0000 [ 64K ]>.
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_sys (100 MHz)} Clk_slave {/clk_wiz_0/clk_sys (100 MHz)} Clk_xbar {/clk_wiz_0/clk_sys (100 MHz)} Master {/microblaze_0/M_AXI_DC} Slave {/axi_intc_0/s_axi} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_DC]
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_sys (100 MHz)} Clk_slave {/clk_wiz_0/clk_sys (100 MHz)} Clk_xbar {/clk_wiz_0/clk_sys (100 MHz)} Master {/microblaze_0/M_AXI_IC} Slave {/axi_intc_0/s_axi} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_IC]
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/axi_intc_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Instruction' at <0x4120_0000 [ 64K ]>.
Slave segment '/axi_timer_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Instruction' at <0x41C0_0000 [ 64K ]>.
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Instruction' at <0x4060_0000 [ 64K ]>.
Slave segment '/axi_vdma_0/S_AXI_LITE/Reg' is being assigned into address space '/microblaze_0/Instruction' at <0x44A0_0000 [ 64K ]>.
Slave segment '/v_tc_0/ctrl/Reg' is being assigned into address space '/microblaze_0/Instruction' at <0x44A1_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_sys (100 MHz)} Clk_slave {/clk_wiz_0/clk_sys (100 MHz)} Clk_xbar {/clk_wiz_0/clk_sys (100 MHz)} Master {/microblaze_0/M_AXI_IP} Slave {/axi_intc_0/s_axi} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_IP]
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins microblaze_mcs_0/Clk]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /microblaze_mcs_0]
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /proc_sys_reset_0'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /proc_sys_reset_0'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /proc_sys_reset_0'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs iomodule_0/SLMB/IO'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /proc_sys_reset_0'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /proc_sys_reset_0'
INFO: [board_rule 100-100] set_property CONFIG.CLK_BOARD_INTERFACE sys_clock [get_bd_cells /microblaze_mcs_0]
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /proc_sys_reset_0'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /proc_sys_reset_0'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /proc_sys_reset_0'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs iomodule_0/SLMB/IO'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /proc_sys_reset_0'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /proc_sys_reset_0'
INFO: [BoardRule 102-15] connect_bd_net /sys_clock /microblaze_mcs_0/Clk
INFO: [BoardRule 102-17] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins microblaze_mcs_0/Reset]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /microblaze_mcs_0]
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /proc_sys_reset_0'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /proc_sys_reset_0'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /proc_sys_reset_0'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs iomodule_0/SLMB/IO'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /proc_sys_reset_0'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /proc_sys_reset_0'
INFO: [BoardRule 102-15] connect_bd_net /reset_0 /microblaze_mcs_0/Reset
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_LOW /reset_0
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_sys (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins mig_7series_0/clk_ref_i]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_sys (100 MHz)} Clk_slave {/mig_7series_0/ui_clk (100 MHz)} Clk_xbar {Auto} Master {/microblaze_0 (Cached)} Slave {/mig_7series_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins mig_7series_0/S_AXI]
Slave segment '/mig_7series_0/memmap/memaddr' is being assigned into address space '/microblaze_0/Data' at <0x8000_0000 [ 512M ]>.
Slave segment '/mig_7series_0/memmap/memaddr' is being assigned into address space '/microblaze_0/Instruction' at <0x8000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_sys (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins mig_7series_0/sys_clk_i]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins mig_7series_0/sys_rst]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /mig_7series_0]
INFO: [BoardRule 102-15] connect_bd_net /reset_0 /mig_7series_0/sys_rst
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_LOW /reset_0
apply_bd_automation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1871.312 ; gain = 21.586
endgroup
# Exports the open block design to a Tcl script
# Tip: omit -no_mig_contents if you want the MIG .prj details embedded
file mkdir ./bd_dump
write_bd_tcl -force -include_layout -no_ip_version -no_mig_contents ./bd_dump/system_bd.tcl
WARNING: [BD 41-2937] The design that will be created by this Tcl script contains the following user IPs:
/rgb2dvi_0
Please add the following user repository(s):
c:/Users/Dustin.Mock/fpga/digilent/vivado-library
before sourcing this Tcl script or use write_project_tcl.
INFO: [BD 5-148] Tcl file written out <C:/Users/Dustin.Mock/code/ece383/final_project_v4/bd_dump/system_bd.tcl>.

CRITICAL WARNING: [BD 5-339] The block design <system> has not been validated, therefore, a block design created using this Tcl file
<C:/Users/Dustin.Mock/code/ece383/final_project_v4/bd_dump/system_bd.tcl> may result in errors during validation.
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_vdma_0/Data_MM2S' to master interface '/axi_vdma_0/M_AXI_MM2S'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_vdma_0/Data_S2MM' to master interface '/axi_vdma_0/M_AXI_S2MM'. Please either complete or remove this path to resolve.
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/lmb_bram_if_cntlr_0/LMB_Clk
/axi_vdma_0/m_axis_mm2s_aclk
/axi_vdma_0/m_axi_s2mm_aclk
/axi_vdma_0/s_axis_s2mm_aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
# Writes address assignments (one CSV line per segment)
assign_bd_address -export_to_file ./bd_dump/address_map.csv -force
WARNING: [BD 5-679] The block design <system> has not been validated, therefore applying the addressing contained in the exported csv file <C:/Users/Dustin.Mock/code/ece383/final_project_v4/bd_dump/address_map.csv> might result in errors.
INFO: [BD 5-621] Generated address map in csv format to C:/Users/Dustin.Mock/code/ece383/final_project_v4/bd_dump/address_map.csv
report_ip_status -file ./bd_dump/ip_status.txt
C:/Users/Dustin.Mock/code/ece383/final_project_v4/bd_dump/ip_status.txt
file mkdir ./bd_dump
# Cells + VLNV
set f [open ./bd_dump/bd_cells.txt w]
file10725a08180
puts $f "BD cells (name : VLNV)"
foreach c [lsort [get_bd_cells]] {
  puts $f [format "%s : %s" $c [get_property VLNV $c]]
}
close $f
# Top-level scalar/vector ports
set f [open ./bd_dump/bd_ports.txt w]
file107258ddc10
puts $f "Top-level ports"
foreach p [lsort [get_bd_ports]] {
  puts $f $p
}
close $f
# Interface ports (e.g., DDR, AXI)
set f [open ./bd_dump/bd_intf_ports.txt w]
file10722d6ef00
puts $f "Top-level interface ports"
foreach p [lsort [get_bd_intf_ports]] {
  puts $f [format "%s : %s" $p [get_property VLNV $p]]
}
close $f
# Interface connections (shows who’s wired to who on AXI/Video/DDR buses)
set f [open ./bd_dump/bd_intf_conns.txt w]
file107258caa50
puts $f "Interface connections (pin <-> pin)"
foreach n [lsort [get_bd_intf_nets]] {
  set pins [lsort [get_bd_intf_pins -of_objects $n]]
  puts $f [join $pins "  <->  "]
}
close $f
# Clock/reset nets only, so the file stays small
set f [open ./bd_dump/bd_clk_reset_nets.txt w]
file1072a0f3b40
puts $f "Selected nets (clk/rst/areset only)"
foreach n [lsort [get_bd_nets]] {
  set nm [get_property NAME $n]
  if {[regexp -nocase {(clk|rst|areset)} $nm]} {
    set pins [lsort [get_bd_pins -of_objects $n]]
    puts $f "$nm : [join $pins {, }]"
  }
}
close $f
make_bd_intf_pins_external [get_bd_intf_pins mig_7series_0/DDR3]
# 2a) Hook VDMA read master into the memory interconnect
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/M_AXI_MM2S] \
                    [get_bd_intf_pins axi_interconnect_0/S04_AXI]
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins axi_interconnect_0/S04_AXI'
ERROR: [BD 5-106] Arguments to the connect_bd_intf_net command cannot be empty.
ERROR: [Common 17-39] 'connect_bd_intf_net' failed due to earlier errors.
# 3a) AXI4-Stream: VDMA MM2S -> Video Out
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S] \
                    [get_bd_intf_pins v_axi4s_vid_out_0/vid_axi4s]
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins v_axi4s_vid_out_0/vid_axi4s'
ERROR: [BD 5-106] Arguments to the connect_bd_intf_net command cannot be empty.
ERROR: [Common 17-39] 'connect_bd_intf_net' failed due to earlier errors.
# Grow axi_interconnect_0 to add S04_AXI
set ic [get_bd_cells axi_interconnect_0]
/axi_interconnect_0
set_property CONFIG.NUM_SI 5 $ic
5
# Hook the new S04 slot to the MIG/UI clock domain (same as your DDR fabric)
connect_bd_net [get_bd_pins mig_7series_0/ui_clk]            [get_bd_pins axi_interconnect_0/S04_ACLK]
connect_bd_net [get_bd_pins rst_mig_7series_0_100M/peripheral_aresetn] \
               [get_bd_pins axi_interconnect_0/S04_ARESETN]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/M_AXI_MM2S] \
                    [get_bd_intf_pins axi_interconnect_0/S04_AXI]
# Detach the pixel clock if it's currently driving the VDMA memory aclk
set vdma_mem_aclk_pin  [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk]
/axi_vdma_0/m_axi_mm2s_aclk
set old_net [get_bd_nets -of_objects $vdma_mem_aclk_pin]
/clk_wiz_0_pix_clk
if {$old_net ne ""} { disconnect_bd_net $old_net $vdma_mem_aclk_pin }
# Reclock to DDR fabric
connect_bd_net [get_bd_pins mig_7series_0/ui_clk] $vdma_mem_aclk_pin
# AXI4-Stream clock at PixelClk
connect_bd_net [get_bd_pins clk_wiz_0/pix_clk] \
               [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk]
# AXI4-Stream: VDMA -> AXI4S-to-Video Out
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S] \
                    [get_bd_intf_pins v_axi4s_vid_out_0/vid_axi4s]
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins v_axi4s_vid_out_0/vid_axi4s'
ERROR: [BD 5-106] Arguments to the connect_bd_intf_net command cannot be empty.
ERROR: [Common 17-39] 'connect_bd_intf_net' failed due to earlier errors.
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins clk_wiz_0/pix_clk] \
               [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk]'
clear
invalid command name "clear"
# ---------- 0) Helper: function to connect if both pins exist ----------
proc _safe_connect {net pinA pinB} {
  if {[llength [get_bd_pins -quiet $pinA]] && [llength [get_bd_pins -quiet $pinB]]} {
    if {![llength [get_bd_nets -quiet $net]]} { create_bd_net $net }
    catch { connect_bd_net [get_bd_nets $net] [get_bd_pins $pinA] [get_bd_pins $pinB] }
  }
}
proc _safe_iconnect {pinA pinB} {
  if {[llength [get_bd_intf_pins -quiet $pinA]] && [llength [get_bd_intf_pins -quiet $pinB]]} {
    catch { connect_bd_intf_net [get_bd_intf_pins $pinA] [get_bd_intf_pins $pinB] }
  }
}
# ---------- 1) AXI interconnect: add a slave slot for VDMA MM2S ----------
set ic [get_bd_cells -quiet axi_interconnect_0]
/axi_interconnect_0
if {$ic ne ""} {
  set cur_si [get_property CONFIG.NUM_SI $ic]
  if {$cur_si < 5} { set_property CONFIG.NUM_SI 5 $ic }
  # Clock/reset for S04 slot = MIG UI clock domain
  _safe_connect axi_ic_S04_ACLK   mig_7series_0/ui_clk  axi_interconnect_0/S04_ACLK
  _safe_connect axi_ic_S04_ARESET rst_mig_7series_0_100M/peripheral_aresetn axi_interconnect_0/S04_ARESETN
}
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/mig_7series_0_ui_clk'
ERROR: [BD 5-4] Error: running connect_bd_net.
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/rst_mig_7series_0_100M_peripheral_aresetn'
ERROR: [BD 5-4] Error: running connect_bd_net.
1
# ---------- 2) VDMA memory master  interconnect S04 ----------
_safe_iconnect axi_vdma_0/M_AXI_MM2S axi_interconnect_0/S04_AXI
WARNING: [BD 41-394] Exec TCL: all interface pins/ports are already connected to interface net '/axi_vdma_0_M_AXI_MM2S'
0
# ---------- 3) VDMA clocks: memory on MIG ui_clk, stream on PixelClk ----------
# Memory/read side
if {[llength [get_bd_pins -quiet axi_vdma_0/m_axi_mm2s_aclk]]} {
  # detach any old net
  set p [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk]
  set n [get_bd_nets -of $p]
  if {$n ne ""} { catch {disconnect_bd_net $n $p} }
  _safe_connect vdma_mm2s_mem_aclk mig_7series_0/ui_clk axi_vdma_0/m_axi_mm2s_aclk
}
0
# Stream/AXIS side (name is m_axis_mm2s_aclk in your design)
if {[llength [get_bd_pins -quiet axi_vdma_0/m_axis_mm2s_aclk]]} {
  _safe_connect vdma_mm2s_axis_aclk clk_wiz_0/pix_clk axi_vdma_0/m_axis_mm2s_aclk
}
0
# ---------- 4) VDMA stream pins  v_axi4s_vid_out_0 (scalar pins) ----------
# VDMA -> VideoOut
_safe_connect vdma_tdata  axi_vdma_0/m_axis_mm2s_tdata  v_axi4s_vid_out_0/s_axis_video_tdata
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/axi_vdma_0_m_axis_mm2s_tdata'
ERROR: [BD 5-4] Error: running connect_bd_net.
1
_safe_connect vdma_tlast  axi_vdma_0/m_axis_mm2s_tlast  v_axi4s_vid_out_0/s_axis_video_tlast
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/axi_vdma_0_m_axis_mm2s_tlast'
ERROR: [BD 5-4] Error: running connect_bd_net.
1
_safe_connect vdma_tuser  axi_vdma_0/m_axis_mm2s_tuser  v_axi4s_vid_out_0/s_axis_video_tuser
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/axi_vdma_0_m_axis_mm2s_tuser'
ERROR: [BD 5-4] Error: running connect_bd_net.
1
_safe_connect vdma_tvalid axi_vdma_0/m_axis_mm2s_tvalid v_axi4s_vid_out_0/s_axis_video_tvalid
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/axi_vdma_0_m_axis_mm2s_tvalid'
ERROR: [BD 5-4] Error: running connect_bd_net.
1
# Backpressure tready
_safe_connect vdma_tready v_axi4s_vid_out_0/s_axis_video_tready axi_vdma_0/m_axis_mm2s_tready
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/v_axi4s_vid_out_0_s_axis_video_tready'
ERROR: [BD 5-4] Error: running connect_bd_net.
1
# ---------- 5) Disable unused VDMA write (S2MM) channel ----------
if {[llength [get_bd_cells -quiet axi_vdma_0]]} {
  set_property -dict [list CONFIG.c_include_s2mm {0}] [get_bd_cells axi_vdma_0]
}
# ---------- 6) LMB BRAM controller cleanup ----------
# You have microblaze_0_local_memory already. If lmb_bram_if_cntlr_0 is stray, delete it; else give it a clock.
if {[llength [get_bd_cells -quiet lmb_bram_if_cntlr_0]]} {
  # If it's not used by MicroBlaze, delete it and its BRAM
  set used_by_mb [llength [get_bd_intf_nets -quiet -of [get_bd_intf_pins -quiet microblaze_0/DLMB]]]
  if {!$used_by_mb} {
    catch { delete_bd_objs [get_bd_cells lmb_bram_if_cntlr_0 lmb_bram_if_cntlr_0_bram] }
  } else {
    _safe_connect lmb_clk microblaze_0/Clk lmb_bram_if_cntlr_0/LMB_Clk
  }
}
0
# ---------- 7) Video Out clock/reset (just to be sure) ----------
_safe_connect vid_out_aclk    clk_wiz_0/pix_clk             v_axi4s_vid_out_0/aclk
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/clk_wiz_0_pix_clk'
ERROR: [BD 5-4] Error: running connect_bd_net.
1
_safe_connect vid_out_aresetn rst_pix/peripheral_aresetn    v_axi4s_vid_out_0/aresetn
ERROR: [BD 5-676] The sink </v_axi4s_vid_out_0/aresetn> is already connected to another source, therefore, it cannot be connected to source </rst_pix/peripheral_aresetn>.
1
# ---------- 8) rgb2dvi hookups ----------
# Pixel & serial clocks
_safe_connect rgb2dvi_pixclk  clk_wiz_0/pix_clk  rgb2dvi_0/PixelClk
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/clk_wiz_0_pix_clk'
ERROR: [BD 5-4] Error: running connect_bd_net.
1
_safe_connect rgb2dvi_serclk  clk_wiz_0/ser_clk  rgb2dvi_0/SerialClk
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/clk_wiz_0_ser_clk'
ERROR: [BD 5-4] Error: running connect_bd_net.
1
# Active-high reset for rgb2dvi: invert rst_pix/peripheral_reset if you have util_vector_logic_0
_safe_connect rgb2dvi_arst    util_vector_logic_0/Res rgb2dvi_0/aRst
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/util_vector_logic_0_Res'
ERROR: [BD 5-4] Error: running connect_bd_net.
1
# Parallel video from Video Out
_safe_connect vid_vde    v_axi4s_vid_out_0/vid_active_video rgb2dvi_0/vid_pVDE
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/v_axi4s_vid_out_0_vid_active_video'
ERROR: [BD 5-4] Error: running connect_bd_net.
1
_safe_connect vid_hs     v_axi4s_vid_out_0/vid_hsync        rgb2dvi_0/vid_pHSync
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/v_axi4s_vid_out_0_vid_hsync'
ERROR: [BD 5-4] Error: running connect_bd_net.
1
_safe_connect vid_vs     v_axi4s_vid_out_0/vid_vsync        rgb2dvi_0/vid_pVSync
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/v_axi4s_vid_out_0_vid_vsync'
ERROR: [BD 5-4] Error: running connect_bd_net.
1
_safe_connect vid_data   v_axi4s_vid_out_0/vid_data         rgb2dvi_0/vid_pData
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/v_axi4s_vid_out_0_vid_data'
ERROR: [BD 5-4] Error: running connect_bd_net.
1
# ---------- 9) MIG clocks ----------
# Keep sys_clk_i at 100 MHz. Feed clk_ref_i with 200 MHz if your clk_wiz exposes it.
if {[llength [get_bd_pins -quiet mig_7series_0/sys_clk_i]]} {
  _safe_connect mig_sysclk clk_wiz_0/clk_sys mig_7series_0/sys_clk_i
}
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/microblaze_0_Clk'
ERROR: [BD 5-4] Error: running connect_bd_net.
1
if {[llength [get_bd_pins -quiet clk_wiz_0/clk_ref_200]] && [llength [get_bd_pins -quiet mig_7series_0/clk_ref_i]]} {
  _safe_connect mig_refclk clk_wiz_0/clk_ref_200 mig_7series_0/clk_ref_i
}
# ---------- 10) Export DDR3 interface if missing ----------
if {![llength [get_bd_intf_ports -quiet DDR3]]} {
  catch { make_bd_intf_pins_external [get_bd_intf_pins mig_7series_0/DDR3] }
}
0
# ---------- 11) Validate & save ----------
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_timer_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </mig_7series_0/memmap/memaddr> is not assigned into address space </axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_intc_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_0/S_AXI/Reg> is not assigned into address space </axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not assigned into address space </axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </v_tc_0/ctrl/Reg> is not assigned into address space </axi_vdma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /rst_mig_7series_0_100M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /rst_mig_7series_0_100M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_mig_7series_0_100M'
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_I: Setting C_BASE_VECTORS to 0x00000000.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_vdma_0/axi_resetn (associated clock /axi_vdma_0/s_axi_lite_aclk) is connected to reset source /rst_pix/peripheral_reset (synchronous to clock source /clk_wiz_0/pix_clk).
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
WARNING: [BD 41-2180] Resetting the memory initialization file of </lmb_bram_if_cntlr_0_bram> to default.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /v_axi4s_vid_out_0/aresetn(ACTIVE_LOW) and /rst_pix/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_vdma_0/axi_resetn(ACTIVE_LOW) and /rst_pix/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /rgb2dvi_0/aRst(ACTIVE_HIGH) and /util_vector_logic_0/Res(ACTIVE_LOW)
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2035.609 ; gain = 85.430
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
# --- Video Out aresetn must be ACTIVE_LOW (use rst_pix/peripheral_aresetn)
if {[llength [get_bd_pins -quiet v_axi4s_vid_out_0/aresetn]]} {
  set p  [get_bd_pins v_axi4s_vid_out_0/aresetn]
  set n  [get_bd_nets -of $p]
  if {$n ne ""} { catch {disconnect_bd_net $n $p} }
  connect_bd_net [get_bd_pins rst_pix/peripheral_aresetn] $p
}
# --- VDMA axi_resetn must be ACTIVE_LOW from the AXI-Lite domain reset
# Prefer the proc_sys_reset that clocks the s_axi_lite_aclk domain (usually proc_sys_reset_0)
if {[llength [get_bd_pins -quiet axi_vdma_0/axi_resetn]]} {
  set p  [get_bd_pins axi_vdma_0/axi_resetn]
  set n  [get_bd_nets -of $p]
  if {$n ne ""} { catch {disconnect_bd_net $n $p} }
  connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] $p
}
# --- rgb2dvi expects ACTIVE_HIGH 'aRst'  drive it directly from the pixel-domain active-high reset
if {[llength [get_bd_pins -quiet rgb2dvi_0/aRst]]} {
  set p  [get_bd_pins rgb2dvi_0/aRst]
  set n  [get_bd_nets -of $p]
  if {$n ne ""} { catch {disconnect_bd_net $n $p} }
  # Use the active-high reset from the pixel domain
  connect_bd_net [get_bd_pins rst_pix/peripheral_reset] $p
}
# Optional: if util_vector_logic_0 was only for rgb2dvi reset, you can remove it:
# catch { delete_bd_objs [get_bd_cells util_vector_logic_0] }
# Create/overwrite an address segment: VDMA MM2S master -> MIG DDR space
set dma_as   [get_bd_addr_spaces  axi_vdma_0/Data_MM2S]
/axi_vdma_0/Data_MM2S
set mig_seg  [get_bd_addr_segs    mig_7series_0/memmap/memaddr]
/mig_7series_0/memmap/memaddr
# Remove any stale segment in this address space pointing at MIG (safe if none)
foreach s [get_bd_addr_segs -quiet -of $dma_as] {
  if {[string match *memmap/memaddr [get_property NAME $s]]} {
    catch { delete_bd_objs $s }
  }
}
# Map the VDMA MM2S master to DDR: 0x80000000..0x9FFFFFFF (512MB example)
create_bd_addr_seg -range 0x20000000 -offset 0x80000000 $dma_as $mig_seg SEG_VDMA_MM2S_to_DDR
/axi_vdma_0/Data_MM2S/SEG_VDMA_MM2S_to_DDR
# Exclude peripheral register windows from the VDMA master (optional but silences warnings)
foreach seg {
  axi_timer_0/S_AXI/Reg
  axi_intc_0/S_AXI/Reg
  axi_uartlite_0/S_AXI/Reg
  axi_vdma_0/S_AXI_LITE/Reg
  v_tc_0/ctrl/Reg
} {
  set s [get_bd_addr_segs -quiet $seg]
  if {[llength $s]} {
    catch { exclude_bd_addr_seg -target_address_space $dma_as $s }
  }
}
Slave segment '/axi_timer_0/S_AXI/Reg' is being assigned into address space '/axi_vdma_0/Data_MM2S' at <0x41C0_0000 [ 64K ]>.
Excluding slave segment /axi_timer_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Slave segment '/axi_intc_0/S_AXI/Reg' is being assigned into address space '/axi_vdma_0/Data_MM2S' at <0x4120_0000 [ 64K ]>.
Excluding slave segment /axi_intc_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/axi_vdma_0/Data_MM2S' at <0x4060_0000 [ 64K ]>.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Slave segment '/axi_vdma_0/S_AXI_LITE/Reg' is being assigned into address space '/axi_vdma_0/Data_MM2S' at <0x44A0_0000 [ 64K ]>.
Excluding slave segment /axi_vdma_0/S_AXI_LITE/Reg from address space /axi_vdma_0/Data_MM2S.
Slave segment '/v_tc_0/ctrl/Reg' is being assigned into address space '/axi_vdma_0/Data_MM2S' at <0x44A1_0000 [ 64K ]>.
Excluding slave segment /v_tc_0/ctrl/Reg from address space /axi_vdma_0/Data_MM2S.
validate_bd_design
Excluding slave segment /axi_timer_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_intc_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_vdma_0/S_AXI_LITE/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /v_tc_0/ctrl/Reg from address space /axi_vdma_0/Data_MM2S.
INFO: [Common 17-14] Message 'BD 41-1625' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_mig_7series_0_100M'
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_I: Setting C_BASE_VECTORS to 0x00000000.
CRITICAL WARNING: [BD 41-1343] Reset pin /rgb2dvi_0/aRst (associated clock /rgb2dvi_0/SerialClk) is connected to reset source /rst_pix/peripheral_reset (synchronous to clock source /clk_wiz_0/pix_clk).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/ser_clk.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/lmb_bram_if_cntlr_0/LMB_ABus
/lmb_bram_if_cntlr_0/LMB_AddrStrobe
/lmb_bram_if_cntlr_0/LMB_ReadStrobe
/axi_intc_0/intr

validate_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2052.453 ; gain = 13.621
assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
# Optional: export again
# assign_bd_address -export_to_file ./bd_dump/address_map.csv -force
save_bd_design
WARNING: [BD 41-597] NET <axi_ic_S04_ACLK> has no source
WARNING: [BD 41-597] NET <axi_ic_S04_ARESET> has no source
WARNING: [BD 41-597] NET <lmb_clk> has no source
WARNING: [BD 41-597] NET <mig_sysclk> has no source
WARNING: [BD 41-597] NET <rgb2dvi_arst> has no source
WARNING: [BD 41-597] NET <rgb2dvi_pixclk> has no source
WARNING: [BD 41-597] NET <rgb2dvi_serclk> has no source
WARNING: [BD 41-597] NET <vdma_mm2s_axis_aclk> has no source
WARNING: [BD 41-597] NET <vdma_mm2s_mem_aclk> has no source
WARNING: [BD 41-597] NET <vdma_tdata> has no source
WARNING: [BD 41-597] NET <vdma_tlast> has no source
WARNING: [BD 41-597] NET <vdma_tready> has no source
WARNING: [BD 41-597] NET <vdma_tuser> has no source
WARNING: [BD 41-597] NET <vdma_tvalid> has no source
WARNING: [BD 41-597] NET <vid_data> has no source
WARNING: [BD 41-597] NET <vid_hs> has no source
WARNING: [BD 41-597] NET <vid_out_aclk> has no source
WARNING: [BD 41-597] NET <vid_out_aresetn> has no source
WARNING: [BD 41-597] NET <vid_vde> has no source
WARNING: [BD 41-597] NET <vid_vs> has no source
Wrote  : <C:\Users\Dustin.Mock\code\ece383\final_project_v4\final_project_v4.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
# =====  A) Make rgb2dvi reset synchronous to SerialClk, fix reset polarities  =====
# Create a proc_sys_reset for the 5x TMDS (SerialClk) domain
if {![llength [get_bd_cells -quiet rst_ser]]} {
  create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ser
}
/rst_ser
# Clock it with SerialClk, use same external reset & CLK Wiz lock
connect_bd_net [get_bd_pins clk_wiz_0/ser_clk]      [get_bd_pins rst_ser/slowest_sync_clk]
connect_bd_net [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins rst_ser/ext_reset_in]
if {[llength [get_bd_pins -quiet clk_wiz_0/locked]]} {
  connect_bd_net [get_bd_pins clk_wiz_0/locked]     [get_bd_pins rst_ser/dcm_locked]
}
# v_axi4s_vid_out_0: aresetn must be ACTIVE_LOW and synchronous to PixelClk
# (rst_pix/peripheral_aresetn is already that)
set p [get_bd_pins -quiet v_axi4s_vid_out_0/aresetn]
/v_axi4s_vid_out_0/aresetn
if {$p ne ""} {
  set n [get_bd_nets -of $p]; if {$n ne ""} {catch {disconnect_bd_net $n $p}}
  connect_bd_net [get_bd_pins rst_pix/peripheral_aresetn] $p
}
# VDMA AXI-Lite reset (ACTIVE_LOW) should come from proc_sys_reset_0
set p [get_bd_pins -quiet axi_vdma_0/axi_resetn]
/axi_vdma_0/axi_resetn
if {$p ne ""} {
  set n [get_bd_nets -of $p]; if {$n ne ""} {catch {disconnect_bd_net $n $p}}
  connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] $p
}
# rgb2dvi aRst is ACTIVE_HIGH — drive it from a reset synchronous to SerialClk
set p [get_bd_pins -quiet rgb2dvi_0/aRst]
/rgb2dvi_0/aRst
if {$p ne ""} {
  set n [get_bd_nets -of $p]; if {$n ne ""} {catch {disconnect_bd_net $n $p}}
  connect_bd_net [get_bd_pins rst_ser/peripheral_reset] $p
}
# =====  B) Delete stray, driverless helper nets the earlier script created  =====
foreach n {
  axi_ic_S04_ACLK axi_ic_S04_ARESET lmb_clk mig_sysclk
  rgb2dvi_arst rgb2dvi_pixclk rgb2dvi_serclk
  vdma_mm2s_axis_aclk vdma_mm2s_mem_aclk
  vdma_tdata vdma_tlast vdma_tready vdma_tuser vdma_tvalid
  vid_data vid_hs vid_vde vid_vs vid_out_aclk vid_out_aresetn
} {
  catch { delete_bd_objs [get_bd_nets $n] }
}
# =====  C) Remove or fix the stray LMB BRAM controller  =====
# If it's not the one MicroBlaze is using, delete it (and its BRAM).
if {[llength [get_bd_cells -quiet lmb_bram_if_cntlr_0]]} {
  # Check if microblaze_0 uses microblaze_0_local_memory already; if so, nuke the extra controller.
  if {[llength [get_bd_cells -quiet microblaze_0_local_memory]]} {
    catch { delete_bd_objs [get_bd_cells lmb_bram_if_cntlr_0 lmb_bram_if_cntlr_0_bram] }
  } else {
    # Fallback: at least clock it so validation passes
    connect_bd_net [get_bd_pins microblaze_0/Clk] [get_bd_pins lmb_bram_if_cntlr_0/LMB_Clk]
  }
}
1
# =====  D) Tie off axi_intc_0/intr to 0 (or delete the intc if unused)  =====
if {[llength [get_bd_cells -quiet axi_intc_0]]} {
  if {![llength [get_bd_cells -quiet xlconstant_intr0]]} {
    create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_intr0
    set_property -dict [list CONFIG.CONST_VAL {0} CONFIG.CONST_WIDTH {1}] [get_bd_cells xlconstant_intr0]
  }
  # Connect constant 0 to INTC intr (handles width=1)
  if {[llength [get_bd_pins -quiet axi_intc_0/intr]]} {
    connect_bd_net [get_bd_pins xlconstant_intr0/dout] [get_bd_pins axi_intc_0/intr]
  }
}
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilconstant:1.0 for the IP type xilinx.com:ip:xlconstant:1.1 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:xlconstant:1.1 may be deprecated in future releases. More information on inline hdl IP is available in UG994 
# =====  E) Re-validate & save  =====
validate_bd_design
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_mig_7series_0_100M'
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_I: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/lmb_bram_if_cntlr_0/LMB_ABus
/lmb_bram_if_cntlr_0/LMB_AddrStrobe
/lmb_bram_if_cntlr_0/LMB_ReadStrobe

validate_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2084.871 ; gain = 3.164
assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
save_bd_design
Wrote  : <C:\Users\Dustin.Mock\code\ece383\final_project_v4\final_project_v4.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
# 1) If a stray top-level LMB BRAM controller exists, delete it (and its BRAM)
set stray_lmbs [get_bd_cells -quiet -filter {NAME =~ "lmb_bram_if_cntlr_*"}]
/lmb_bram_if_cntlr_0 /lmb_bram_if_cntlr_0_bram
if {[llength $stray_lmbs]} {
  # Try deleting any BRAM paired with it first (name usually ends with _bram)
  foreach c $stray_lmbs {
    set bram [get_bd_cells -quiet ${c}_bram]
    if {$bram ne ""} { catch { delete_bd_objs $bram } }
    catch { delete_bd_objs $c }
  }
}
# 2) (Safety) If an LMB controller still remains, at least clock it so it won’t complain
if {[llength [get_bd_cells -quiet lmb_bram_if_cntlr_0]]} {
  connect_bd_net [get_bd_pins microblaze_0/Clk] [get_bd_pins lmb_bram_if_cntlr_0/LMB_Clk]
  # Tie off the remaining LMB control pins to zero to silence validation (rarely needed)
  if {![llength [get_bd_cells -quiet xlconstant_lmb0]]} {
    create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_lmb0
    set_property -dict [list CONFIG.CONST_VAL {0} CONFIG.CONST_WIDTH {32}] [get_bd_cells xlconstant_lmb0]
  }
  foreach p {LMB_ABus LMB_AddrStrobe LMB_ReadStrobe} {
    if {[llength [get_bd_pins -quiet lmb_bram_if_cntlr_0/$p]]} {
      connect_bd_net [get_bd_pins xlconstant_lmb0/dout] [get_bd_pins lmb_bram_if_cntlr_0/$p]
    }
  }
}
# 3) Validate, assign addresses, save
validate_bd_design
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_I: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
validate_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2084.871 ; gain = 0.000
assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
save_bd_design
WARNING: [BD 41-2671] The dangling interface net <lmb_bram_if_cntlr_0_BRAM_PORT> will not be written out to the BD file.
Wrote  : <C:\Users\Dustin.Mock\code\ece383\final_project_v4\final_project_v4.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {130.958} \
  CONFIG.CLKOUT1_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT2_JITTER {159.371} \
  CONFIG.CLKOUT2_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {40} \
  CONFIG.CLKOUT3_JITTER {114.829} \
  CONFIG.CLKOUT3_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {200} \
  CONFIG.CLKOUT4_JITTER {114.829} \
  CONFIG.CLKOUT4_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {200} \
  CONFIG.CLKOUT4_USED {true} \
  CONFIG.CLK_OUT4_PORT {clk_ref_200} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {25} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {5} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {5} \
  CONFIG.NUM_OUT_CLKS {4} \
] [get_bd_cells clk_wiz_0]
endgroup
disconnect_bd_net /microblaze_0_Clk [get_bd_pins mig_7series_0/clk_ref_i]
connect_bd_net [get_bd_pins mig_7series_0/clk_ref_i] [get_bd_pins clk_wiz_0/clk_ref_200]
startgroup
set_property -dict [list \
  CONFIG.GEN_F0_VBLANK_HEND {840} \
  CONFIG.GEN_F0_VBLANK_HSTART {840} \
  CONFIG.GEN_F0_VFRAME_SIZE {628} \
  CONFIG.GEN_F0_VSYNC_HEND {840} \
  CONFIG.GEN_F0_VSYNC_HSTART {840} \
  CONFIG.GEN_F0_VSYNC_VEND {605} \
  CONFIG.GEN_F0_VSYNC_VSTART {601} \
  CONFIG.GEN_HACTIVE_SIZE {800} \
  CONFIG.GEN_HFRAME_SIZE {1056} \
  CONFIG.GEN_HSYNC_END {968} \
  CONFIG.GEN_HSYNC_START {840} \
  CONFIG.GEN_VACTIVE_SIZE {600} \
  CONFIG.VIDEO_MODE {Custom} \
] [get_bd_cells v_tc_0]
endgroup
validate_bd_design
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_I: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
validate_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2163.160 ; gain = 2.867
save_bd_design
WARNING: [BD 41-2671] The dangling interface net <lmb_bram_if_cntlr_0_BRAM_PORT> will not be written out to the BD file.
Wrote  : <C:\Users\Dustin.Mock\code\ece383\final_project_v4\final_project_v4.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/util_vector_logic_0/Op1'(8) to pin '/rst_pix/peripheral_reset'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/synth/system.vhd
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/util_vector_logic_0/Op1'(8) to pin '/rst_pix/peripheral_reset'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/sim/system.vhd
VHDL Output written to : c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Exporting to file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_microblaze_mcs_0_0/bd_0/hw_handoff/system_microblaze_mcs_0_0.hwh
Generated Hardware Definition File c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_microblaze_mcs_0_0/bd_0/synth/system_microblaze_mcs_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_mcs_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_pix .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
WARNING: [IP_Flow 19-5160] IP 'system_axi_interconnect_0_imp_xbar_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ser .
WARNING: [IP_Flow 19-5160] IP 'system_xlconstant_intr0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_intr0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'system_axi_interconnect_0_imp_auto_cc_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s04_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'system_axi_interconnect_0_imp_auto_cc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m05_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m05_couplers/auto_ds .
Exporting to file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_intc_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_cc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_cc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_6
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_us_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_us_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_timer_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_uartlite_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_vdma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_clk_wiz_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_dlmb_v10_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_ilmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_ilmb_v10_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lmb_bram_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_mdm_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_microblaze_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_microblaze_mcs_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_proc_sys_reset_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_proc_sys_reset_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_reset_inv_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rgb2dvi_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rst_mig_7series_0_100M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rst_ser_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_util_vector_logic_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_v_tc_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_intc_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_cc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_cc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_5
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_vector_logic_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rst_mig_7series_0_100M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rst_ser_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_v_tc_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rgb2dvi_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_us_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_us_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_us_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_5
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_us_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_timer_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uartlite_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_vdma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_clk_wiz_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_dlmb_v10_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_ilmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_ilmb_v10_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lmb_bram_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_mdm_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_microblaze_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_microblaze_mcs_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_proc_sys_reset_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_proc_sys_reset_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_reset_inv_0_0
ERROR: [Common 17-70] Application Exception: Top module not set for fileset 'sources_1'. Please ensure that a valid value is provided for 'top'. The value for 'top' can be set/changed using the 'Top Module Name' field under 'Project Settings', or using the 'set_property top' Tcl command (e.g. set_property top <name> [current_fileset]).
make_wrapper -files [get_files C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/hdl/system_wrapper.vhd
update_compile_order -fileset sources_1
# Remove the unnecessary inverter to clear width-mismatch warnings
if {[llength [get_bd_cells -quiet util_vector_logic_0]]} {
  delete_bd_objs [get_bd_cells util_vector_logic_0]
}
validate_bd_design
Excluding slave segment /axi_timer_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_intc_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_vdma_0/S_AXI_LITE/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /v_tc_0/ctrl/Reg from address space /axi_vdma_0/Data_MM2S.
INFO: [Common 17-14] Message 'BD 41-1625' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_I: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
validate_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2525.566 ; gain = 16.461
save_bd_design
WARNING: [BD 41-2671] The dangling interface net <lmb_bram_if_cntlr_0_BRAM_PORT> will not be written out to the BD file.
WARNING: [BD 41-597] NET <util_vector_logic_0_Res> has no source
Wrote  : <C:\Users\Dustin.Mock\code\ece383\final_project_v4\final_project_v4.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Wrote  : <C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-166] Source port for the net:util_vector_logic_0_Res is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/synth/system.vhd
WARNING: [BD 41-166] Source port for the net:util_vector_logic_0_Res is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/sim/system.vhd
VHDL Output written to : c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/hdl/system_wrapper.vhd
Exporting to file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_microblaze_mcs_0_0/bd_0/hw_handoff/system_microblaze_mcs_0_0.hwh
Generated Hardware Definition File c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_microblaze_mcs_0_0/bd_0/synth/system_microblaze_mcs_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'system_axi_interconnect_0_imp_auto_cc_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s04_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'system_axi_interconnect_0_imp_auto_cc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m05_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m05_couplers/auto_ds .
Exporting to file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_intc_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_cc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_cc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_6
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_us_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_us_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_timer_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_uartlite_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_vdma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_clk_wiz_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_dlmb_v10_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_ilmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_ilmb_v10_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lmb_bram_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_mdm_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_microblaze_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_microblaze_mcs_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_proc_sys_reset_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_proc_sys_reset_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_reset_inv_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rgb2dvi_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rst_mig_7series_0_100M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rst_ser_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_v_tc_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_intc_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_cc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_cc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_timer_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uartlite_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_vdma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_ilmb_v10_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_microblaze_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_reset_inv_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_v_tc_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_microblaze_mcs_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rst_mig_7series_0_100M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_5
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_clk_wiz_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_ilmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_mdm_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_proc_sys_reset_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_dlmb_v10_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lmb_bram_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_proc_sys_reset_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rst_ser_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_5
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_us_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_us_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_us_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rgb2dvi_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_us_3
[Mon Aug 18 14:50:39 2025] Launched system_axi_interconnect_0_imp_xbar_0_synth_1, system_mdm_1_0_synth_1, system_microblaze_0_0_synth_1, system_axi_timer_0_0_synth_1, system_axi_vdma_0_0_synth_1, system_v_tc_0_0_synth_1, system_proc_sys_reset_1_0_synth_1, system_clk_wiz_0_0_synth_1, system_mig_7series_0_1_synth_1, system_dlmb_v10_0_synth_1, system_ilmb_bram_if_cntlr_0_synth_1, system_lmb_bram_0_synth_1, system_microblaze_mcs_0_0_synth_1, system_v_axi4s_vid_out_0_0_synth_1, system_dlmb_bram_if_cntlr_0_synth_1, system_rgb2dvi_0_0_synth_1, system_axi_intc_0_0_synth_1, system_ilmb_v10_0_synth_1, system_axi_uartlite_0_0_synth_1, system_proc_sys_reset_0_0_synth_1, system_reset_inv_0_0_synth_1, system_rst_mig_7series_0_100M_0_synth_1, system_rst_ser_0_synth_1, system_axi_interconnect_0_imp_auto_pc_6_synth_1, system_axi_interconnect_0_imp_auto_us_3_synth_1, system_axi_interconnect_0_imp_auto_cc_1_synth_1, system_axi_interconnect_0_imp_auto_ds_0_synth_1, system_axi_interconnect_0_imp_auto_pc_5_synth_1, system_axi_interconnect_0_imp_auto_us_0_synth_1, system_axi_interconnect_0_imp_auto_pc_0_synth_1, system_axi_interconnect_0_imp_auto_ds_1_synth_1, system_axi_interconnect_0_imp_auto_us_1_synth_1, system_axi_interconnect_0_imp_auto_us_2_synth_1, system_axi_interconnect_0_imp_auto_ds_2_synth_1, system_axi_interconnect_0_imp_auto_ds_4_synth_1, system_axi_interconnect_0_imp_auto_pc_4_synth_1, system_axi_interconnect_0_imp_auto_cc_0_synth_1, system_axi_interconnect_0_imp_auto_pc_1_synth_1, system_axi_interconnect_0_imp_auto_ds_3_synth_1, system_axi_interconnect_0_imp_auto_ds_5_synth_1, system_axi_interconnect_0_imp_auto_pc_2_synth_1, system_axi_interconnect_0_imp_auto_pc_3_synth_1, synth_1...
Run output will be captured here:
system_axi_interconnect_0_imp_xbar_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_interconnect_0_imp_xbar_0_synth_1/runme.log
system_mdm_1_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_mdm_1_0_synth_1/runme.log
system_microblaze_0_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_microblaze_0_0_synth_1/runme.log
system_axi_timer_0_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_timer_0_0_synth_1/runme.log
system_axi_vdma_0_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_vdma_0_0_synth_1/runme.log
system_v_tc_0_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_v_tc_0_0_synth_1/runme.log
system_proc_sys_reset_1_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_proc_sys_reset_1_0_synth_1/runme.log
system_clk_wiz_0_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_clk_wiz_0_0_synth_1/runme.log
system_mig_7series_0_1_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_mig_7series_0_1_synth_1/runme.log
system_dlmb_v10_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_dlmb_v10_0_synth_1/runme.log
system_ilmb_bram_if_cntlr_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_ilmb_bram_if_cntlr_0_synth_1/runme.log
system_lmb_bram_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_lmb_bram_0_synth_1/runme.log
system_microblaze_mcs_0_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_microblaze_mcs_0_0_synth_1/runme.log
system_v_axi4s_vid_out_0_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_v_axi4s_vid_out_0_0_synth_1/runme.log
system_dlmb_bram_if_cntlr_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_dlmb_bram_if_cntlr_0_synth_1/runme.log
system_rgb2dvi_0_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_rgb2dvi_0_0_synth_1/runme.log
system_axi_intc_0_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_intc_0_0_synth_1/runme.log
system_ilmb_v10_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_ilmb_v10_0_synth_1/runme.log
system_axi_uartlite_0_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_uartlite_0_0_synth_1/runme.log
system_proc_sys_reset_0_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_proc_sys_reset_0_0_synth_1/runme.log
system_reset_inv_0_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_reset_inv_0_0_synth_1/runme.log
system_rst_mig_7series_0_100M_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_rst_mig_7series_0_100M_0_synth_1/runme.log
system_rst_ser_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_rst_ser_0_synth_1/runme.log
system_axi_interconnect_0_imp_auto_pc_6_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_interconnect_0_imp_auto_pc_6_synth_1/runme.log
system_axi_interconnect_0_imp_auto_us_3_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_interconnect_0_imp_auto_us_3_synth_1/runme.log
system_axi_interconnect_0_imp_auto_cc_1_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_interconnect_0_imp_auto_cc_1_synth_1/runme.log
system_axi_interconnect_0_imp_auto_ds_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_interconnect_0_imp_auto_ds_0_synth_1/runme.log
system_axi_interconnect_0_imp_auto_pc_5_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_interconnect_0_imp_auto_pc_5_synth_1/runme.log
system_axi_interconnect_0_imp_auto_us_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_interconnect_0_imp_auto_us_0_synth_1/runme.log
system_axi_interconnect_0_imp_auto_pc_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_interconnect_0_imp_auto_pc_0_synth_1/runme.log
system_axi_interconnect_0_imp_auto_ds_1_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_interconnect_0_imp_auto_ds_1_synth_1/runme.log
system_axi_interconnect_0_imp_auto_us_1_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_interconnect_0_imp_auto_us_1_synth_1/runme.log
system_axi_interconnect_0_imp_auto_us_2_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_interconnect_0_imp_auto_us_2_synth_1/runme.log
system_axi_interconnect_0_imp_auto_ds_2_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_interconnect_0_imp_auto_ds_2_synth_1/runme.log
system_axi_interconnect_0_imp_auto_ds_4_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_interconnect_0_imp_auto_ds_4_synth_1/runme.log
system_axi_interconnect_0_imp_auto_pc_4_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_interconnect_0_imp_auto_pc_4_synth_1/runme.log
system_axi_interconnect_0_imp_auto_cc_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_interconnect_0_imp_auto_cc_0_synth_1/runme.log
system_axi_interconnect_0_imp_auto_pc_1_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_interconnect_0_imp_auto_pc_1_synth_1/runme.log
system_axi_interconnect_0_imp_auto_ds_3_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_interconnect_0_imp_auto_ds_3_synth_1/runme.log
system_axi_interconnect_0_imp_auto_ds_5_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_interconnect_0_imp_auto_ds_5_synth_1/runme.log
system_axi_interconnect_0_imp_auto_pc_2_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_interconnect_0_imp_auto_pc_2_synth_1/runme.log
system_axi_interconnect_0_imp_auto_pc_3_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_interconnect_0_imp_auto_pc_3_synth_1/runme.log
synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/synth_1/runme.log
[Mon Aug 18 14:50:44 2025] Launched impl_1...
Run output will be captured here: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:36 ; elapsed = 00:00:58 . Memory (MB): peak = 2835.223 ; gain = 309.656
write_hw_platform -fixed -include_bit -force -file C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2024.2/data/embeddedsw) loading 5 seconds
ERROR: [Common 17-69] Command failed: Unable to get BIT file from implementation run. Please ensure implementation has been run all the way through Bitstream generation. Aborting write_hw_platform..
# If a stray reset_0 external port exists, delete it
if {[llength [get_bd_ports -quiet reset_0]]} {
  # Disconnect anything on it
  foreach p [get_bd_pins -quiet -of_objects [get_bd_ports reset_0]] {
    catch { disconnect_bd_net -net [get_bd_nets -of $p] $p }
  }
  delete_bd_objs [get_bd_ports reset_0]
}
# Make sure proc_sys_reset_0 gets the external 'reset' port
if {![llength [get_bd_ports -quiet reset]]} {
  make_bd_pins_external [get_bd_pins proc_sys_reset_0/ext_reset_in]
  set_property name reset [get_bd_ports ext_reset_in_0]
} else {
  connect_bd_net [get_bd_ports reset] [get_bd_pins proc_sys_reset_0/ext_reset_in]
}
# If you added rst_ser (SerialClk domain), feed it from the same external reset:
if {[llength [get_bd_cells -quiet rst_ser]]} {
  connect_bd_net [get_bd_ports reset] [get_bd_pins rst_ser/ext_reset_in]
}
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/reset_1'
ERROR: [BD 5-4] Error: running connect_bd_net.
ERROR: [Common 17-39] 'connect_bd_net' failed due to earlier errors.
# 1) Find the existing reset net that drives proc_sys_reset_0/ext_reset_in
set rst_pin  [get_bd_pins -quiet proc_sys_reset_0/ext_reset_in]
/proc_sys_reset_0/ext_reset_in
set rst_net  [get_bd_nets -quiet -of_objects $rst_pin]
/reset_1
# 2) Pick whichever external reset port you already have (reset or reset_1 or ext_reset_in_0)
set ext_rst_port ""
foreach cand {reset reset_1 ext_reset_in_0} {
  if {[llength [get_bd_ports -quiet $cand]]} { set ext_rst_port $cand; break }
}
# If none exists, make one from the existing reset net
if {$ext_rst_port eq ""} {
  make_bd_pins_external $rst_pin
  set ext_rst_port [lindex [get_bd_ports -quiet] end]  ;# whatever Vivado just created
  # Optional: rename it to 'reset'
  catch { set_property name reset [get_bd_ports $ext_rst_port] }
}
# 3) Put that external port on the SAME net as proc_sys_reset_0/ext_reset_in
#    (This avoids creating a new net and triggering the "already connected" error.)
connect_bd_net $rst_net [get_bd_ports $ext_rst_port]
ERROR: [BD 41-701] connect_bd_net requires at least two pins/ports, or one pin/port and a net
ERROR: [BD 5-4] Error: running connect_bd_net.
ERROR: [Common 17-39] 'connect_bd_net' failed due to earlier errors.
# Find the reset pin and its existing net
set rst_pin  [get_bd_pins -quiet proc_sys_reset_0/ext_reset_in]
/proc_sys_reset_0/ext_reset_in
set rst_net  [get_bd_nets  -quiet -of_objects $rst_pin]
/reset_1
# If that net already has an external port, use it; else create one
set rst_ports [get_bd_ports -quiet -of_objects $rst_net]
/reset
if {[llength $rst_ports] == 0} {
  make_bd_pins_external $rst_pin
  set rst_ports [get_bd_ports -quiet -of_objects $rst_net]
}
# Keep the first external port, rename it to 'reset'
set rst_port [lindex $rst_ports 0]
/reset
catch { set_property name reset $rst_port }
WARNING: [BD 41-159] Requested name '' is already in use, renaming to 'reset_1'
0
# Delete any extra external reset ports on the same net (avoid LOC conflicts)
for {set i 1} {$i < [llength $rst_ports]} {incr i} {
  catch { delete_bd_objs [lindex $rst_ports $i] }
}
# If you have rst_ser (SerialClk domain), put its ext_reset_in on this net too
if {[llength [get_bd_cells -quiet rst_ser]]} {
  connect_bd_net $rst_net [get_bd_pins rst_ser/ext_reset_in]
}
ERROR: [BD 41-701] connect_bd_net requires at least two pins/ports, or one pin/port and a net
ERROR: [BD 5-4] Error: running connect_bd_net.
ERROR: [Common 17-39] 'connect_bd_net' failed due to earlier errors.
# === normalize the main external reset ===
# 1) Find the PSR pin and the net it already sits on
set rst_pin  [get_bd_pins  -quiet proc_sys_reset_0/ext_reset_in]
/proc_sys_reset_0/ext_reset_in
set rst_net  [get_bd_nets  -quiet -of_objects $rst_pin]
/reset_1
# 2) Ensure that net has exactly ONE external port, named 'reset'
set net_ports [get_bd_ports -quiet -of_objects $rst_net]
/reset_1
if {[llength $net_ports] == 0} {
  make_bd_pins_external $rst_pin
  set net_ports [get_bd_ports -quiet -of_objects $rst_net]
}
# Pick the keeper port
set keep_port ""
if {[llength [get_bd_ports -quiet reset]]} {
  set keep_port [get_bd_ports -quiet reset]
  # If keep_port isn't on rst_net yet, force it onto rst_net
  if {![llength [get_bd_ports -quiet -of_objects $rst_net]]} {
    # unlikely, but just in case:
    connect_bd_net $rst_net $keep_port
  }
} else {
  # rename the first port on the net to 'reset' (ignore if it already exists)
  set keep_port [lindex $net_ports 0]
  catch { set_property name reset $keep_port }
  # Re-fetch in case Vivado had to rename to reset_1 etc.
  if {![llength [get_bd_ports -quiet reset]]} {
    # fall back to whatever the first port is
    set keep_port [lindex [get_bd_ports -quiet -of_objects $rst_net] 0]
  } else {
    set keep_port [get_bd_ports -quiet reset]
  }
}
/reset
# Delete any other external reset-like ports on the SAME net to avoid LOC clashes
foreach p $net_ports {
  if {$p ne $keep_port} { catch { delete_bd_objs $p } }
}
# === hook other reset generators to the SAME external reset net ===
# Helper: connect a pin to the 'reset' port's net (disconnect old if needed)
proc _join_reset_net {pin_name} {
  if {![llength [get_bd_pins -quiet $pin_name]]} { return }
  set p [get_bd_pins $pin_name]
  set n [get_bd_nets -quiet -of_objects $p]
  if {$n ne ""} { catch { disconnect_bd_net $n $p } }
  # use two-endpoint form to avoid net-object quirks
  connect_bd_net [get_bd_ports reset] $p
}
# If you have rst_ser (SerialClk domain), attach its ext_reset_in to 'reset'
if {[llength [get_bd_cells -quiet rst_ser]]} {
  _join_reset_net rst_ser/ext_reset_in
}
# Pixel-domain proc_sys_reset (if not already on the same net)
_join_reset_net proc_sys_reset_0/ext_reset_in
validate_bd_design
delete_bd_objs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3055.492 ; gain = 0.000
Excluding slave segment /axi_timer_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_intc_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_vdma_0/S_AXI_LITE/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /v_tc_0/ctrl/Reg from address space /axi_vdma_0/Data_MM2S.
INFO: [Common 17-14] Message 'BD 41-1625' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_I: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 3055.492 ; gain = 0.000
save_bd_design
WARNING: [BD 41-2671] The dangling interface net <lmb_bram_if_cntlr_0_BRAM_PORT> will not be written out to the BD file.
WARNING: [BD 41-597] NET <util_vector_logic_0_Res> has no source
Wrote  : <C:\Users\Dustin.Mock\code\ece383\final_project_v4\final_project_v4.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
if {[llength [get_bd_cells -quiet microblaze_mcs_0]]} {
  delete_bd_objs [get_bd_cells microblaze_mcs_0]
}
## HDMI Source (J8) TMDS outputs — Digilent Nexys Video (XC7A200T SBG484)
## I/O standard for all TMDS differential outputs
set_property IOSTANDARD TMDS_33 [get_ports {hdmi_tx_clk_p}]
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
file mkdir C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/constrs_1
file mkdir C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/constrs_1/new
close [ open C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/constrs_1/new/nexys_hdmi.xdc w ]
add_files -fileset constrs_1 C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/constrs_1/new/nexys_hdmi.xdc
open_project C:/Users/Dustin.Mock/code/ece383/Lab2/Lab2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Dustin.Mock/code/ece383-eadaa713c3e5065b652eb90ba7d57234c0d53428/ece383-eadaa713c3e5065b652eb90ba7d57234c0d53428/Lab2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
current_project final_project_v4
# ========= 1) Create/ensure a 5-bit top-level 'btn[4:0]' input port =========
if {![llength [get_bd_ports -quiet btn]]} {
  create_bd_port -dir I -from 4 -to 0 btn
}
/btn
# ========= 2) Create the AXI GPIO for buttons (inputs only) =========
set gpio_name axi_gpio_btn
axi_gpio_btn
if {![llength [get_bd_cells -quiet $gpio_name]]} {
  create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 $gpio_name
}
/axi_gpio_btn
# Make it 5 bits, all inputs, single channel, (optional) enable interrupt = 1 to use with AXI INTC
set_property -dict [list \
  CONFIG.C_GPIO_WIDTH {5} \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_ALL_OUTPUTS {0} \
  CONFIG.C_IS_DUAL {0} \
  CONFIG.C_INTERRUPT_PRESENT {1} \
] [get_bd_cells $gpio_name]
# Connect the buttons to the GPIO input bus
# (gpio_io_i width is 5; this ties the whole vector)
connect_bd_net [get_bd_ports btn] [get_bd_pins $gpio_name/gpio_io_i]
# ========= 3) Clocks & resets for the GPIO & its AXI-Lite =========
# Use your 100 MHz system clock and proc_sys_reset_0 for aresetn
connect_bd_net [get_bd_pins clk_wiz_0/clk_sys]                 [get_bd_pins $gpio_name/s_axi_aclk]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins $gpio_name/s_axi_aresetn]
# ========= 4) Hook S_AXI to the interconnect on a free M port =========
# Helper: find a free Mxx_AXI slot (grow NUM_MI if needed)
proc _connect_slave_to_ic {ip_path} {
  set ic [get_bd_cells -quiet axi_interconnect_0]
  if {$ic eq ""} { error "axi_interconnect_0 not found" }

  # Ensure enough MI slots exist
  set num_mi [get_property CONFIG.NUM_MI $ic]
  # Find a free one
  set free_idx -1
  for {set i 0} {$i < $num_mi} {incr i} {
    set pin [format "axi_interconnect_0/M%02d_AXI" $i]
    if {![llength [get_bd_intf_nets -quiet -of_objects [get_bd_intf_pins -quiet $pin]]]} {
      set free_idx $i; break
    }
  }
  if {$free_idx < 0} {
    incr num_mi
    set_property CONFIG.NUM_MI $num_mi $ic
    set free_idx [expr {$num_mi-1}]
  }
  set tgt_pin [format "axi_interconnect_0/M%02d_AXI" $free_idx]

  # Clock/reset that MI slot with the same sys clock/reset as other peripherals
  # (These pins exist when NUM_MI >= free_idx+1)
  set mi_aclk   [format "axi_interconnect_0/M%02d_ACLK"   $free_idx]
  set mi_areset [format "axi_interconnect_0/M%02d_ARESETN" $free_idx]
  if {[llength [get_bd_pins -quiet $mi_aclk]]} {
    connect_bd_net [get_bd_pins clk_wiz_0/clk_sys] $mi_aclk
  }
  if {[llength [get_bd_pins -quiet $mi_areset]]} {
    connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] $mi_areset
  }

  # Now connect the AXI-Lite slave to that MI slot
  connect_bd_intf_net [get_bd_intf_pins ${ip_path}/S_AXI] [get_bd_intf_pins $tgt_pin]
}
_connect_slave_to_ic $gpio_name
ERROR: [Common 17-161] Invalid option value 'axi_interconnect_0/M06_ACLK' specified for 'objects'.
current_project Lab2
current_project final_project_v4
# ========= 1) Create/ensure a 5-bit top-level 'btn[4:0]' input port =========
if {![llength [get_bd_ports -quiet btn]]} {
  create_bd_port -dir I -from 4 -to 0 btn
}
# ========= 2) Create the AXI GPIO for buttons (inputs only) =========
set gpio_name axi_gpio_btn
axi_gpio_btn
if {![llength [get_bd_cells -quiet $gpio_name]]} {
  create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 $gpio_name
}
# Make it 5 bits, all inputs, single channel, (optional) enable interrupt = 1 to use with AXI INTC
set_property -dict [list \
  CONFIG.C_GPIO_WIDTH {5} \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_ALL_OUTPUTS {0} \
  CONFIG.C_IS_DUAL {0} \
  CONFIG.C_INTERRUPT_PRESENT {1} \
] [get_bd_cells $gpio_name]
# Connect the buttons to the GPIO input bus
# (gpio_io_i width is 5; this ties the whole vector)
connect_bd_net [get_bd_ports btn] [get_bd_pins $gpio_name/gpio_io_i]
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/btn_1'
ERROR: [BD 5-4] Error: running connect_bd_net.
ERROR: [Common 17-39] 'connect_bd_net' failed due to earlier errors.
# =========================
# AXI GPIO for buttons
# =========================
set gpio_name axi_gpio_btn
axi_gpio_btn
# 0) Ensure top-level 5-bit btn[4:0] exists
if {![llength [get_bd_ports -quiet btn]]} {
  create_bd_port -dir I -from 4 -to 0 btn
}
# 1) Create/configure AXI GPIO
if {![llength [get_bd_cells -quiet $gpio_name]]} {
  create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 $gpio_name
}
set_property -dict [list \
  CONFIG.C_GPIO_WIDTH {5} \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_ALL_OUTPUTS {0} \
  CONFIG.C_IS_DUAL {0} \
  CONFIG.C_INTERRUPT_PRESENT {1} \
] [get_bd_cells $gpio_name]
# 2) Connect btn[4:0] -> gpio_io_i (avoid "already connected" error)
set btn_port [get_bd_ports -quiet btn]
/btn
set btn_pin  [get_bd_pins  -quiet $gpio_name/gpio_io_i]
/axi_gpio_btn/gpio_io_i
if {$btn_port ne "" && $btn_pin ne ""} {
  set net_port [get_bd_nets -quiet -of_objects $btn_port]
  set net_pin  [get_bd_nets -quiet -of_objects $btn_pin]
  if {$net_pin eq ""} {
    catch { connect_bd_net $btn_port $btn_pin }
  } elseif {$net_port ne "" && $net_port ne $net_pin} {
    catch { disconnect_bd_net $net_pin $btn_pin }
    catch { connect_bd_net $btn_port $btn_pin }
  }
}
# 3) Clock/reset to system domain (100 MHz / proc_sys_reset_0)
catch { connect_bd_net [get_bd_pins clk_wiz_0/clk_sys]                      [get_bd_pins $gpio_name/s_axi_aclk] }
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/microblaze_0_Clk'
ERROR: [BD 5-4] Error: running connect_bd_net.
1
catch { connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn]    [get_bd_pins $gpio_name/s_axi_aresetn] }
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/proc_sys_reset_0_peripheral_aresetn'
ERROR: [BD 5-4] Error: running connect_bd_net.
1
# 4) Hook S_AXI to an interconnect master slot (grow if needed)
proc connect_axi_slave_to_ic {slave_cell} {
  # Prefer axi_interconnect_0, else fall back to axi_smc_0 (SmartConnect)
  set ic [get_bd_cells -quiet axi_interconnect_0]
  set smc [get_bd_cells -quiet axi_smc_0]
  if {$ic eq "" && $smc eq ""} { error "No AXI interconnect/smartconnect found." }

  if {$ic ne ""} {
    # ----- AXI Interconnect path -----
    # Find or create a free Mxx slot
    set num_mi [get_property CONFIG.NUM_MI $ic]
    set free_idx -1
    for {set i 0} {$i < $num_mi} {incr i} {
      set m_if [format "axi_interconnect_0/M%02d_AXI" $i]
      set used [get_bd_intf_nets -quiet -of_objects [get_bd_intf_pins -quiet $m_if]]
      if {![llength $used]} { set free_idx $i; break }
    }
    if {$free_idx < 0} {
      incr num_mi
      set_property CONFIG.NUM_MI $num_mi $ic
      set free_idx [expr {$num_mi-1}]
    }
    set m_if   [format "axi_interconnect_0/M%02d_AXI"    $free_idx]
    set m_aclk [format "axi_interconnect_0/M%02d_ACLK"   $free_idx]
    set m_rstn [format "axi_interconnect_0/M%02d_ARESETN" $free_idx]

    # Connect interface
    catch { connect_bd_intf_net [get_bd_intf_pins ${slave_cell}/S_AXI] [get_bd_intf_pins $m_if] }

    # Clocking for that slot if pins exist, else use global ACLK/ARESETN
    if {[llength [get_bd_pins -quiet $m_aclk]]} {
      catch { connect_bd_net [get_bd_pins clk_wiz_0/clk_sys] [get_bd_pins $m_aclk] }
    } else {
      catch { connect_bd_net [get_bd_pins clk_wiz_0/clk_sys] [get_bd_pins axi_interconnect_0/ACLK] }
    }
    if {[llength [get_bd_pins -quiet $m_rstn]]} {
      catch { connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins $m_rstn] }
    } else {
      catch { connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_interconnect_0/ARESETN] }
    }
  } else {
    # ----- SmartConnect path (axi_smc_0) -----
    # Find a free Mxx_AXI on SmartConnect
    set mi_cnt [get_property CONFIG.NUM_MI [get_bd_cells axi_smc_0]]
    set free_idx -1
    for {set i 0} {$i < $mi_cnt} {incr i} {
      set m_if [format "axi_smc_0/M%02d_AXI" $i]
      set used [get_bd_intf_nets -quiet -of_objects [get_bd_intf_pins -quiet $m_if]]
      if {![llength $used]} { set free_idx $i; break }
    }
    if {$free_idx < 0} {
      incr mi_cnt
      set_property CONFIG.NUM_MI $mi_cnt [get_bd_cells axi_smc_0]
      set free_idx [expr {$mi_cnt-1}]
    }
    set m_if [format "axi_smc_0/M%02d_AXI" $free_idx]
    catch { connect_bd_intf_net [get_bd_intf_pins ${slave_cell}/S_AXI] [get_bd_intf_pins $m_if] }
    # SmartConnect uses a single ACLK/ARESETN
    catch { connect_bd_net [get_bd_pins clk_wiz_0/clk_sys]                   [get_bd_pins axi_smc_0/aclk] }
    catch { connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_smc_0/aresetn] }
  }
}
connect_axi_slave_to_ic $gpio_name
0
# 5) Optional: connect interrupt to axi_intc_0 (bit 0)
if {[llength [get_bd_cells -quiet axi_intc_0]]} {
  if {[llength [get_bd_pins -quiet axi_intc_0/intr[0]]]} {
    catch { connect_bd_net [get_bd_pins $gpio_name/ip2intc_irpt] [get_bd_pins axi_intc_0/intr[0]] }
  } elseif {[llength [get_bd_pins -quiet axi_intc_0/intr]]} {
    catch { connect_bd_net [get_bd_pins $gpio_name/ip2intc_irpt] [get_bd_pins axi_intc_0/intr] }
  }
  catch { connect_bd_net [get_bd_pins clk_wiz_0/clk_sys]                   [get_bd_pins axi_intc_0/s_axi_aclk] }
  catch { connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_intc_0/s_axi_aresetn] }
}
ERROR: [BD 5-676] The sink </axi_intc_0/intr> is already connected to another source, therefore, it cannot be connected to source </axi_gpio_btn/ip2intc_irpt>.
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/microblaze_0_Clk'
ERROR: [BD 5-4] Error: running connect_bd_net.
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/proc_sys_reset_0_peripheral_aresetn'
ERROR: [BD 5-4] Error: running connect_bd_net.
1
# 6) Address, validate, save
assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/axi_gpio_btn/S_AXI/Reg' is being assigned into address space '/axi_vdma_0/Data_MM2S' at <0x4000_0000 [ 64K ]>.
WARNING: [BD 41-1051] Slave segment '/axi_gpio_btn/S_AXI/Reg' with 'register' usage does not match address space '/axi_vdma_0/Data_MM2S' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /axi_gpio_btn/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Slave segment '/axi_gpio_btn/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4000_0000 [ 64K ]>.
Slave segment '/axi_gpio_btn/S_AXI/Reg' is being assigned into address space '/microblaze_0/Instruction' at <0x4000_0000 [ 64K ]>.
validate_bd_design
Excluding slave segment /axi_timer_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_intc_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_gpio_btn/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_vdma_0/S_AXI_LITE/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /v_tc_0/ctrl/Reg from address space /axi_vdma_0/Data_MM2S.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
validate_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3064.504 ; gain = 1.398
save_bd_design
WARNING: [BD 41-2671] The dangling interface net <lmb_bram_if_cntlr_0_BRAM_PORT> will not be written out to the BD file.
WARNING: [BD 41-597] NET <util_vector_logic_0_Res> has no source
Wrote  : <C:\Users\Dustin.Mock\code\ece383\final_project_v4\final_project_v4.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
current_project Lab2
close_project
current_project final_project_v4
final_project_v4
# =========================
# AXI GPIO for buttons
# =========================
set gpio_name axi_gpio_btn
axi_gpio_btn
# 0) Ensure top-level 5-bit btn[4:0] exists
if {![llength [get_bd_ports -quiet btn]]} {
  create_bd_port -dir I -from 4 -to 0 btn
}
# 1) Create/configure AXI GPIO
if {![llength [get_bd_cells -quiet $gpio_name]]} {
  create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 $gpio_name
}
set_property -dict [list \
  CONFIG.C_GPIO_WIDTH {5} \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_ALL_OUTPUTS {0} \
  CONFIG.C_IS_DUAL {0} \
  CONFIG.C_INTERRUPT_PRESENT {1} \
] [get_bd_cells $gpio_name]
# 2) Connect btn[4:0] -> gpio_io_i (avoid "already connected" error)
set btn_port [get_bd_ports -quiet btn]
/btn
set btn_pin  [get_bd_pins  -quiet $gpio_name/gpio_io_i]
/axi_gpio_btn/gpio_io_i
if {$btn_port ne "" && $btn_pin ne ""} {
  set net_port [get_bd_nets -quiet -of_objects $btn_port]
  set net_pin  [get_bd_nets -quiet -of_objects $btn_pin]
  if {$net_pin eq ""} {
    catch { connect_bd_net $btn_port $btn_pin }
  } elseif {$net_port ne "" && $net_port ne $net_pin} {
    catch { disconnect_bd_net $net_pin $btn_pin }
    catch { connect_bd_net $btn_port $btn_pin }
  }
}
# 3) Clock/reset to system domain (100 MHz / proc_sys_reset_0)
catch { connect_bd_net [get_bd_pins clk_wiz_0/clk_sys]                      [get_bd_pins $gpio_name/s_axi_aclk] }
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/microblaze_0_Clk'
ERROR: [BD 5-4] Error: running connect_bd_net.
1
catch { connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn]    [get_bd_pins $gpio_name/s_axi_aresetn] }
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/proc_sys_reset_0_peripheral_aresetn'
ERROR: [BD 5-4] Error: running connect_bd_net.
1
# 4) Hook S_AXI to an interconnect master slot (grow if needed)
proc connect_axi_slave_to_ic {slave_cell} {
  # Prefer axi_interconnect_0, else fall back to axi_smc_0 (SmartConnect)
  set ic [get_bd_cells -quiet axi_interconnect_0]
  set smc [get_bd_cells -quiet axi_smc_0]
  if {$ic eq "" && $smc eq ""} { error "No AXI interconnect/smartconnect found." }

  if {$ic ne ""} {
    # ----- AXI Interconnect path -----
    # Find or create a free Mxx slot
    set num_mi [get_property CONFIG.NUM_MI $ic]
    set free_idx -1
    for {set i 0} {$i < $num_mi} {incr i} {
      set m_if [format "axi_interconnect_0/M%02d_AXI" $i]
      set used [get_bd_intf_nets -quiet -of_objects [get_bd_intf_pins -quiet $m_if]]
      if {![llength $used]} { set free_idx $i; break }
    }
    if {$free_idx < 0} {
      incr num_mi
      set_property CONFIG.NUM_MI $num_mi $ic
      set free_idx [expr {$num_mi-1}]
    }
    set m_if   [format "axi_interconnect_0/M%02d_AXI"    $free_idx]
    set m_aclk [format "axi_interconnect_0/M%02d_ACLK"   $free_idx]
    set m_rstn [format "axi_interconnect_0/M%02d_ARESETN" $free_idx]

    # Connect interface
    catch { connect_bd_intf_net [get_bd_intf_pins ${slave_cell}/S_AXI] [get_bd_intf_pins $m_if] }

    # Clocking for that slot if pins exist, else use global ACLK/ARESETN
    if {[llength [get_bd_pins -quiet $m_aclk]]} {
      catch { connect_bd_net [get_bd_pins clk_wiz_0/clk_sys] [get_bd_pins $m_aclk] }
    } else {
      catch { connect_bd_net [get_bd_pins clk_wiz_0/clk_sys] [get_bd_pins axi_interconnect_0/ACLK] }
    }
    if {[llength [get_bd_pins -quiet $m_rstn]]} {
      catch { connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins $m_rstn] }
    } else {
      catch { connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_interconnect_0/ARESETN] }
    }
  } else {
    # ----- SmartConnect path (axi_smc_0) -----
    # Find a free Mxx_AXI on SmartConnect
    set mi_cnt [get_property CONFIG.NUM_MI [get_bd_cells axi_smc_0]]
    set free_idx -1
    for {set i 0} {$i < $mi_cnt} {incr i} {
      set m_if [format "axi_smc_0/M%02d_AXI" $i]
      set used [get_bd_intf_nets -quiet -of_objects [get_bd_intf_pins -quiet $m_if]]
      if {![llength $used]} { set free_idx $i; break }
    }
    if {$free_idx < 0} {
      incr mi_cnt
      set_property CONFIG.NUM_MI $mi_cnt [get_bd_cells axi_smc_0]
      set free_idx [expr {$mi_cnt-1}]
    }
    set m_if [format "axi_smc_0/M%02d_AXI" $free_idx]
    catch { connect_bd_intf_net [get_bd_intf_pins ${slave_cell}/S_AXI] [get_bd_intf_pins $m_if] }
    # SmartConnect uses a single ACLK/ARESETN
    catch { connect_bd_net [get_bd_pins clk_wiz_0/clk_sys]                   [get_bd_pins axi_smc_0/aclk] }
    catch { connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_smc_0/aresetn] }
  }
}
connect_axi_slave_to_ic $gpio_name
ERROR: [BD 41-396] Exec TCL: interface pin/port 'S_AXI' is already connected to interface net 'axi_interconnect_0_M06_AXI'
ERROR: [BD 5-3] Error: running connect_bd_intf_net.
0
# 5) Optional: connect interrupt to axi_intc_0 (bit 0)
if {[llength [get_bd_cells -quiet axi_intc_0]]} {
  if {[llength [get_bd_pins -quiet axi_intc_0/intr[0]]]} {
    catch { connect_bd_net [get_bd_pins $gpio_name/ip2intc_irpt] [get_bd_pins axi_intc_0/intr[0]] }
  } elseif {[llength [get_bd_pins -quiet axi_intc_0/intr]]} {
    catch { connect_bd_net [get_bd_pins $gpio_name/ip2intc_irpt] [get_bd_pins axi_intc_0/intr] }
  }
  catch { connect_bd_net [get_bd_pins clk_wiz_0/clk_sys]                   [get_bd_pins axi_intc_0/s_axi_aclk] }
  catch { connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_intc_0/s_axi_aresetn] }
}
ERROR: [BD 5-676] The sink </axi_intc_0/intr> is already connected to another source, therefore, it cannot be connected to source </axi_gpio_btn/ip2intc_irpt>.
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/microblaze_0_Clk'
ERROR: [BD 5-4] Error: running connect_bd_net.
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/proc_sys_reset_0_peripheral_aresetn'
ERROR: [BD 5-4] Error: running connect_bd_net.
1
# 6) Address, validate, save
assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/microblaze_0/Data' to master interface '/axi_interconnect_0/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/microblaze_0/Instruction' to master interface '/axi_interconnect_0/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_vdma_0/Data_MM2S' to master interface '/axi_interconnect_0/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /rst_mig_7series_0_100M'
Excluding slave segment /axi_timer_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_intc_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_gpio_btn/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_vdma_0/S_AXI_LITE/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /v_tc_0/ctrl/Reg from address space /axi_vdma_0/Data_MM2S.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
validate_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3065.297 ; gain = 0.793
save_bd_design
WARNING: [BD 41-2671] The dangling interface net <lmb_bram_if_cntlr_0_BRAM_PORT> will not be written out to the BD file.
WARNING: [BD 41-597] NET <util_vector_logic_0_Res> has no source
Wrote  : <C:\Users\Dustin.Mock\code\ece383\final_project_v4\final_project_v4.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
make_wrapper -files [get_files C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-166] Source port for the net:util_vector_logic_0_Res is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/synth/system.vhd
WARNING: [BD 41-166] Source port for the net:util_vector_logic_0_Res is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/sim/system.vhd
VHDL Output written to : c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/hdl/system_wrapper.vhd
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/synth_1/system_wrapper.dcp to C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/utils_1/imports/synth_1 and adding it to utils fileset
reset_run system_axi_interconnect_0_imp_xbar_0_synth_1
reset_run system_mig_7series_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-166] Source port for the net:util_vector_logic_0_Res is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/synth/system.vhd
WARNING: [BD 41-166] Source port for the net:util_vector_logic_0_Res is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/sim/system.vhd
VHDL Output written to : c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
WARNING: [IP_Flow 19-5160] IP 'system_axi_interconnect_0_imp_xbar_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_btn .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'system_axi_interconnect_0_imp_auto_cc_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s04_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'system_axi_interconnect_0_imp_auto_cc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m05_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m05_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m06_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m06_couplers/auto_pc .
Exporting to file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_gpio_btn_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_cc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_cc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_6
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_6
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_7
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_us_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_us_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_gpio_btn_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_6
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8f43b46bb1404dc3 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_ds_6, cache-ID = 8f43b46bb1404dc3; cache size = 48.417 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_us_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 45c408dcbef0b1c8 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/4/5/45c408dcbef0b1c8/system_axi_interconnect_0_imp_auto_us_3.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/4/5/45c408dcbef0b1c8/system_axi_interconnect_0_imp_auto_us_3_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/4/5/45c408dcbef0b1c8/system_axi_interconnect_0_imp_auto_us_3_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/4/5/45c408dcbef0b1c8/system_axi_interconnect_0_imp_auto_us_3_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/4/5/45c408dcbef0b1c8/system_axi_interconnect_0_imp_auto_us_3_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_us_2, cache-ID = 45c408dcbef0b1c8; cache size = 48.417 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_cc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b461098471b3101f to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/b/4/b461098471b3101f/system_axi_interconnect_0_imp_auto_cc_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/b/4/b461098471b3101f/system_axi_interconnect_0_imp_auto_cc_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/b/4/b461098471b3101f/system_axi_interconnect_0_imp_auto_cc_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/b/4/b461098471b3101f/system_axi_interconnect_0_imp_auto_cc_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/b/4/b461098471b3101f/system_axi_interconnect_0_imp_auto_cc_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_cc_0, cache-ID = b461098471b3101f; cache size = 48.417 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d524786fa1ba3ee8 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_pc_2, cache-ID = d524786fa1ba3ee8; cache size = 48.417 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_cc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8cbaca8e0baacb38 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/c/8cbaca8e0baacb38/system_axi_interconnect_0_imp_auto_cc_1.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/c/8cbaca8e0baacb38/system_axi_interconnect_0_imp_auto_cc_1_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/c/8cbaca8e0baacb38/system_axi_interconnect_0_imp_auto_cc_1_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/c/8cbaca8e0baacb38/system_axi_interconnect_0_imp_auto_cc_1_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/c/8cbaca8e0baacb38/system_axi_interconnect_0_imp_auto_cc_1_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_cc_1, cache-ID = 8cbaca8e0baacb38; cache size = 48.417 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_5
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d524786fa1ba3ee8 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_pc_5, cache-ID = d524786fa1ba3ee8; cache size = 48.417 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8f43b46bb1404dc3 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_ds_0, cache-ID = 8f43b46bb1404dc3; cache size = 48.417 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_7
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 2c1bbe82c12642fa to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/2/c/2c1bbe82c12642fa/system_axi_interconnect_0_imp_auto_pc_6.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/2/c/2c1bbe82c12642fa/system_axi_interconnect_0_imp_auto_pc_6_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/2/c/2c1bbe82c12642fa/system_axi_interconnect_0_imp_auto_pc_6_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/2/c/2c1bbe82c12642fa/system_axi_interconnect_0_imp_auto_pc_6_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/2/c/2c1bbe82c12642fa/system_axi_interconnect_0_imp_auto_pc_6_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_pc_7, cache-ID = 2c1bbe82c12642fa; cache size = 48.417 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8f43b46bb1404dc3 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_ds_1, cache-ID = 8f43b46bb1404dc3; cache size = 48.417 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_6
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7c48b00deec15544 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/7/c/7c48b00deec15544/system_axi_interconnect_0_imp_auto_pc_5.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/7/c/7c48b00deec15544/system_axi_interconnect_0_imp_auto_pc_5_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/7/c/7c48b00deec15544/system_axi_interconnect_0_imp_auto_pc_5_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/7/c/7c48b00deec15544/system_axi_interconnect_0_imp_auto_pc_5_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/7/c/7c48b00deec15544/system_axi_interconnect_0_imp_auto_pc_5_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_pc_6, cache-ID = 7c48b00deec15544; cache size = 48.417 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8f43b46bb1404dc3 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_ds_2, cache-ID = 8f43b46bb1404dc3; cache size = 48.417 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d524786fa1ba3ee8 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_pc_3, cache-ID = d524786fa1ba3ee8; cache size = 48.417 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8f43b46bb1404dc3 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_ds_3, cache-ID = 8f43b46bb1404dc3; cache size = 48.417 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_4
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d524786fa1ba3ee8 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_pc_4, cache-ID = d524786fa1ba3ee8; cache size = 48.417 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_4
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8f43b46bb1404dc3 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_ds_4, cache-ID = 8f43b46bb1404dc3; cache size = 48.417 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d524786fa1ba3ee8 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_pc_1, cache-ID = d524786fa1ba3ee8; cache size = 48.417 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_us_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 45c408dcbef0b1c8 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/4/5/45c408dcbef0b1c8/system_axi_interconnect_0_imp_auto_us_3.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/4/5/45c408dcbef0b1c8/system_axi_interconnect_0_imp_auto_us_3_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/4/5/45c408dcbef0b1c8/system_axi_interconnect_0_imp_auto_us_3_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/4/5/45c408dcbef0b1c8/system_axi_interconnect_0_imp_auto_us_3_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/4/5/45c408dcbef0b1c8/system_axi_interconnect_0_imp_auto_us_3_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_us_3, cache-ID = 45c408dcbef0b1c8; cache size = 48.417 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_5
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 853a32b96aab2a2f to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/5/853a32b96aab2a2f/system_axi_interconnect_0_imp_auto_ds_5.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/5/853a32b96aab2a2f/system_axi_interconnect_0_imp_auto_ds_5_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/5/853a32b96aab2a2f/system_axi_interconnect_0_imp_auto_ds_5_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/5/853a32b96aab2a2f/system_axi_interconnect_0_imp_auto_ds_5_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/5/853a32b96aab2a2f/system_axi_interconnect_0_imp_auto_ds_5_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_ds_5, cache-ID = 853a32b96aab2a2f; cache size = 48.417 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 587ae1612e161482 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/5/8/587ae1612e161482/system_axi_interconnect_0_imp_auto_us_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/5/8/587ae1612e161482/system_axi_interconnect_0_imp_auto_us_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/5/8/587ae1612e161482/system_axi_interconnect_0_imp_auto_us_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/5/8/587ae1612e161482/system_axi_interconnect_0_imp_auto_us_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/5/8/587ae1612e161482/system_axi_interconnect_0_imp_auto_us_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_us_0, cache-ID = 587ae1612e161482; cache size = 48.417 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d524786fa1ba3ee8 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_stub.vhdl.
INFO: [Common 17-14] Message 'IP_Flow 19-6928' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_stub.vhdl
INFO: [Common 17-14] Message 'IP_Flow 19-6926' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_pc_0, cache-ID = d524786fa1ba3ee8; cache size = 48.417 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 587ae1612e161482 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_us_1, cache-ID = 587ae1612e161482; cache size = 48.417 MB.
config_ip_cache: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 3228.469 ; gain = 21.566
[Mon Aug 18 16:19:01 2025] Launched system_axi_interconnect_0_imp_xbar_0_synth_1, system_mig_7series_0_1_synth_1, system_axi_gpio_btn_0_synth_1, synth_1...
Run output will be captured here:
system_axi_interconnect_0_imp_xbar_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_interconnect_0_imp_xbar_0_synth_1/runme.log
system_mig_7series_0_1_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_mig_7series_0_1_synth_1/runme.log
system_axi_gpio_btn_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_gpio_btn_0_synth_1/runme.log
synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/synth_1/runme.log
[Mon Aug 18 16:19:01 2025] Launched impl_1...
Run output will be captured here: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:32 ; elapsed = 00:01:34 . Memory (MB): peak = 3228.469 ; gain = 162.199
# Targets the open design "system" in project final_project_v4
current_project final_project_v4
final_project_v4
open_bd_design [get_files *.bd]
system
# 1) GPIO clock/reset -> sys domain (use correct get_bd_pins form)
connect_bd_net [get_bd_pins clk_wiz_0/clk_sys] \
               [get_bd_pins axi_gpio_btn/s_axi_aclk]
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/microblaze_0_Clk'
ERROR: [BD 5-4] Error: running connect_bd_net.
ERROR: [Common 17-39] 'connect_bd_net' failed due to earlier errors.
report_compile_order -constraints -used_in synthesis
INFO: [Vivado 12-3442] The output from report_compile_order is primarily targeted for human readability and ease of use. The 'get_files' command, with the -compile_order and -used_in options, produces this same information in a format that is better suited for automated scripts.
Constraint evaluation order for 'synthesis' with fileset 'sources_1' & with fileset 'constrs_1':
Index  File Name       Used_In       Scoped_To_Ref  Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  --------------  ------------  -------------  ---------------  ----------------  --------------  ----------------------------------------------------------------------------------------------------
1      nexys_hdmi.xdc  Synth & Impl                                  NORMAL                            C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/constrs_1/new/nexys_hdmi.xdc


----------------------------------------------------------
| Compile Order for Out-of-Context BlockSet: 'system_axi_interconnect_0_imp_xbar_0'
| Top Module:                                'system_axi_interconnect_0_imp_xbar_0'
----------------------------------------------------------

Constraint evaluation order for 'synthesis' with fileset 'system_axi_interconnect_0_imp_xbar_0':
Index  File Name                                     Used_In       Scoped_To_Ref                         Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  --------------------------------------------  ------------  ------------------------------------  ---------------  ----------------  --------------  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
1      system_axi_interconnect_0_imp_xbar_0_ooc.xdc  Synth & Impl  system_axi_interconnect_0_imp_xbar_0  inst             EARLY             yes             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_xbar_0/system_axi_interconnect_0_imp_xbar_0_ooc.xdc


----------------------------------------------------------
| Compile Order for Out-of-Context BlockSet: 'system_mdm_1_0'
| Top Module:                                'system_mdm_1_0'
----------------------------------------------------------

Constraint evaluation order for 'synthesis' with fileset 'system_mdm_1_0':
Index  File Name                     Used_In       Scoped_To_Ref   Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  ----------------------------  ------------  --------------  ---------------  ----------------  --------------  -----------------------------------------------------------------------------------------------------------------------------------------
1      system_mdm_1_0_ooc_trace.xdc  Synth & Impl  system_mdm_1_0  U0               LATE              yes             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0_ooc_trace.xdc
2      system_mdm_1_0.xdc            Synth & Impl  system_mdm_1_0  U0               LATE                              c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc


----------------------------------------------------------
| Compile Order for Out-of-Context BlockSet: 'system_microblaze_0_0'
| Top Module:                                'system_microblaze_0_0'
----------------------------------------------------------

Constraint evaluation order for 'synthesis' with fileset 'system_microblaze_0_0':
Index  File Name                            Used_In       Scoped_To_Ref          Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  -----------------------------------  ------------  ---------------------  ---------------  ----------------  --------------  -------------------------------------------------------------------------------------------------------------------------------------------------------
1      system_microblaze_0_0_ooc_debug.xdc  Synth & Impl  system_microblaze_0_0  U0               EARLY             yes             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0_ooc_debug.xdc
2      system_microblaze_0_0_ooc.xdc        Synth & Impl  system_microblaze_0_0  U0               EARLY             yes             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0_ooc.xdc
3      system_microblaze_0_0.xdc            Synth & Impl  system_microblaze_0_0  U0               EARLY                             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc


----------------------------------------------------------
| Compile Order for Out-of-Context BlockSet: 'system_axi_timer_0_0'
| Top Module:                                'system_axi_timer_0_0'
----------------------------------------------------------

Constraint evaluation order for 'synthesis' with fileset 'system_axi_timer_0_0':
Index  File Name                     Used_In       Scoped_To_Ref         Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  ----------------------------  ------------  --------------------  ---------------  ----------------  --------------  -----------------------------------------------------------------------------------------------------------------------------------------------
1      system_axi_timer_0_0_ooc.xdc  Synth & Impl  system_axi_timer_0_0  U0               EARLY             yes             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0_ooc.xdc
2      system_axi_timer_0_0.xdc      Synth & Impl  system_axi_timer_0_0  U0               EARLY                             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc


----------------------------------------------------------
| Compile Order for Out-of-Context BlockSet: 'system_axi_vdma_0_0'
| Top Module:                                'system_axi_vdma_0_0'
----------------------------------------------------------

Constraint evaluation order for 'synthesis' with fileset 'system_axi_vdma_0_0':
Index  File Name                       Used_In       Scoped_To_Ref        Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  ------------------------------  ------------  -------------------  ---------------  ----------------  --------------  ------------------------------------------------------------------------------------------------------------------------------------------------
1      system_axi_vdma_0_0_ooc.xdc     Synth & Impl  system_axi_vdma_0_0  U0               EARLY             yes             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_ooc.xdc
2      system_axi_vdma_0_0.xdc         Synth & Impl  system_axi_vdma_0_0  U0               EARLY                             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc
3      system_axi_vdma_0_0_clocks.xdc  Synth & Impl  system_axi_vdma_0_0  U0               LATE                              c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc


----------------------------------------------------------
| Compile Order for Out-of-Context BlockSet: 'system_v_tc_0_0'
| Top Module:                                'system_v_tc_0_0'
----------------------------------------------------------

Constraint evaluation order for 'synthesis' with fileset 'system_v_tc_0_0':
Index  File Name                   Used_In       Scoped_To_Ref    Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  --------------------------  ------------  ---------------  ---------------  ----------------  --------------  ----------------------------------------------------------------------------------------------------------------------------------------
1      system_v_tc_0_0_ooc.xdc     Synth & Impl  system_v_tc_0_0  U0               EARLY             yes             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0_ooc.xdc
2      system_v_tc_0_0_clocks.xdc  Synth & Impl  system_v_tc_0_0  U0               LATE                              c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0_clocks.xdc


----------------------------------------------------------
| Compile Order for Out-of-Context BlockSet: 'system_proc_sys_reset_1_0'
| Top Module:                                'system_proc_sys_reset_1_0'
----------------------------------------------------------

Constraint evaluation order for 'synthesis' with fileset 'system_proc_sys_reset_1_0':
Index  File Name                            Used_In       Scoped_To_Ref              Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  -----------------------------------  ------------  -------------------------  ---------------  ----------------  --------------  -----------------------------------------------------------------------------------------------------------------------------------------------------------
1      system_proc_sys_reset_1_0_ooc.xdc    Synth & Impl  system_proc_sys_reset_1_0  U0               EARLY             yes             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_proc_sys_reset_1_0/system_proc_sys_reset_1_0_ooc.xdc
2      system_proc_sys_reset_1_0_board.xdc  Synth & Impl  system_proc_sys_reset_1_0  U0               EARLY                             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_proc_sys_reset_1_0/system_proc_sys_reset_1_0_board.xdc
3      system_proc_sys_reset_1_0.xdc        Synth & Impl  system_proc_sys_reset_1_0  U0               EARLY                             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_proc_sys_reset_1_0/system_proc_sys_reset_1_0.xdc


----------------------------------------------------------
| Compile Order for Out-of-Context BlockSet: 'system_clk_wiz_0_0'
| Top Module:                                'system_clk_wiz_0_0'
----------------------------------------------------------

Constraint evaluation order for 'synthesis' with fileset 'system_clk_wiz_0_0':
Index  File Name                     Used_In       Scoped_To_Ref       Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  ----------------------------  ------------  ------------------  ---------------  ----------------  --------------  ---------------------------------------------------------------------------------------------------------------------------------------------
1      system_clk_wiz_0_0_ooc.xdc    Synth & Impl  system_clk_wiz_0_0  inst             EARLY             yes             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_ooc.xdc
2      system_clk_wiz_0_0_board.xdc  Synth & Impl  system_clk_wiz_0_0  inst             EARLY                             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc
3      system_clk_wiz_0_0.xdc        Synth & Impl  system_clk_wiz_0_0  inst             EARLY                             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc


----------------------------------------------------------
| Compile Order for Out-of-Context BlockSet: 'system_mig_7series_0_1'
| Top Module:                                'system_mig_7series_0_1'
----------------------------------------------------------

Constraint evaluation order for 'synthesis' with fileset 'system_mig_7series_0_1':
Index  File Name                         Used_In       Scoped_To_Ref           Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  --------------------------------  ------------  ----------------------  ---------------  ----------------  --------------  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
1      system_mig_7series_0_1_ooc.xdc    Synth & Impl  system_mig_7series_0_1                   EARLY             yes             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_mig_7series_0_1/system_mig_7series_0_1/user_design/constraints/system_mig_7series_0_1_ooc.xdc
2      system_mig_7series_0_1.xdc        Synth & Impl  system_mig_7series_0_1                   EARLY                             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_mig_7series_0_1/system_mig_7series_0_1/user_design/constraints/system_mig_7series_0_1.xdc
3      system_mig_7series_0_1_board.xdc  Synth & Impl  system_mig_7series_0_1                   EARLY                             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_mig_7series_0_1/system_mig_7series_0_1_board.xdc


----------------------------------------------------------
| Compile Order for Out-of-Context BlockSet: 'system_dlmb_v10_0'
| Top Module:                                'system_dlmb_v10_0'
----------------------------------------------------------

Constraint evaluation order for 'synthesis' with fileset 'system_dlmb_v10_0':
Index  File Name                  Used_In       Scoped_To_Ref      Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  -------------------------  ------------  -----------------  ---------------  ----------------  --------------  -----------------------------------------------------------------------------------------------------------------------------------------
1      system_dlmb_v10_0_ooc.xdc  Synth & Impl  system_dlmb_v10_0  U0               EARLY             yes             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0_ooc.xdc


----------------------------------------------------------
| Compile Order for Out-of-Context BlockSet: 'system_ilmb_bram_if_cntlr_0'
| Top Module:                                'system_ilmb_bram_if_cntlr_0'
----------------------------------------------------------

Constraint evaluation order for 'synthesis' with fileset 'system_ilmb_bram_if_cntlr_0':
Index  File Name                            Used_In       Scoped_To_Ref                Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  -----------------------------------  ------------  ---------------------------  ---------------  ----------------  --------------  -------------------------------------------------------------------------------------------------------------------------------------------------------------
1      system_ilmb_bram_if_cntlr_0_ooc.xdc  Synth & Impl  system_ilmb_bram_if_cntlr_0  U0               EARLY             yes             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0_ooc.xdc


----------------------------------------------------------
| Compile Order for Out-of-Context BlockSet: 'system_lmb_bram_0'
| Top Module:                                'system_lmb_bram_0'
----------------------------------------------------------

Constraint evaluation order for 'synthesis' with fileset 'system_lmb_bram_0':
Index  File Name                  Used_In       Scoped_To_Ref      Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  -------------------------  ------------  -----------------  ---------------  ----------------  --------------  -----------------------------------------------------------------------------------------------------------------------------------------
1      system_lmb_bram_0_ooc.xdc  Synth & Impl  system_lmb_bram_0  U0               EARLY             yes             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0_ooc.xdc


----------------------------------------------------------
| Compile Order for Out-of-Context BlockSet: 'system_v_axi4s_vid_out_0_0'
| Top Module:                                'system_v_axi4s_vid_out_0_0'
----------------------------------------------------------

Constraint evaluation order for 'synthesis' with fileset 'system_v_axi4s_vid_out_0_0':
Index  File Name                              Used_In       Scoped_To_Ref               Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  -------------------------------------  ------------  --------------------------  ---------------  ----------------  --------------  --------------------------------------------------------------------------------------------------------------------------------------------------------------
1      system_v_axi4s_vid_out_0_0_ooc.xdc     Synth & Impl  system_v_axi4s_vid_out_0_0  inst             EARLY             yes             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_ooc.xdc
2      system_v_axi4s_vid_out_0_0_clocks.xdc  Synth & Impl  system_v_axi4s_vid_out_0_0  inst             LATE                              c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc


----------------------------------------------------------
| Compile Order for Out-of-Context BlockSet: 'system_dlmb_bram_if_cntlr_0'
| Top Module:                                'system_dlmb_bram_if_cntlr_0'
----------------------------------------------------------

Constraint evaluation order for 'synthesis' with fileset 'system_dlmb_bram_if_cntlr_0':
Index  File Name                            Used_In       Scoped_To_Ref                Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  -----------------------------------  ------------  ---------------------------  ---------------  ----------------  --------------  -------------------------------------------------------------------------------------------------------------------------------------------------------------
1      system_dlmb_bram_if_cntlr_0_ooc.xdc  Synth & Impl  system_dlmb_bram_if_cntlr_0  U0               EARLY             yes             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0_ooc.xdc


----------------------------------------------------------
| Compile Order for Out-of-Context BlockSet: 'system_rgb2dvi_0_0'
| Top Module:                                'system_rgb2dvi_0_0'
----------------------------------------------------------

Constraint evaluation order for 'synthesis' with fileset 'system_rgb2dvi_0_0':
Index  File Name           Used_In       Scoped_To_Ref       Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  ------------------  ------------  ------------------  ---------------  ----------------  --------------  ---------------------------------------------------------------------------------------------------------------------------------------
1      rgb2dvi_ooc.xdc     Synth & Impl  system_rgb2dvi_0_0  U0               EARLY             yes             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi_ooc.xdc
2      rgb2dvi.xdc         Synth & Impl  system_rgb2dvi_0_0  U0               EARLY                             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi.xdc
3      rgb2dvi_clocks.xdc  Synth & Impl  system_rgb2dvi_0_0  U0               LATE                              c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc


----------------------------------------------------------
| Compile Order for Out-of-Context BlockSet: 'system_axi_intc_0_0'
| Top Module:                                'system_axi_intc_0_0'
----------------------------------------------------------

Constraint evaluation order for 'synthesis' with fileset 'system_axi_intc_0_0':
Index  File Name                       Used_In       Scoped_To_Ref        Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  ------------------------------  ------------  -------------------  ---------------  ----------------  --------------  ------------------------------------------------------------------------------------------------------------------------------------------------
1      system_axi_intc_0_0_ooc.xdc     Synth & Impl  system_axi_intc_0_0  U0               EARLY             yes             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_ooc.xdc
2      system_axi_intc_0_0.xdc         Synth & Impl  system_axi_intc_0_0  U0               EARLY                             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.xdc
3      system_axi_intc_0_0_clocks.xdc  Synth & Impl  system_axi_intc_0_0  U0               LATE                              c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_clocks.xdc


----------------------------------------------------------
| Compile Order for Out-of-Context BlockSet: 'system_ilmb_v10_0'
| Top Module:                                'system_ilmb_v10_0'
----------------------------------------------------------

Constraint evaluation order for 'synthesis' with fileset 'system_ilmb_v10_0':
Index  File Name                  Used_In       Scoped_To_Ref      Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  -------------------------  ------------  -----------------  ---------------  ----------------  --------------  -----------------------------------------------------------------------------------------------------------------------------------------
1      system_ilmb_v10_0_ooc.xdc  Synth & Impl  system_ilmb_v10_0  U0               EARLY             yes             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0_ooc.xdc


----------------------------------------------------------
| Compile Order for Out-of-Context BlockSet: 'system_axi_uartlite_0_0'
| Top Module:                                'system_axi_uartlite_0_0'
----------------------------------------------------------

Constraint evaluation order for 'synthesis' with fileset 'system_axi_uartlite_0_0':
Index  File Name                          Used_In       Scoped_To_Ref            Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  ---------------------------------  ------------  -----------------------  ---------------  ----------------  --------------  -------------------------------------------------------------------------------------------------------------------------------------------------------
1      system_axi_uartlite_0_0_ooc.xdc    Synth & Impl  system_axi_uartlite_0_0  U0               EARLY             yes             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_ooc.xdc
2      system_axi_uartlite_0_0_board.xdc  Synth & Impl  system_axi_uartlite_0_0  U0               EARLY                             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc
3      system_axi_uartlite_0_0.xdc        Synth & Impl  system_axi_uartlite_0_0  U0               EARLY                             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc


----------------------------------------------------------
| Compile Order for Out-of-Context BlockSet: 'system_proc_sys_reset_0_0'
| Top Module:                                'system_proc_sys_reset_0_0'
----------------------------------------------------------

Constraint evaluation order for 'synthesis' with fileset 'system_proc_sys_reset_0_0':
Index  File Name                            Used_In       Scoped_To_Ref              Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  -----------------------------------  ------------  -------------------------  ---------------  ----------------  --------------  -----------------------------------------------------------------------------------------------------------------------------------------------------------
1      system_proc_sys_reset_0_0_ooc.xdc    Synth & Impl  system_proc_sys_reset_0_0  U0               EARLY             yes             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_ooc.xdc
2      system_proc_sys_reset_0_0_board.xdc  Synth & Impl  system_proc_sys_reset_0_0  U0               EARLY                             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc
3      system_proc_sys_reset_0_0.xdc        Synth & Impl  system_proc_sys_reset_0_0  U0               EARLY                             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc


----------------------------------------------------------
| Compile Order for Out-of-Context BlockSet: 'system_reset_inv_0_0'
| Top Module:                                'system_reset_inv_0_0'
----------------------------------------------------------

Constraint evaluation order for 'synthesis' with fileset 'system_reset_inv_0_0':
Index  File Name  Used_In  Scoped_To_Ref  Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  ---------  -------  -------------  ---------------  ----------------  --------------  --------------
< empty >


----------------------------------------------------------
| Compile Order for Out-of-Context BlockSet: 'system_rst_mig_7series_0_100M_0'
| Top Module:                                'system_rst_mig_7series_0_100M_0'
----------------------------------------------------------

Constraint evaluation order for 'synthesis' with fileset 'system_rst_mig_7series_0_100M_0':
Index  File Name                                  Used_In       Scoped_To_Ref                    Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  -----------------------------------------  ------------  -------------------------------  ---------------  ----------------  --------------  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
1      system_rst_mig_7series_0_100M_0_ooc.xdc    Synth & Impl  system_rst_mig_7series_0_100M_0  U0               EARLY             yes             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_ooc.xdc
2      system_rst_mig_7series_0_100M_0_board.xdc  Synth & Impl  system_rst_mig_7series_0_100M_0  U0               EARLY                             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_board.xdc
3      system_rst_mig_7series_0_100M_0.xdc        Synth & Impl  system_rst_mig_7series_0_100M_0  U0               EARLY                             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0.xdc


----------------------------------------------------------
| Compile Order for Out-of-Context BlockSet: 'system_rst_ser_0'
| Top Module:                                'system_rst_ser_0'
----------------------------------------------------------

Constraint evaluation order for 'synthesis' with fileset 'system_rst_ser_0':
Index  File Name                   Used_In       Scoped_To_Ref     Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  --------------------------  ------------  ----------------  ---------------  ----------------  --------------  -----------------------------------------------------------------------------------------------------------------------------------------
1      system_rst_ser_0_ooc.xdc    Synth & Impl  system_rst_ser_0  U0               EARLY             yes             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_rst_ser_0/system_rst_ser_0_ooc.xdc
2      system_rst_ser_0_board.xdc  Synth & Impl  system_rst_ser_0  U0               EARLY                             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_rst_ser_0/system_rst_ser_0_board.xdc
3      system_rst_ser_0.xdc        Synth & Impl  system_rst_ser_0  U0               EARLY                             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_rst_ser_0/system_rst_ser_0.xdc


----------------------------------------------------------
| Compile Order for Out-of-Context BlockSet: 'system_axi_gpio_btn_0'
| Top Module:                                'system_axi_gpio_btn_0'
----------------------------------------------------------

Constraint evaluation order for 'synthesis' with fileset 'system_axi_gpio_btn_0':
Index  File Name                        Used_In       Scoped_To_Ref          Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  -------------------------------  ------------  ---------------------  ---------------  ----------------  --------------  ---------------------------------------------------------------------------------------------------------------------------------------------------
1      system_axi_gpio_btn_0_ooc.xdc    Synth & Impl  system_axi_gpio_btn_0  U0               EARLY             yes             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_gpio_btn_0/system_axi_gpio_btn_0_ooc.xdc
2      system_axi_gpio_btn_0_board.xdc  Synth & Impl  system_axi_gpio_btn_0  U0               EARLY                             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_gpio_btn_0/system_axi_gpio_btn_0_board.xdc
3      system_axi_gpio_btn_0.xdc        Synth & Impl  system_axi_gpio_btn_0  U0               EARLY                             c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_gpio_btn_0/system_axi_gpio_btn_0.xdc


# OR gpio irq into an existing INTC source
if {![llength [get_bd_cells -quiet util_or_irq]]} {
  create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_or_irq
  set_property -dict [list CONFIG.C_OPERATION {or} CONFIG.C_SIZE {1}] [get_bd_cells util_or_irq]
}
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilvector_logic:1.0 for the IP type xilinx.com:ip:util_vector_logic:2.0 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:util_vector_logic:2.0 may be deprecated in future releases. More information on inline hdl IP is available in UG994 
# If INTC already has a driver on 'intr', move it into Op1
set intr_pin  [get_bd_pins -quiet axi_intc_0/intr]
/axi_intc_0/intr
set intr_net  [get_bd_nets -quiet -of_objects $intr_pin]
/xlconstant_intr0_dout
set old_src ""
foreach p [get_bd_pins -quiet -of_objects $intr_net] {
  if {[get_property DIR $p] eq "O" && ![regexp {axi_intc_0/intr} $p]} { set old_src $p; break }
}
if {$old_src ne ""} {
  catch { disconnect_bd_net $intr_net $intr_pin }
  connect_bd_net [get_bd_pins util_or_irq/Op1] $old_src
  connect_bd_net [get_bd_pins util_or_irq/Op2] [get_bd_pins axi_gpio_btn/ip2intc_irpt]
  connect_bd_net [get_bd_pins util_or_irq/Res] $intr_pin
} else {
  # No previous source: drive INTC directly from GPIO
  catch { connect_bd_net [get_bd_pins axi_gpio_btn/ip2intc_irpt] $intr_pin }
}
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/microblaze_0/Data' to master interface '/axi_interconnect_0/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/microblaze_0/Instruction' to master interface '/axi_interconnect_0/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_vdma_0/Data_MM2S' to master interface '/axi_interconnect_0/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /rst_mig_7series_0_100M'
Excluding slave segment /axi_timer_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_intc_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_gpio_btn/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_vdma_0/S_AXI_LITE/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /v_tc_0/ctrl/Reg from address space /axi_vdma_0/Data_MM2S.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /util_or_irq IP set output pin Res type to "intr" when Input pin Op1 type is "undef" and Input pin Op2 type is "intr".
validate_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 3228.469 ; gain = 0.000
save_bd_design
WARNING: [BD 41-2671] The dangling interface net <lmb_bram_if_cntlr_0_BRAM_PORT> will not be written out to the BD file.
WARNING: [BD 41-597] NET <util_vector_logic_0_Res> has no source
Wrote  : <C:\Users\Dustin.Mock\code\ece383\final_project_v4\final_project_v4.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/synth_1/system_wrapper.dcp
reset_run system_mig_7series_0_1_synth_1
reset_run system_axi_intc_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-166] Source port for the net:util_vector_logic_0_Res is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/synth/system.vhd
WARNING: [BD 41-166] Source port for the net:util_vector_logic_0_Res is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/sim/system.vhd
VHDL Output written to : c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'system_axi_interconnect_0_imp_auto_cc_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s04_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'system_axi_interconnect_0_imp_auto_cc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m05_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m05_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m06_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m06_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_or_irq .
Exporting to file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_intc_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_cc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_cc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_6
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_6
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_7
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_us_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_us_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_util_or_irq_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_intc_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d524786fa1ba3ee8 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_pc_0, cache-ID = d524786fa1ba3ee8; cache size = 53.587 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_us_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 45c408dcbef0b1c8 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/4/5/45c408dcbef0b1c8/system_axi_interconnect_0_imp_auto_us_3.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/4/5/45c408dcbef0b1c8/system_axi_interconnect_0_imp_auto_us_3_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/4/5/45c408dcbef0b1c8/system_axi_interconnect_0_imp_auto_us_3_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/4/5/45c408dcbef0b1c8/system_axi_interconnect_0_imp_auto_us_3_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/4/5/45c408dcbef0b1c8/system_axi_interconnect_0_imp_auto_us_3_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_us_2, cache-ID = 45c408dcbef0b1c8; cache size = 53.587 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_cc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b461098471b3101f to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/b/4/b461098471b3101f/system_axi_interconnect_0_imp_auto_cc_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/b/4/b461098471b3101f/system_axi_interconnect_0_imp_auto_cc_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/b/4/b461098471b3101f/system_axi_interconnect_0_imp_auto_cc_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/b/4/b461098471b3101f/system_axi_interconnect_0_imp_auto_cc_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/b/4/b461098471b3101f/system_axi_interconnect_0_imp_auto_cc_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_cc_0, cache-ID = b461098471b3101f; cache size = 53.587 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d524786fa1ba3ee8 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_pc_1, cache-ID = d524786fa1ba3ee8; cache size = 53.587 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_or_irq_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_cc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8cbaca8e0baacb38 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/c/8cbaca8e0baacb38/system_axi_interconnect_0_imp_auto_cc_1.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/c/8cbaca8e0baacb38/system_axi_interconnect_0_imp_auto_cc_1_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/c/8cbaca8e0baacb38/system_axi_interconnect_0_imp_auto_cc_1_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/c/8cbaca8e0baacb38/system_axi_interconnect_0_imp_auto_cc_1_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/c/8cbaca8e0baacb38/system_axi_interconnect_0_imp_auto_cc_1_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_cc_1, cache-ID = 8cbaca8e0baacb38; cache size = 53.587 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_4
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d524786fa1ba3ee8 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_pc_4, cache-ID = d524786fa1ba3ee8; cache size = 53.587 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8f43b46bb1404dc3 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_ds_0, cache-ID = 8f43b46bb1404dc3; cache size = 53.587 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_6
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7c48b00deec15544 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/7/c/7c48b00deec15544/system_axi_interconnect_0_imp_auto_pc_5.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/7/c/7c48b00deec15544/system_axi_interconnect_0_imp_auto_pc_5_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/7/c/7c48b00deec15544/system_axi_interconnect_0_imp_auto_pc_5_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/7/c/7c48b00deec15544/system_axi_interconnect_0_imp_auto_pc_5_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/7/c/7c48b00deec15544/system_axi_interconnect_0_imp_auto_pc_5_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_pc_6, cache-ID = 7c48b00deec15544; cache size = 53.587 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8f43b46bb1404dc3 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_ds_1, cache-ID = 8f43b46bb1404dc3; cache size = 53.587 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_7
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 2c1bbe82c12642fa to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/2/c/2c1bbe82c12642fa/system_axi_interconnect_0_imp_auto_pc_6.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/2/c/2c1bbe82c12642fa/system_axi_interconnect_0_imp_auto_pc_6_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/2/c/2c1bbe82c12642fa/system_axi_interconnect_0_imp_auto_pc_6_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/2/c/2c1bbe82c12642fa/system_axi_interconnect_0_imp_auto_pc_6_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/2/c/2c1bbe82c12642fa/system_axi_interconnect_0_imp_auto_pc_6_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_pc_7, cache-ID = 2c1bbe82c12642fa; cache size = 53.587 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8f43b46bb1404dc3 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_ds_2, cache-ID = 8f43b46bb1404dc3; cache size = 53.587 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_us_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 45c408dcbef0b1c8 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/4/5/45c408dcbef0b1c8/system_axi_interconnect_0_imp_auto_us_3.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/4/5/45c408dcbef0b1c8/system_axi_interconnect_0_imp_auto_us_3_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/4/5/45c408dcbef0b1c8/system_axi_interconnect_0_imp_auto_us_3_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/4/5/45c408dcbef0b1c8/system_axi_interconnect_0_imp_auto_us_3_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/4/5/45c408dcbef0b1c8/system_axi_interconnect_0_imp_auto_us_3_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_us_3, cache-ID = 45c408dcbef0b1c8; cache size = 53.587 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8f43b46bb1404dc3 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_ds_3, cache-ID = 8f43b46bb1404dc3; cache size = 53.587 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d524786fa1ba3ee8 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_pc_2, cache-ID = d524786fa1ba3ee8; cache size = 53.587 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 587ae1612e161482 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/5/8/587ae1612e161482/system_axi_interconnect_0_imp_auto_us_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/5/8/587ae1612e161482/system_axi_interconnect_0_imp_auto_us_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/5/8/587ae1612e161482/system_axi_interconnect_0_imp_auto_us_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/5/8/587ae1612e161482/system_axi_interconnect_0_imp_auto_us_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/5/8/587ae1612e161482/system_axi_interconnect_0_imp_auto_us_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_us_0, cache-ID = 587ae1612e161482; cache size = 53.587 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_4
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8f43b46bb1404dc3 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_ds_4, cache-ID = 8f43b46bb1404dc3; cache size = 53.587 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d524786fa1ba3ee8 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_pc_3, cache-ID = d524786fa1ba3ee8; cache size = 53.587 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_5
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 853a32b96aab2a2f to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/5/853a32b96aab2a2f/system_axi_interconnect_0_imp_auto_ds_5.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/5/853a32b96aab2a2f/system_axi_interconnect_0_imp_auto_ds_5_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/5/853a32b96aab2a2f/system_axi_interconnect_0_imp_auto_ds_5_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/5/853a32b96aab2a2f/system_axi_interconnect_0_imp_auto_ds_5_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/5/853a32b96aab2a2f/system_axi_interconnect_0_imp_auto_ds_5_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_ds_5, cache-ID = 853a32b96aab2a2f; cache size = 53.587 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_5
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d524786fa1ba3ee8 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_pc_5, cache-ID = d524786fa1ba3ee8; cache size = 53.587 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_6
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8f43b46bb1404dc3 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_stub.vhdl.
INFO: [Common 17-14] Message 'IP_Flow 19-6928' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_stub.vhdl
INFO: [Common 17-14] Message 'IP_Flow 19-6926' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_ds_6, cache-ID = 8f43b46bb1404dc3; cache size = 53.587 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 587ae1612e161482 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_us_1, cache-ID = 587ae1612e161482; cache size = 53.587 MB.
config_ip_cache: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3523.969 ; gain = 32.684
[Mon Aug 18 17:52:02 2025] Launched system_mig_7series_0_1_synth_1, system_axi_intc_0_0_synth_1, system_util_or_irq_0_synth_1, synth_1...
Run output will be captured here:
system_mig_7series_0_1_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_mig_7series_0_1_synth_1/runme.log
system_axi_intc_0_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_axi_intc_0_0_synth_1/runme.log
system_util_or_irq_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_util_or_irq_0_synth_1/runme.log
synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/synth_1/runme.log
[Mon Aug 18 17:52:02 2025] Launched impl_1...
Run output will be captured here: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 3523.969 ; gain = 295.500
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4074.348 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2094 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/mig_7series_0/sys_clk_i' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.215 . Memory (MB): peak = 4074.348 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 4753.000 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4753.000 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4766.582 ; gain = 13.582
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4766.582 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 4790.270 ; gain = 23.688
Read Physdb Files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4790.270 ; gain = 37.270
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4790.270 ; gain = 37.270
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 4790.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 419 instances were transformed.
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 78 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 257 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 63 instances
  SRLC16E => SRL16E: 1 instance 
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:59 . Memory (MB): peak = 5175.086 ; gain = 1100.738
open_report: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 5269.785 ; gain = 73.844
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_methodology
Command: report_methodology
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Aug 18 18:28:38 2025
| Host         : C26-5CG2151GFM running 64-bit major release  (build 9200)
| Command      : report_methodology
| Design       : system_wrapper
| Device       : xc7a200tsbg484-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: impl_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 68
+-----------+------------------+----------------------------------------------------+--------+
| Rule      | Severity         | Description                                        | Checks |
+-----------+------------------+----------------------------------------------------+--------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 1      |
| TIMING-6  | Critical Warning | No common primary clock between related clocks     | 1      |
| TIMING-7  | Critical Warning | No common node between related clocks              | 1      |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 1      |
| LUTAR-1   | Warning          | LUT drives async reset alert                       | 24     |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain    | 12     |
| TIMING-9  | Warning          | Unknown CDC Logic                                  | 1      |
| TIMING-18 | Warning          | Missing input or output delay                      | 9      |
| XDCB-5    | Warning          | Runtime inefficient way to find pin objects        | 2      |
| REQP-1959 | Advisory         | connects_SERDES_RST_driver_not_FF                  | 16     |
+-----------+------------------+----------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock system_i/mig_7series_0/sys_clk_i is defined downstream of clock clk_sys_system_clk_wiz_0_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_ref_200_system_clk_wiz_0_0 and clk_pll_i_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_ref_200_system_clk_wiz_0_0] -to [get_clocks clk_pll_i_1]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk_ref_200_system_clk_wiz_0_0 and clk_pll_i_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_ref_200_system_clk_wiz_0_0] -to [get_clocks clk_pll_i_1]
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock system_i/mig_7series_0/sys_clk_i is created on an inappropriate internal pin system_i/mig_7series_0/sys_clk_i. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
system_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf36e1_inst.sngfifo36e1_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7/PRE,
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8/PRE,
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9/PRE,
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[0]/PRE,
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[10]/PRE,
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[11]/PRE,
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[1]/PRE,
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[2]/PRE,
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[3]/PRE,
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[4]/PRE,
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[5]/PRE,
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[6]/PRE,
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[7]/PRE,
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[8]/PRE,
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[9]/PRE
 (the first 15 of 33 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[0] in site SLICE_X49Y171 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[10] in site SLICE_X48Y174 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[10] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11] in site SLICE_X49Y173 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[1] in site SLICE_X49Y169 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[2] in site SLICE_X46Y170 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[3] in site SLICE_X48Y169 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[4] in site SLICE_X48Y172 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[5] in site SLICE_X51Y170 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[6] in site SLICE_X47Y173 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[6] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[7] in site SLICE_X47Y171 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[7] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[8] in site SLICE_X46Y172 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[9] in site SLICE_X50Y172 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7series_0/u_system_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btn[0] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btn[1] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btn[2] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btn[3] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on btn[4] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on reset relative to the rising and/or falling clock edge(s) of sys_clock, system_i/mig_7series_0/sys_clk_i.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on usb_uart_rxd relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on DDR3_0_reset_n relative to the rising and/or falling clock edge(s) of system_i/mig_7series_0/sys_clk_i.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on usb_uart_txd relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -filter {NAME =~ *SyncAsync*/oSyncStages_reg[0]/D} -hier]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '15' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi.xdc (Line: 5)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -include_replicated_objects -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[*]/D}]' of constraint 'set_max_delay' uses inefficient query to find pin objects (see constraint position '22' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_mig_7series_0_1/system_mig_7series_0_1/user_design/constraints/system_mig_7series_0_1.xdc (Line: 371)
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#2 Advisory
connects_SERDES_RST_driver_not_FF  
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#3 Advisory
connects_SERDES_RST_driver_not_FF  
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#4 Advisory
connects_SERDES_RST_driver_not_FF  
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#5 Advisory
connects_SERDES_RST_driver_not_FF  
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#6 Advisory
connects_SERDES_RST_driver_not_FF  
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#7 Advisory
connects_SERDES_RST_driver_not_FF  
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#8 Advisory
connects_SERDES_RST_driver_not_FF  
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#9 Advisory
connects_SERDES_RST_driver_not_FF  
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#10 Advisory
connects_SERDES_RST_driver_not_FF  
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#11 Advisory
connects_SERDES_RST_driver_not_FF  
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#12 Advisory
connects_SERDES_RST_driver_not_FF  
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#13 Advisory
connects_SERDES_RST_driver_not_FF  
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#14 Advisory
connects_SERDES_RST_driver_not_FF  
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#15 Advisory
connects_SERDES_RST_driver_not_FF  
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#16 Advisory
connects_SERDES_RST_driver_not_FF  
system_i/mig_7series_0/u_system_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 5786.047 ; gain = 0.000
0
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Aug 18 18:45:10 2025] Launched synth_1...
Run output will be captured here: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/synth_1/runme.log
[Mon Aug 18 18:45:10 2025] Launched impl_1...
Run output will be captured here: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/impl_1/runme.log
close_design
# Inspect actual pins
report_bd_pins -hier [get_bd_cells axi_interconnect_0] | grep -nocase ACLK
invalid command name "report_bd_pins"
# Example pattern: only connect if not already connected
set saxi [get_bd_intf_pins <periph_name>/S_AXI]
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins <periph_name>/S_AXI'
if {[llength [get_bd_intf_nets -of_objects $saxi]] == 0} {
  connect_bd_intf_net $saxi [get_bd_intf_pins axi_interconnect_0/M0x_AXI]
}
WARNING: [BD 5-231] No interface nets matched 'get_bd_intf_nets -of_objects /rst_mig_7series_0_100M'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins axi_interconnect_0/M0x_AXI'
ERROR: [BD 5-106] Arguments to the connect_bd_intf_net command cannot be empty.
ERROR: [Common 17-39] 'connect_bd_intf_net' failed due to earlier errors.
# Inspect actual pins
report_bd_pins -hier [get_bd_cells axi_interconnect_0] | grep -nocase ACLK
invalid command name "report_bd_pins"
# Example pattern: only connect if not already connected
set saxi [get_bd_intf_pins <periph_name>/S_AXI]
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins <periph_name>/S_AXI'
if {[llength [get_bd_intf_nets -of_objects $saxi]] == 0} {
  connect_bd_intf_net $saxi [get_bd_intf_pins axi_interconnect_0/M0x_AXI]
}
WARNING: [BD 5-231] No interface nets matched 'get_bd_intf_nets -of_objects /rst_mig_7series_0_100M'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins axi_interconnect_0/M0x_AXI'
ERROR: [BD 5-106] Arguments to the connect_bd_intf_net command cannot be empty.
ERROR: [Common 17-39] 'connect_bd_intf_net' failed due to earlier errors.
# Clear spurious backbone requirement on clk_sys, if present
set _clk_nets [get_nets -hier -quiet *clk_wiz_0*clk_sys*]
if {[llength $_clk_nets]} { set_property CLOCK_DEDICATED_ROUTE AUTO $_clk_nets }
## --- Fix TIMING-4 / TIMING-27: remove bad primary clocks on MIG internal pins
# If MIG's .xdc created a primary clock on its internal sys_clk_i pin, drop it.
if {[llength [get_pins -quiet system_i/mig_7series_0/sys_clk_i]]} {
  remove_clocks -of_objects [get_pins system_i/mig_7series_0/sys_clk_i]
}
# Some MIG configs also create a clock on the internal 200-MHz ref pin. Drop it if present.
if {[llength [get_pins -quiet system_i/mig_7series_0/clk_ref_i]]} {
  remove_clocks -of_objects [get_pins system_i/mig_7series_0/clk_ref_i]
}
puts [get_ports {btn[*]}]
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
puts [get_ports {btn[*]}]
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
current_design
WARNING: [Vivado 12-628] No current design set.
open_bd_design [get_files -quiet *system.bd]
system
current_bd_design [get_bd_designs]
system
# Inspect interconnect
set IC axi_interconnect_0
axi_interconnect_0
puts "M slots: [lsort [get_bd_intf_pins -quiet ${IC}/M*_AXI]]"
M slots: /axi_interconnect_0/M00_AXI /axi_interconnect_0/M01_AXI /axi_interconnect_0/M02_AXI /axi_interconnect_0/M03_AXI /axi_interconnect_0/M04_AXI /axi_interconnect_0/M05_AXI /axi_interconnect_0/M06_AXI /axi_interconnect_0/M07_AXI
puts "S slots: [lsort [get_bd_intf_pins -quiet ${IC}/S*_AXI]]"
S slots: /axi_interconnect_0/S00_AXI /axi_interconnect_0/S01_AXI /axi_interconnect_0/S02_AXI /axi_interconnect_0/S03_AXI /axi_interconnect_0/S04_AXI
puts "ACLKs :  [get_bd_pins -quiet ${IC}/*ACLK]"
ACLKs :  /axi_interconnect_0/ACLK /axi_interconnect_0/M00_ACLK /axi_interconnect_0/M01_ACLK /axi_interconnect_0/M02_ACLK /axi_interconnect_0/M03_ACLK /axi_interconnect_0/M04_ACLK /axi_interconnect_0/M05_ACLK /axi_interconnect_0/M06_ACLK /axi_interconnect_0/M07_ACLK /axi_interconnect_0/S00_ACLK /axi_interconnect_0/S01_ACLK /axi_interconnect_0/S02_ACLK /axi_interconnect_0/S03_ACLK /axi_interconnect_0/S04_ACLK
puts "ARESETNs:[get_bd_pins -quiet ${IC}/*ARESETN]"
ARESETNs:/axi_interconnect_0/ARESETN /axi_interconnect_0/M00_ARESETN /axi_interconnect_0/M01_ARESETN /axi_interconnect_0/M02_ARESETN /axi_interconnect_0/M03_ARESETN /axi_interconnect_0/M04_ARESETN /axi_interconnect_0/M05_ARESETN /axi_interconnect_0/M06_ARESETN /axi_interconnect_0/M07_ARESETN /axi_interconnect_0/S00_ARESETN /axi_interconnect_0/S01_ARESETN /axi_interconnect_0/S02_ARESETN /axi_interconnect_0/S03_ARESETN /axi_interconnect_0/S04_ARESETN
# Drive ALL *ACLK / *ARESETN from fabric clock/reset (only if unconnected)
set FAB_CLK  [get_bd_pins -quiet clk_wiz_0/clk_out1]
set FAB_RSTN [get_bd_pins -quiet rst_mig_7series_0_100M/peripheral_aresetn]
/rst_mig_7series_0_100M/peripheral_aresetn
if {![llength $FAB_RSTN]} { set FAB_RSTN [get_bd_pins -quiet rst_mig_7series_0_100M/interconnect_aresetn] }
foreach c [get_bd_pins -quiet ${IC}/*ACLK] {
  if {![llength [get_bd_nets -quiet -of_objects $c]] && [llength $FAB_CLK]} {
    connect_bd_net -quiet $FAB_CLK $c
  }
}
foreach r [get_bd_pins -quiet ${IC}/*ARESETN] {
  if {![llength [get_bd_nets -quiet -of_objects $r]] && [llength $FAB_RSTN]} {
    connect_bd_net -quiet $FAB_RSTN $r
  }
}
# Ensure axi_gpio_btn S_AXI is connected to a free M* slot (if not already)
set P axi_gpio_btn
axi_gpio_btn
set SAXI [get_bd_intf_pins -quiet ${P}/S_AXI]
/axi_gpio_btn/S_AXI
if {[llength $SAXI]} {
  if {![llength [get_bd_intf_nets -quiet -of_objects $SAXI]]} {
    set FREE {}
    foreach m [lsort [get_bd_intf_pins -quiet ${IC}/M*_AXI]] {
      if {![llength [get_bd_intf_nets -quiet -of_objects $m]]} { set FREE $m; break }
    }
    if {$FREE ne {}} {
      connect_bd_intf_net $SAXI $FREE
      puts "Connected ${P}/S_AXI -> $FREE"
    } else {
      puts "No free ${IC}/M*_AXI slot."
    }
  } else { puts "${P}/S_AXI already connected." }
} else {
  puts "No pin ${P}/S_AXI found."
}
axi_gpio_btn/S_AXI already connected.
# Fix interrupt fan-in: util_or_irq -> axi_intc_0/intr, sources feed util_or_irq
set INTC_INTR   [get_bd_pins -quiet axi_intc_0/intr]
/axi_intc_0/intr
set OR_RES      [get_bd_pins -quiet util_or_irq/Res]
/util_or_irq/Res
set GPIO_IRQ    [get_bd_pins -quiet axi_gpio_btn/ip2intc_irpt]
/axi_gpio_btn/ip2intc_irpt
if {[llength $INTC_INTR] && [llength $OR_RES]} {
  set intr_net [get_bd_nets -quiet -of_objects $INTC_INTR]
  if {[llength $intr_net]} { disconnect_bd_net -net $intr_net $INTC_INTR }
  connect_bd_net -quiet $OR_RES $INTC_INTR
}
ERROR: [Common 17-158] 'net' can only be specified once.
# Open your project & the block design
open_project C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.xpr
ERROR: [Coretcl 2-101] Project 'C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.xpr' is already open.
# See if the external BD ports exist
puts "BD btn ports:  [get_bd_ports -quiet btn[*]]"
BD btn ports:  
puts "BD reset port: [get_bd_ports -quiet reset_n]"
BD reset port: 
# Export AXI GPIO inputs as external port named "btn"
if {![llength [get_bd_ports -quiet btn]]} {
  set p [get_bd_pins -quiet axi_gpio_btn/gpio_io_i]
  if {[llength $p]} {
    make_bd_pins_external $p
    set new [lindex [get_bd_ports -quiet gpio_io_i*] 0]
    set_property name btn $new
  }
}
# Create an active-low reset_n port and hook it up (adjust pin names if yours differ)
if {![llength [get_bd_ports -quiet reset_n]]} {
  create_bd_port -dir I -type rst reset_n
  set_property CONFIG.POLARITY ACTIVE_LOW [get_bd_ports reset_n]
  if {[llength [get_bd_pins -quiet reset_inv_0/Op1]] && [llength [get_bd_pins -quiet proc_sys_reset_0/ext_reset_in]]} {
    connect_bd_net [get_bd_ports reset_n] [get_bd_pins reset_inv_0/Op1]
    connect_bd_net [get_bd_pins reset_inv_0/Res] [get_bd_pins proc_sys_reset_0/ext_reset_in]
  }
}
ERROR: [BD 5-676] The sink </reset_inv_0/Op1> is already connected to another source, therefore, it cannot be connected to source </reset_n>.
ERROR: [Common 17-39] 'connect_bd_net' failed due to earlier errors.
# --- Rewire interrupts cleanly ---
# Pins we care about
set INTC_INTR   [get_bd_pins axi_intc_0/intr]
/axi_intc_0/intr
set OR_RES      [get_bd_pins util_or_irq/Res]
/util_or_irq/Res
set GPIO_IRQ    [get_bd_pins axi_gpio_btn/ip2intc_irpt]
/axi_gpio_btn/ip2intc_irpt
# 1) Disconnect anything currently driving axi_intc_0/intr
foreach n [get_bd_nets -quiet -of_objects $INTC_INTR] {
  disconnect_bd_net $n $INTC_INTR
}
# 2) Feed gpio irq into the OR block (use the first free Op* pin)
set FREE_OP {}
foreach op [lsort [get_bd_pins -quiet util_or_irq/Op*]] {
  if {![llength [get_bd_nets -quiet -of_objects $op]]} { set FREE_OP $op; break }
}
if {$FREE_OP ne {} && [llength $GPIO_IRQ]} {
  connect_bd_net $GPIO_IRQ $FREE_OP
} else {
  puts "No free util_or_irq Op* input found (or GPIO IRQ missing)."
}
No free util_or_irq Op* input found (or GPIO IRQ missing).
# 3) Drive the interrupt controller from the OR result
connect_bd_net $OR_RES $INTC_INTR
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/microblaze_0/Data' to master interface '/axi_interconnect_0/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/microblaze_0/Instruction' to master interface '/axi_interconnect_0/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_vdma_0/Data_MM2S' to master interface '/axi_interconnect_0/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /rst_mig_7series_0_100M'
Excluding slave segment /axi_timer_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_intc_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_gpio_btn/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_vdma_0/S_AXI_LITE/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /v_tc_0/ctrl/Reg from address space /axi_vdma_0/Data_MM2S.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /util_or_irq IP set output pin Res type to "intr" when Input pin Op1 type is "undef" and Input pin Op2 type is "intr".
validate_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 5786.047 ; gain = 0.000
save_bd_design
WARNING: [BD 41-2671] The dangling interface net <lmb_bram_if_cntlr_0_BRAM_PORT> will not be written out to the BD file.
WARNING: [BD 41-597] NET <util_vector_logic_0_Res> has no source
Wrote  : <C:\Users\Dustin.Mock\code\ece383\final_project_v4\final_project_v4.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
puts "BD ports: [get_bd_ports -quiet btn[*]]  reset: [get_bd_ports -quiet reset_n]"
BD ports:   reset: /reset_n
puts "BD ports: [get_bd_ports -quiet btn[*]]  reset: [get_bd_ports -quiet reset_n]"
BD ports:   reset: /reset_n
# export buttons from axi_gpio_btn (inputs)
make_bd_pins_external [get_bd_pins axi_gpio_btn/gpio_io_i]
set_property name btn [get_bd_ports gpio_io_i_0]
WARNING: [BD 5-236] No ports matched 'get_bd_ports gpio_io_i_0'
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
# === 1) Open & validate the BD
open_bd_design [get_files -quiet *system.bd]
system
validate_bd_design
INFO: [BD 5-320] Validate design is not run, since the design is already validated.
save_bd_design
# === 2) Create an export folder
set outdir [file normalize "./_share_bd"]
C:/Users/Dustin.Mock/code/ece383/final_project_v4/_share_bd
file mkdir $outdir
# === 3) Export the block design to Tcl (small, portable)
write_bd_tcl   -force $outdir/system_bd.tcl
WARNING: [BD 41-2937] The design that will be created by this Tcl script contains the following user IPs:
/rgb2dvi_0
Please add the following user repository(s):
c:/Users/Dustin.Mock/fpga/digilent/vivado-library
before sourcing this Tcl script or use write_project_tcl.
INFO: [BD 5-148] Tcl file written out <C:/Users/Dustin.Mock/code/ece383/final_project_v4/_share_bd/system_bd.tcl>.

# (optional) also capture the canvas/layout, if supported
if {[catch {write_bd_layout -force $outdir/system_bd_layout.tcl [get_bd_designs system]} msg]} {
  puts "note: write_bd_layout not available or not needed: $msg"
}
note: write_bd_layout not available or not needed: ERROR: [Common 17-165] Too many positional options when parsing 'system', please type 'write_bd_layout -help' for usage info.

# === 4) Include constraints you authored (copy any XDCs you’re using)
foreach x [get_files -quiet *.xdc] { file copy -force $x $outdir }
# === 5) Useful context for review
# Top-level BD ports (so we can see what must be constrained)
set fp [open "$outdir/bd_ports.txt" w]
file1072636f810
foreach p [lsort [get_bd_ports]] { puts $fp $p }
close $fp
# IP status & versions (helps spot mismatches)
report_ip_status -name ip_status
file copy -force ip_status.rpt $outdir/
error copying "ip_status.rpt": no such file or directory
# Full BD cell/property dump (handy diff/reference)
report_property -all [get_bd_cells] > $outdir/bd_cells_props.rpt
ERROR: [Common 17-56] 'report_property' expects exactly one object got '21'.
archive_project -force $outdir/system_project_archive.zip
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Dustin.Mock/code/ece383/final_project_v4/.Xil/Vivado-22612-C26-5CG2151GFM' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dustin.Mock/fpga/digilent/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/Dustin.Mock/code/ece383/final_project_v4/.Xil/Vivado-22612-C26-5CG2151GFM/PrjAr/_X_'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/Dustin.Mock/code/ece383/final_project_v4/.Xil/Vivado-22612-C26-5CG2151GFM/PrjAr/_X_/final_project_v4.cache/ip 
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_axi_interconnect_0_imp_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_mdm_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_microblaze_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_axi_timer_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_axi_vdma_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_v_tc_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_proc_sys_reset_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_clk_wiz_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_mig_7series_0_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_dlmb_v10_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_ilmb_bram_if_cntlr_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_lmb_bram_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_v_axi4s_vid_out_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_dlmb_bram_if_cntlr_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_rgb2dvi_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_axi_intc_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_ilmb_v10_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_axi_uartlite_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_proc_sys_reset_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_reset_inv_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_rst_mig_7series_0_100M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_rst_ser_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_axi_gpio_btn_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_util_or_irq_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] resetting run 'system_axi_interconnect_0_imp_xbar_0_impl_1'...
INFO: [Coretcl 2-133] resetting run 'system_mdm_1_0_impl_1'...
INFO: [Coretcl 2-133] resetting run 'system_microblaze_0_0_impl_1'...
INFO: [Coretcl 2-133] resetting run 'system_axi_timer_0_0_impl_1'...
INFO: [Coretcl 2-133] resetting run 'system_axi_vdma_0_0_impl_1'...
INFO: [Coretcl 2-133] resetting run 'system_v_tc_0_0_impl_1'...
INFO: [Coretcl 2-133] resetting run 'system_proc_sys_reset_1_0_impl_1'...
INFO: [Coretcl 2-133] resetting run 'system_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] resetting run 'system_mig_7series_0_1_impl_1'...
INFO: [Coretcl 2-133] resetting run 'system_dlmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] resetting run 'system_ilmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] resetting run 'system_lmb_bram_0_impl_1'...
INFO: [Coretcl 2-133] resetting run 'system_v_axi4s_vid_out_0_0_impl_1'...
INFO: [Coretcl 2-133] resetting run 'system_dlmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] resetting run 'system_rgb2dvi_0_0_impl_1'...
INFO: [Coretcl 2-133] resetting run 'system_axi_intc_0_0_impl_1'...
INFO: [Coretcl 2-133] resetting run 'system_ilmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] resetting run 'system_axi_uartlite_0_0_impl_1'...
INFO: [Coretcl 2-133] resetting run 'system_proc_sys_reset_0_0_impl_1'...
INFO: [Coretcl 2-133] resetting run 'system_reset_inv_0_0_impl_1'...
INFO: [Coretcl 2-133] resetting run 'system_rst_mig_7series_0_100M_0_impl_1'...
INFO: [Coretcl 2-133] resetting run 'system_rst_ser_0_impl_1'...
INFO: [Coretcl 2-133] resetting run 'system_axi_gpio_btn_0_impl_1'...
INFO: [Coretcl 2-133] resetting run 'system_util_or_irq_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_axi_gpio_btn_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_axi_gpio_btn_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_axi_intc_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_axi_intc_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_axi_interconnect_0_imp_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_axi_interconnect_0_imp_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_axi_timer_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_axi_timer_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_axi_uartlite_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_axi_uartlite_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_axi_vdma_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_axi_vdma_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_dlmb_v10_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_dlmb_v10_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_ilmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_ilmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_ilmb_v10_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_ilmb_v10_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_lmb_bram_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_lmb_bram_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_mdm_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_mdm_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_microblaze_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_microblaze_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_mig_7series_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_mig_7series_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_proc_sys_reset_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_proc_sys_reset_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_proc_sys_reset_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_proc_sys_reset_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_reset_inv_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_reset_inv_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_rgb2dvi_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_rgb2dvi_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_rst_mig_7series_0_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_rst_mig_7series_0_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_rst_ser_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_rst_ser_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_util_or_irq_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_util_or_irq_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_v_axi4s_vid_out_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_v_axi4s_vid_out_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_v_tc_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_v_tc_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
ERROR: [Common 17-680] Path length exceeds 260-Byte maximum allowed by Windows: C:/Users/Dustin.Mock/code/ece383/final_project_v4/.Xil/Vivado-22612-C26-5CG2151GFM/PrjAr/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_mig_7series_0_1/system_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v
Please consider using the OS subst command to shorten the path length by mapping part of the path to a virtual drive letter. See Answer Record AR52787 for more information.
Resolution: In Windows 7 or later, the mklink command can also be used to create a symbolic link and shorten the path.
open_bd_design [get_files -quiet *system.bd]
system
#---------- 1) Fix MIG resets/clocks ----------
# ext_reset_in should come from an external active-HIGH reset.
# If you have reset_n + reset_inv_0, use its output; else point to /reset (active-high).
set rst_pin [get_bd_pins -quiet rst_mig_7series_0_100M/ext_reset_in]
/rst_mig_7series_0_100M/ext_reset_in
if {[llength $rst_pin]} {
  set cur [get_bd_nets -quiet -of_objects $rst_pin]
  if {[llength $cur]} { disconnect_bd_net -net $cur $rst_pin }
  if {[llength [get_bd_pins -quiet reset_inv_0/Res]]} {
    connect_bd_net [get_bd_pins reset_inv_0/Res] $rst_pin
  } elseif {[llength [get_bd_ports -quiet reset]]} {
    connect_bd_net [get_bd_ports reset] $rst_pin
  } else {
    puts "NOTE: Provide an active-high reset to rst_mig_7series_0_100M/ext_reset_in"
  }
}
ERROR: [Common 17-158] 'net' can only be specified once.
open_bd_design [get_files -quiet *system.bd]
system
# Helpers
set PIXCLK  [get_bd_pins -quiet clk_wiz_0/pix_clk]
/clk_wiz_0/pix_clk
set PIXRSTN [get_bd_pins -quiet rst_pix/peripheral_aresetn]
/rst_pix/peripheral_aresetn
# (a) AXI4-Stream clocks (pixel domain)
foreach p {
  axi_vdma_0/m_axis_mm2s_aclk
  v_axi4s_vid_out_0/aclk
  v_tc_0/clk
  rgb2dvi_0/PixelClk
} {
  if {[llength [get_bd_pins -quiet $p]] && [llength $PIXCLK]} {
    if {![llength [get_bd_nets -quiet -of_objects [get_bd_pins $p]]]} {
      connect_bd_net $PIXCLK [get_bd_pins $p]
    }
  }
}
# (b) Pixel-domain resets (active-low)
# v_axi4s_vid_out & v_tc are typical; VDMA may not expose a separate AXIS reset—skip if absent.
foreach p {
  v_axi4s_vid_out_0/aresetn
  v_tc_0/resetn
} {
  if {[llength [get_bd_pins -quiet $p]] && [llength $PIXRSTN]} {
    if {![llength [get_bd_nets -quiet -of_objects [get_bd_pins $p]]]} {
      connect_bd_net $PIXRSTN [get_bd_pins $p]
    }
  }
}
# (c) VTC timing -> video_out timing
if {![llength [get_bd_intf_nets -quiet -of_objects [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in]]]} {
  if {[llength [get_bd_intf_pins -quiet v_tc_0/vtiming_out]]} {
    connect_bd_intf_net [get_bd_intf_pins v_tc_0/vtiming_out] [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in]
  }
}
# (d) AXI-Lite clock/reset for VDMA control (fabric domain)
if {[llength [get_bd_pins -quiet axi_vdma_0/s_axi_lite_aclk]] && [llength [get_bd_pins -quiet clk_wiz_0/clk_out1]]} {
  if {![llength [get_bd_nets -quiet -of_objects [get_bd_pins axi_vdma_0/s_axi_lite_aclk]]]} {
    connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_vdma_0/s_axi_lite_aclk]
  }
}
# Reset pin name varies by version; try both and ignore if missing
foreach rpin {s_axi_lite_aresetn axi_resetn} {
  if {[llength [get_bd_pins -quiet axi_vdma_0/$rpin]] && [llength [get_bd_pins -quiet rst_mig_7series_0_100M/peripheral_aresetn]]} {
    if {![llength [get_bd_nets -quiet -of_objects [get_bd_pins axi_vdma_0/$rpin]]]} {
      connect_bd_net [get_bd_pins rst_mig_7series_0_100M/peripheral_aresetn] [get_bd_pins axi_vdma_0/$rpin]
    }
  }
}
save_bd_design
WARNING: [BD 41-2671] The dangling interface net <lmb_bram_if_cntlr_0_BRAM_PORT> will not be written out to the BD file.
WARNING: [BD 41-597] NET <util_vector_logic_0_Res> has no source
Wrote  : <C:\Users\Dustin.Mock\code\ece383\final_project_v4\final_project_v4.srcs\sources_1\bd\system\system.bd> 
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/microblaze_0/Data' to master interface '/axi_interconnect_0/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/microblaze_0/Instruction' to master interface '/axi_interconnect_0/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_vdma_0/Data_MM2S' to master interface '/axi_interconnect_0/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /rst_mig_7series_0_100M'
Excluding slave segment /axi_timer_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_intc_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_gpio_btn/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_vdma_0/S_AXI_LITE/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /v_tc_0/ctrl/Reg from address space /axi_vdma_0/Data_MM2S.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /util_or_irq IP set output pin Res type to "intr" when Input pin Op1 type is "undef" and Input pin Op2 type is "intr".
validate_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 5786.047 ; gain = 0.000
set _clk_nets [get_nets -hier -quiet *clk_wiz_0*clk_sys*]
if {[llength $_clk_nets]} { set_property CLOCK_DEDICATED_ROUTE AUTO $_clk_nets }
# Open your BD first
open_bd_design [get_files -quiet *system.bd]
system
# -- Create or reuse AXI GPIO for buttons
set gpio_name axi_gpio_btn
axi_gpio_btn
if {![llength [get_bd_cells -quiet $gpio_name]]} {
  create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 $gpio_name
}
# Configure: single channel, all inputs, width 5, interrupt present
set_property -dict [list \
  CONFIG.C_IS_DUAL            {0} \
  CONFIG.C_ALL_INPUTS         {1} \
  CONFIG.C_ALL_OUTPUTS        {0} \
  CONFIG.C_GPIO_WIDTH         {5} \
  CONFIG.C_INTERRUPT_PRESENT  {1} \
] [get_bd_cells $gpio_name]
# -- Export buttons to top level as 'btn[4:0]'
#   (disconnect anything already on gpio_io_i, then make it external)
set btn_pin  [get_bd_pins -quiet $gpio_name/gpio_io_i]
/axi_gpio_btn/gpio_io_i
if {[llength $btn_pin]} {
  # If already external but wrong name/width, clean it up
  set cur_port [get_bd_ports -quiet -of_objects $btn_pin]
  if {[llength $cur_port]} {
    # If the existing external port isn't 'btn', rename it; ensure it's a bus of width 5
    set p [lindex $cur_port 0]
    if {[string compare [get_property NAME $p] "btn"] != 0} {
      set_property NAME btn $p
    }
    # Width is inherited from the pin; just ensure connection is intact
  } else {
    make_bd_pins_external $btn_pin
    set_property NAME btn [get_bd_ports -quiet [lindex [get_bd_ports -of_objects $btn_pin] 0]]
  }
}
WARNING: [BD 5-236] No ports matched 'get_bd_ports -of_objects /rst_mig_7series_0_100M'
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
# Open BD
open_bd_design [get_files -quiet *system.bd]
system
# 0) Sanity: make sure the GPIO cell exists and is configured as 5-bit input w/ IRQ
set gpio_name axi_gpio_btn
axi_gpio_btn
if {![llength [get_bd_cells -quiet $gpio_name]]} {
  create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 $gpio_name
}
set_property -dict [list \
  CONFIG.C_IS_DUAL            {0} \
  CONFIG.C_ALL_INPUTS         {1} \
  CONFIG.C_ALL_OUTPUTS        {0} \
  CONFIG.C_GPIO_WIDTH         {5} \
  CONFIG.C_INTERRUPT_PRESENT  {1} \
] [get_bd_cells $gpio_name]
# 1) Export gpio_io_i to a top port named 'btn' (width follows pin = 5)
set btn_pin  [get_bd_pins -quiet $gpio_name/gpio_io_i]
/axi_gpio_btn/gpio_io_i
if {![llength $btn_pin]} { error "Can't find $gpio_name/gpio_io_i" }
# If it isn't external yet, make it external and capture the created port
set btn_port [get_bd_ports -quiet -of_objects $btn_pin]
if {![llength $btn_port]} {
  make_bd_pins_external $btn_pin
  set btn_port [get_bd_ports -of_objects $btn_pin]
}
WARNING: [BD 5-236] No ports matched 'get_bd_ports -of_objects /rst_mig_7series_0_100M'
# If the external port exists but isn't named 'btn', rename (or create explicitly if name is taken)
if {[llength $btn_port]} {
  set cur_name [get_property NAME $btn_port]
  if {$cur_name ne "btn"} {
    if {[llength [get_bd_ports -quiet btn]]} {
      # A 'btn' port already exists: re-externalize with that name
      delete_bd_objs $btn_port
      make_bd_pins_external -name btn $btn_pin
      set btn_port [get_bd_ports btn]
    } else {
      set_property NAME btn $btn_port
    }
  }
} else {
  # Fallback: create with explicit name
  make_bd_pins_external -name btn $btn_pin
  set btn_port [get_bd_ports btn]
}
/btn
# 2) AXI: connect S_AXI to a free M* slot on axi_interconnect_0 (if not already)
set saxi [get_bd_intf_pins -quiet $gpio_name/S_AXI]
/axi_gpio_btn/S_AXI
if {[llength $saxi] && ![llength [get_bd_intf_nets -quiet -of_objects $saxi]]} {
  set freeM {}
  foreach m [lsort [get_bd_intf_pins -quiet axi_interconnect_0/M*_AXI]] {
    if {![llength [get_bd_intf_nets -quiet -of_objects $m]]} { set freeM $m; break }
  }
  if {$freeM ne {}} { connect_bd_intf_net $saxi $freeM }
}
# 3) Clocks/resets for the GPIO core (only if floating)
set FAB_CLK  [get_bd_pins -quiet clk_wiz_0/clk_out1]
set FAB_RSTN [get_bd_pins -quiet rst_mig_7series_0_100M/peripheral_aresetn]
/rst_mig_7series_0_100M/peripheral_aresetn
if {![llength $FAB_RSTN]} { set FAB_RSTN [get_bd_pins -quiet rst_mig_7series_0_100M/interconnect_aresetn] }
if {[llength $FAB_CLK]} {
  set p [get_bd_pins -quiet $gpio_name/s_axi_aclk]
  if {[llength $p] && ![llength [get_bd_nets -quiet -of_objects $p]]} { connect_bd_net $FAB_CLK $p }
}
if {[llength $FAB_RSTN]} {
  set p [get_bd_pins -quiet $gpio_name/s_axi_aresetn]
  if {[llength $p] && ![llength [get_bd_nets -quiet -of_objects $p]]} { connect_bd_net $FAB_RSTN $p }
}
# 4) Interrupt plumbing (optional but recommended)
# Make sure axi_intc_0/intr is driven by util_or_irq/Res (single source)
if {[llength [get_bd_pins -quiet util_or_irq/Res]] && [llength [get_bd_pins -quiet axi_intc_0/intr]]} {
  set sink [get_bd_pins axi_intc_0/intr]
  set net  [get_bd_nets -quiet -of_objects $sink]
  if {[llength $net]} { disconnect_bd_net -net $net $sink }
  connect_bd_net [get_bd_pins util_or_irq/Res] $sink
}
ERROR: [Common 17-158] 'net' can only be specified once.
# Open BD
open_bd_design [get_files -quiet *system.bd]
system
# ---- Make axi_intc_0/intr <- util_or_irq/Res (single-source) ----
set src_pin  [get_bd_pins -quiet util_or_irq/Res]
/util_or_irq/Res
set sink_pin [get_bd_pins -quiet axi_intc_0/intr]
/axi_intc_0/intr
if {[llength $src_pin] && [llength $sink_pin]} {
  # 1) Detach sink from any net
  set sink_net [get_bd_nets -quiet -of_objects $sink_pin]
  if {[llength $sink_net]} { disconnect_bd_net -net [lindex $sink_net 0] $sink_pin }

  # 2) If src already has a net, attach sink to THAT net (no merging)
  set src_net [get_bd_nets -quiet -of_objects $src_pin]
  if {[llength $src_net]} {
    connect_bd_net -net [lindex $src_net 0] $sink_pin
  } else {
    # 3) Otherwise, just connect the two pins (creates a new net)
    connect_bd_net $src_pin $sink_pin
  }
}
ERROR: [Common 17-158] 'net' can only be specified once.
# Open BD
open_bd_design [get_files -quiet *system.bd]
system
# ---- Make axi_intc_0/intr <- util_or_irq/Res (single-source) ----
set src_pin  [get_bd_pins -quiet util_or_irq/Res]
/util_or_irq/Res
set sink_pin [get_bd_pins -quiet axi_intc_0/intr]
/axi_intc_0/intr
if {[llength $src_pin] && [llength $sink_pin]} {
  # 1) Detach sink from any net
  set sink_net [get_bd_nets -quiet -of_objects $sink_pin]
  if {[llength $sink_net]} { disconnect_bd_net -net [lindex $sink_net 0] $sink_pin }

  # 2) If src already has a net, attach sink to THAT net (no merging)
  set src_net [get_bd_nets -quiet -of_objects $src_pin]
  if {[llength $src_net]} {
    connect_bd_net -net [lindex $src_net 0] $sink_pin
  } else {
    # 3) Otherwise, just connect the two pins (creates a new net)
    connect_bd_net $src_pin $sink_pin
  }
}
ERROR: [Common 17-158] 'net' can only be specified once.
# Open the BD
open_bd_design [get_files -quiet *system.bd]
system
# ---------- 0) Ensure/Configure the GPIO-for-buttons ----------
set gpio_name axi_gpio_btn
axi_gpio_btn
if {![llength [get_bd_cells -quiet $gpio_name]]} {
  create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 $gpio_name
}
# Single channel, 5 inputs, with interrupt
set_property -dict [list \
  CONFIG.C_IS_DUAL            {0} \
  CONFIG.C_ALL_INPUTS         {1} \
  CONFIG.C_ALL_OUTPUTS        {0} \
  CONFIG.C_GPIO_WIDTH         {5} \
  CONFIG.C_INTERRUPT_PRESENT  {1} \
] [get_bd_cells $gpio_name]
# ---------- 1) Export buttons to top as btn[4:0] ----------
set btn_pin   [get_bd_pins  -quiet $gpio_name/gpio_io_i]
/axi_gpio_btn/gpio_io_i
if {![llength $btn_pin]} { error "Can't find $gpio_name/gpio_io_i" }
# If not already external, make it external
set btn_port  [get_bd_ports -quiet -of_objects $btn_pin]
if {![llength $btn_port]} {
  make_bd_pins_external -name btn $btn_pin
  set btn_port [get_bd_ports btn]
} else {
  # Ensure the port name is 'btn'
  if {[get_property NAME [lindex $btn_port 0]] ne "btn"} {
    set_property NAME btn [lindex $btn_port 0]
  }
}
/btn
# ---------- 2) Hook AXI Lite of GPIO into the interconnect ----------
# Only connect if the interface is floating
set saxi [get_bd_intf_pins -quiet $gpio_name/S_AXI]
/axi_gpio_btn/S_AXI
if {[llength $saxi] && ![llength [get_bd_intf_nets -quiet -of_objects $saxi]]} {
  # Pick a free master slot on axi_interconnect_0
  set freeM {}
  foreach m [lsort [get_bd_intf_pins -quiet axi_interconnect_0/M*_AXI]] {
    if {![llength [get_bd_intf_nets -quiet -of_objects $m]]} { set freeM $m; break }
  }
  if {$freeM ne {}} { connect_bd_intf_net $saxi $freeM }
}
# ---------- 3) Drive GPIO clock/reset (only if floating) ----------
set FAB_CLK  [get_bd_pins -quiet clk_wiz_0/clk_out1]
set FAB_RSTN [lindex [concat \
  [get_bd_pins -quiet rst_mig_7series_0_100M/peripheral_aresetn] \
  [get_bd_pins -quiet rst_mig_7series_0_100M/interconnect_aresetn]] 0]
/rst_mig_7series_0_100M/peripheral_aresetn
set p [get_bd_pins -quiet $gpio_name/s_axi_aclk]
/axi_gpio_btn/s_axi_aclk
if {[llength $FAB_CLK] && [llength $p] && ![llength [get_bd_nets -quiet -of_objects $p]]} {
  connect_bd_net $FAB_CLK $p
}
set p [get_bd_pins -quiet $gpio_name/s_axi_aresetn]
/axi_gpio_btn/s_axi_aresetn
if {[llength $FAB_RSTN] && [llength $p] && ![llength [get_bd_nets -quiet -of_objects $p]]} {
  connect_bd_net $FAB_RSTN $p
}
# ---------- 4) Feed the GPIO interrupt into util_or_irq (pick a free Op*) ----------
set irq_pin [get_bd_pins -quiet axi_gpio_btn/ip2intc_irpt]
/axi_gpio_btn/ip2intc_irpt
set freeOp {}
foreach op [lsort [get_bd_pins -quiet util_or_irq/Op*]] {
  if {![llength [get_bd_nets -quiet -of_objects $op]]} { set freeOp $op; break }
}
if {[llength $irq_pin] && $freeOp ne {}} {
  # Don’t specify -net; just connect pin-to-pin so Vivado reuses the IRQ net.
  connect_bd_net $irq_pin $freeOp
}
# ---------- 5) Make util_or_irq/Res the ONLY driver of axi_intc_0/intr ----------
set src_pin  [get_bd_pins -quiet util_or_irq/Res]       ;# source
/util_or_irq/Res
set sink_pin [get_bd_pins -quiet axi_intc_0/intr]       ;# single sink (vector of 1)
/axi_intc_0/intr
if {[llength $src_pin] && [llength $sink_pin]} {
  # Detach sink from any existing net
  set sink_net [get_bd_nets -quiet -of_objects $sink_pin]
  if {[llength $sink_net]} { disconnect_bd_net -net [lindex $sink_net 0] $sink_pin }

  # Now connect pin-to-pin (NO -net flag to avoid "net can only be specified once")
  connect_bd_net $src_pin $sink_pin
}
ERROR: [Common 17-158] 'net' can only be specified once.
# Open BD
open_bd_design [get_files -quiet *system.bd]
system
# --- Ensure/Configure the GPIO for buttons (5 inputs with IRQ) ---
set gpio_name axi_gpio_btn
axi_gpio_btn
if {![llength [get_bd_cells -quiet $gpio_name]]} {
  create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 $gpio_name
}
set_property -dict [list \
  CONFIG.C_IS_DUAL            {0} \
  CONFIG.C_ALL_INPUTS         {1} \
  CONFIG.C_ALL_OUTPUTS        {0} \
  CONFIG.C_GPIO_WIDTH         {5} \
  CONFIG.C_INTERRUPT_PRESENT  {1} \
] [get_bd_cells $gpio_name]
# --- Export buttons to top as btn[4:0] (only if not already) ---
set btn_pin  [get_bd_pins -quiet $gpio_name/gpio_io_i]
/axi_gpio_btn/gpio_io_i
if {![llength [get_bd_ports -quiet -of_objects $btn_pin]]} {
  make_bd_pins_external -name btn $btn_pin
} else {
  # ensure name is 'btn'
  set p [lindex [get_bd_ports -quiet -of_objects $btn_pin] 0]
  if {[get_property NAME $p] ne "btn"} { set_property NAME btn $p }
}
# --- Hook AXI-Lite if floating: GPIO -> axi_interconnect_0 ---
set saxi [get_bd_intf_pins -quiet $gpio_name/S_AXI]
/axi_gpio_btn/S_AXI
if {[llength $saxi] && ![llength [get_bd_intf_nets -quiet -of_objects $saxi]]} {
  set freeM {}
  foreach m [lsort [get_bd_intf_pins -quiet axi_interconnect_0/M*_AXI]] {
    if {![llength [get_bd_intf_nets -quiet -of_objects $m]]} { set freeM $m; break }
  }
  if {$freeM ne {}} { connect_bd_intf_net $saxi $freeM }
}
# --- Drive GPIO clock/reset ONLY if they are floating ---
set FAB_CLK  [get_bd_pins -quiet clk_wiz_0/clk_out1]
set FAB_RSTN [lindex [concat \
  [get_bd_pins -quiet rst_mig_7series_0_100M/peripheral_aresetn] \
  [get_bd_pins -quiet rst_mig_7series_0_100M/interconnect_aresetn]] 0]
/rst_mig_7series_0_100M/peripheral_aresetn
set p [get_bd_pins -quiet $gpio_name/s_axi_aclk]
/axi_gpio_btn/s_axi_aclk
if {[llength $FAB_CLK] && [llength $p] && ![llength [get_bd_nets -quiet -of_objects $p]]} {
  connect_bd_net $FAB_CLK $p
}
set p [get_bd_pins -quiet $gpio_name/s_axi_aresetn]
/axi_gpio_btn/s_axi_aresetn
if {[llength $FAB_RSTN] && [llength $p] && ![llength [get_bd_nets -quiet -of_objects $p]]} {
  connect_bd_net $FAB_RSTN $p
}
# --- Feed GPIO interrupt into util_or_irq (first *free* Op*) ---
set irq_pin [get_bd_pins -quiet axi_gpio_btn/ip2intc_irpt]
/axi_gpio_btn/ip2intc_irpt
if {[llength $irq_pin]} {
  # find a free Op* on util_or_irq; if none, grow input count
  set freeOp {}
  foreach op [lsort [get_bd_pins -quiet util_or_irq/Op*]] {
    if {![llength [get_bd_nets -quiet -of_objects $op]]} { set freeOp $op; break }
  }
  if {$freeOp eq {}} {
    # increase the number of inputs on util_or_irq and use the new last Op*
    set curN [get_property -quiet CONFIG.C_INPUTS [get_bd_cells util_or_irq]]
    if {$curN eq ""} { set curN 1 }
    set_property CONFIG.C_INPUTS [expr {$curN + 1}] [get_bd_cells util_or_irq]
    # re-query the new last Op*
    set freeOp [lindex [lsort [get_bd_pins -quiet util_or_irq/Op*]] end]
  }
  # connect only if that Op* is still free
  if {![llength [get_bd_nets -quiet -of_objects $freeOp]]} {
    connect_bd_net $irq_pin $freeOp
  }
}
CRITICAL WARNING: [BD 41-1276] Cannot set the parameter C_INPUTS on /util_or_irq. Parameter does not exist
# --- DO NOT TOUCH: util_or_irq/Res -> axi_intc_0/intr (already wired) ---
# --- Ensure INTC 'irq' reaches MicroBlaze (only if MB IRQ float) ---
set mb_irq_pin [lindex [concat \
  [get_bd_pins -quiet microblaze_0/Interrupt] \
  [get_bd_pins -quiet microblaze_0/INTERRUPT] \
  [get_bd_pins -quiet microblaze_0/interrupt]] 0]
/microblaze_0/Interrupt
set intc_irq   [get_bd_pins -quiet axi_intc_0/irq]
/axi_intc_0/irq
if {[llength $mb_irq_pin] && [llength $intc_irq]} {
  if {![llength [get_bd_nets -quiet -of_objects $mb_irq_pin]]} {
    connect_bd_net $intc_irq $mb_irq_pin
  }
}
save_bd_design
WARNING: [BD 41-2671] The dangling interface net <lmb_bram_if_cntlr_0_BRAM_PORT> will not be written out to the BD file.
WARNING: [BD 41-597] NET <util_vector_logic_0_Res> has no source
Wrote  : <C:\Users\Dustin.Mock\code\ece383\final_project_v4\final_project_v4.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/microblaze_0/Data' to master interface '/axi_interconnect_0/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/microblaze_0/Instruction' to master interface '/axi_interconnect_0/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_vdma_0/Data_MM2S' to master interface '/axi_interconnect_0/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /rst_mig_7series_0_100M'
Excluding slave segment /axi_timer_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_intc_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_gpio_btn/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_vdma_0/S_AXI_LITE/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /v_tc_0/ctrl/Reg from address space /axi_vdma_0/Data_MM2S.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /util_or_irq IP set output pin Res type to "intr" when Input pin Op1 type is "undef" and Input pin Op2 type is "intr".
validate_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 5786.047 ; gain = 0.000
puts "btn port           : [get_bd_ports btn]"
btn port           : /btn
puts "GPIO->S_AXI net    : [get_bd_intf_nets -quiet -of_objects [get_bd_intf_pins axi_gpio_btn/S_AXI]]"
GPIO->S_AXI net    : /axi_interconnect_0_M06_AXI
puts "GPIO irq net       : [get_bd_nets -quiet -of_objects [get_bd_pins axi_gpio_btn/ip2intc_irpt]]"
GPIO irq net       : /axi_gpio_btn_ip2intc_irpt
puts "util_or_irq Res net: [get_bd_nets -quiet -of_objects [get_bd_pins util_or_irq/Res]]"
util_or_irq Res net: /util_or_irq_Res
puts "INTC intr net      : [get_bd_nets -quiet -of_objects [get_bd_pins axi_intc_0/intr]]"
INTC intr net      : /util_or_irq_Res
puts "INTC irq -> MB net : [get_bd_nets -quiet -of_objects [get_bd_pins microblaze_0/Interrupt]]"
INTC irq -> MB net : /axi_intc_0_irq
puts "Buttons : [get_ports -quiet {btn[*]}]"
Buttons : 
puts "Reset   : [get_ports -quiet reset]"
Reset   : 
puts "UART RX : [get_ports -quiet usb_uart_rxd]"
UART RX : 
puts "UART TX : [get_ports -quiet usb_uart_txd]"
UART TX : 
puts "HDMI clk: [list [get_ports -quiet hdmi_tx_clk_p] [get_ports -quiet hdmi_tx_clk_n]]"
HDMI clk: {} {}
puts "HDMI d  : [list [get_ports -quiet {hdmi_tx_d_p[*]}] [get_ports -quiet {hdmi_tx_d_n[*]}]]"
HDMI d  : {} {}
make_wrapper -files [get_files C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-2671] The dangling interface net <lmb_bram_if_cntlr_0_BRAM_PORT> will not be written out to the BD file.
WARNING: [BD 41-597] NET <util_vector_logic_0_Res> has no source
Wrote  : <C:\Users\Dustin.Mock\code\ece383\final_project_v4\final_project_v4.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-166] Source port for the net:util_vector_logic_0_Res is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/synth/system.vhd
WARNING: [BD 41-166] Source port for the net:util_vector_logic_0_Res is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/sim/system.vhd
VHDL Output written to : c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/hdl/system_wrapper.vhd
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/synth_1/system_wrapper.dcp
reset_run system_microblaze_0_0_synth_1
reset_run system_mig_7series_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Wrote  : <C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-166] Source port for the net:util_vector_logic_0_Res is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/synth/system.vhd
WARNING: [BD 41-166] Source port for the net:util_vector_logic_0_Res is NULL! Connection will be grounded!
VHDL Output written to : c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/sim/system.vhd
VHDL Output written to : c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
error renaming "c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_mig_7series_0_1/_tmp/system_mig_7series_0_1" to "c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_mig_7series_0_1/system_mig_7series_0_1": permission denied
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2024.2/data/ip/xilinx/mig_7series_v4_2/xit/simulation.xit': error renaming "c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_mig_7series_0_1/_tmp/system_mig_7series_0_1" to "c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_mig_7series_0_1/system_mig_7series_0_1": permission denied
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'mig_7series_0'. Failed to generate 'Verilog Simulation' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'mig_7series_0'. Failed to generate 'Verilog Simulation' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block mig_7series_0 
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2/system_axi_interconnect_0_imp_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'system_axi_interconnect_0_imp_auto_cc_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s04_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'system_axi_interconnect_0_imp_auto_cc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m05_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m05_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m06_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m06_couplers/auto_pc .
Exporting to file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_cc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_cc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_ds_6
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_6
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_pc_7
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_us_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_interconnect_0_imp_auto_us_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_microblaze_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_cc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b461098471b3101f to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/b/4/b461098471b3101f/system_axi_interconnect_0_imp_auto_cc_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/b/4/b461098471b3101f/system_axi_interconnect_0_imp_auto_cc_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/b/4/b461098471b3101f/system_axi_interconnect_0_imp_auto_cc_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/b/4/b461098471b3101f/system_axi_interconnect_0_imp_auto_cc_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/b/4/b461098471b3101f/system_axi_interconnect_0_imp_auto_cc_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_0/system_axi_interconnect_0_imp_auto_cc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_cc_0, cache-ID = b461098471b3101f; cache size = 53.831 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d524786fa1ba3ee8 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_2/system_axi_interconnect_0_imp_auto_pc_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_pc_2, cache-ID = d524786fa1ba3ee8; cache size = 53.831 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_microblaze_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_cc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8cbaca8e0baacb38 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/c/8cbaca8e0baacb38/system_axi_interconnect_0_imp_auto_cc_1.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/c/8cbaca8e0baacb38/system_axi_interconnect_0_imp_auto_cc_1_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/c/8cbaca8e0baacb38/system_axi_interconnect_0_imp_auto_cc_1_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/c/8cbaca8e0baacb38/system_axi_interconnect_0_imp_auto_cc_1_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/c/8cbaca8e0baacb38/system_axi_interconnect_0_imp_auto_cc_1_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_cc_1/system_axi_interconnect_0_imp_auto_cc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_cc_1, cache-ID = 8cbaca8e0baacb38; cache size = 53.831 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 587ae1612e161482 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/5/8/587ae1612e161482/system_axi_interconnect_0_imp_auto_us_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/5/8/587ae1612e161482/system_axi_interconnect_0_imp_auto_us_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/5/8/587ae1612e161482/system_axi_interconnect_0_imp_auto_us_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/5/8/587ae1612e161482/system_axi_interconnect_0_imp_auto_us_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/5/8/587ae1612e161482/system_axi_interconnect_0_imp_auto_us_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_1/system_axi_interconnect_0_imp_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_us_1, cache-ID = 587ae1612e161482; cache size = 53.831 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8f43b46bb1404dc3 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_0/system_axi_interconnect_0_imp_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_ds_0, cache-ID = 8f43b46bb1404dc3; cache size = 53.831 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_4
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d524786fa1ba3ee8 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_4/system_axi_interconnect_0_imp_auto_pc_4_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_pc_4, cache-ID = d524786fa1ba3ee8; cache size = 53.831 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8f43b46bb1404dc3 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_1/system_axi_interconnect_0_imp_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_ds_1, cache-ID = 8f43b46bb1404dc3; cache size = 53.831 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 587ae1612e161482 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/5/8/587ae1612e161482/system_axi_interconnect_0_imp_auto_us_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/5/8/587ae1612e161482/system_axi_interconnect_0_imp_auto_us_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/5/8/587ae1612e161482/system_axi_interconnect_0_imp_auto_us_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/5/8/587ae1612e161482/system_axi_interconnect_0_imp_auto_us_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/5/8/587ae1612e161482/system_axi_interconnect_0_imp_auto_us_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_0/system_axi_interconnect_0_imp_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_us_0, cache-ID = 587ae1612e161482; cache size = 53.831 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8f43b46bb1404dc3 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_2/system_axi_interconnect_0_imp_auto_ds_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_ds_2, cache-ID = 8f43b46bb1404dc3; cache size = 53.831 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d524786fa1ba3ee8 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/system_axi_interconnect_0_imp_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_pc_1, cache-ID = d524786fa1ba3ee8; cache size = 53.831 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_us_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 45c408dcbef0b1c8 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/4/5/45c408dcbef0b1c8/system_axi_interconnect_0_imp_auto_us_3.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/4/5/45c408dcbef0b1c8/system_axi_interconnect_0_imp_auto_us_3_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/4/5/45c408dcbef0b1c8/system_axi_interconnect_0_imp_auto_us_3_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/4/5/45c408dcbef0b1c8/system_axi_interconnect_0_imp_auto_us_3_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/4/5/45c408dcbef0b1c8/system_axi_interconnect_0_imp_auto_us_3_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_3/system_axi_interconnect_0_imp_auto_us_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_us_3, cache-ID = 45c408dcbef0b1c8; cache size = 53.831 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8f43b46bb1404dc3 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_3/system_axi_interconnect_0_imp_auto_ds_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_ds_3, cache-ID = 8f43b46bb1404dc3; cache size = 53.831 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_5
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d524786fa1ba3ee8 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_5/system_axi_interconnect_0_imp_auto_pc_5_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_pc_5, cache-ID = d524786fa1ba3ee8; cache size = 53.831 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_4
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8f43b46bb1404dc3 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_4/system_axi_interconnect_0_imp_auto_ds_4_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_ds_4, cache-ID = 8f43b46bb1404dc3; cache size = 53.831 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d524786fa1ba3ee8 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_3/system_axi_interconnect_0_imp_auto_pc_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_pc_3, cache-ID = d524786fa1ba3ee8; cache size = 53.831 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_5
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 853a32b96aab2a2f to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/5/853a32b96aab2a2f/system_axi_interconnect_0_imp_auto_ds_5.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/5/853a32b96aab2a2f/system_axi_interconnect_0_imp_auto_ds_5_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/5/853a32b96aab2a2f/system_axi_interconnect_0_imp_auto_ds_5_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/5/853a32b96aab2a2f/system_axi_interconnect_0_imp_auto_ds_5_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/5/853a32b96aab2a2f/system_axi_interconnect_0_imp_auto_ds_5_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_5/system_axi_interconnect_0_imp_auto_ds_5_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_ds_5, cache-ID = 853a32b96aab2a2f; cache size = 53.831 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_7
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 2c1bbe82c12642fa to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/2/c/2c1bbe82c12642fa/system_axi_interconnect_0_imp_auto_pc_6.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/2/c/2c1bbe82c12642fa/system_axi_interconnect_0_imp_auto_pc_6_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/2/c/2c1bbe82c12642fa/system_axi_interconnect_0_imp_auto_pc_6_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/2/c/2c1bbe82c12642fa/system_axi_interconnect_0_imp_auto_pc_6_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/2/c/2c1bbe82c12642fa/system_axi_interconnect_0_imp_auto_pc_6_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_7/system_axi_interconnect_0_imp_auto_pc_7_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_pc_7, cache-ID = 2c1bbe82c12642fa; cache size = 53.831 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_ds_6
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8f43b46bb1404dc3 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/8/f/8f43b46bb1404dc3/system_axi_interconnect_0_imp_auto_ds_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_ds_6/system_axi_interconnect_0_imp_auto_ds_6_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_ds_6, cache-ID = 8f43b46bb1404dc3; cache size = 53.831 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_6
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7c48b00deec15544 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/7/c/7c48b00deec15544/system_axi_interconnect_0_imp_auto_pc_5.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/7/c/7c48b00deec15544/system_axi_interconnect_0_imp_auto_pc_5_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/7/c/7c48b00deec15544/system_axi_interconnect_0_imp_auto_pc_5_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/7/c/7c48b00deec15544/system_axi_interconnect_0_imp_auto_pc_5_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/7/c/7c48b00deec15544/system_axi_interconnect_0_imp_auto_pc_5_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_6/system_axi_interconnect_0_imp_auto_pc_6_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_pc_6, cache-ID = 7c48b00deec15544; cache size = 53.831 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d524786fa1ba3ee8 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/d/5/d524786fa1ba3ee8/system_axi_interconnect_0_imp_auto_pc_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_stub.vhdl.
INFO: [Common 17-14] Message 'IP_Flow 19-6928' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/system_axi_interconnect_0_imp_auto_pc_0_stub.vhdl
INFO: [Common 17-14] Message 'IP_Flow 19-6926' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_pc_0, cache-ID = d524786fa1ba3ee8; cache size = 53.831 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_interconnect_0_imp_auto_us_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 45c408dcbef0b1c8 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_axi_interconnect_0_imp_auto_us_2
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_interconnect_0_imp_auto_us_2, cache-ID = 45c408dcbef0b1c8; cache size = 53.831 MB.
config_ip_cache: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 5786.047 ; gain = 0.000
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
# Open BD (no net surgery here)
open_bd_design [get_files -quiet *system.bd]
system
save_bd_design
Wrote  : <C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
# Find the MIG IP object (works whether it's named mig_7series_0 or system_mig_7series_0_1, etc.)
set MIG_IP [get_ips -hier -quiet -filter {VLNV =~ "*:mig_7series:*"}]
ERROR: [Common 17-170] Unknown option '-hier', please type 'get_ips -help' for usage info.
# --- Open BD (no net surgery) ---
open_bd_design [get_files -quiet *system.bd]
system
save_bd_design
validate_bd_design
INFO: [BD 5-320] Validate design is not run, since the design is already validated.
# --- Find the MIG cell(s) inside the BD (works for any name/version) ---
set MIG_CELLS [get_bd_cells -hier -quiet -filter {VLNV =~ "*:mig_7series:*"}]
/mig_7series_0
puts "MIG BD cells: $MIG_CELLS"
MIG BD cells: /mig_7series_0
if {![llength $MIG_CELLS]} { error "No MIG 7-series cell found in the BD." }
# --- Hard-clean any stale MIG output dirs in the project .gen tree (incl. _tmp) ---
set proj_dir [file normalize [get_property DIRECTORY [current_project]]]
C:/Users/Dustin.Mock/code/ece383/final_project_v4
set bd_file  [file normalize [get_files -quiet *system.bd]]
C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.srcs/sources_1/bd/system/system.bd
set bd_name  [file rootname [file tail $bd_file]]  ;# usually "system"
system
# Candidate dirs (Vivado writes BD IP under <proj>.gen/sources_1/bd/<bd_name>/ip/)
set mig_dirs [concat \
  [glob -nocomplain -types d [file join $proj_dir "*.gen" "sources_1" "bd" $bd_name "ip" "*mig_7series*"]] \
  [glob -nocomplain -types d [file join $proj_dir "*.gen" "sources_1" "bd" $bd_name "ip" "system_mig_*"]] \
]
C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_mig_7series_0_1 C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0 C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_mig_7series_0_1
# Also catch stray _tmp folders under ip/
set tmp_dirs [glob -nocomplain -types d [file join $proj_dir "*.gen" "sources_1" "bd" $bd_name "ip" "*" "_tmp"]]
C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_mig_7series_0_1/_tmp
foreach d [concat $mig_dirs $tmp_dirs] {
  puts "Cleaning: $d"
  catch { file attributes $d -readonly 0 }
  catch { file delete -force -- $d }
}
Cleaning: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_mig_7series_0_1
Cleaning: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0
Cleaning: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_mig_7series_0_1
Cleaning: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_mig_7series_0_1/_tmp
# --- Regenerate only synthesis/implementation products for the BD (skip sim) ---
generate_target {synthesis implementation} [get_files $bd_file]
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 5786.047 ; gain = 0.000
export_ip_user_files -of_objects [get_files $bd_file] -no_script -quiet -sync -force
# --- Rebuild wrapper, set top, refresh compile order ---
make_wrapper -files [get_files $bd_file] -top -force -import
c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/hdl/system_wrapper.vhd
set_property top system_wrapper [current_fileset]
update_compile_order -fileset sources_1
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
# --- Optional sanity checks on MIG clocks (should be wired already) ---
puts "sys_clk_i net : [get_bd_nets -quiet -of_objects [get_bd_pins mig_7series_0/sys_clk_i]]"
sys_clk_i net : /microblaze_0_Clk
puts "clk_ref_i net : [get_bd_nets -quiet -of_objects [get_bd_pins mig_7series_0/clk_ref_i]]"
clk_ref_i net : /clk_wiz_0_clk_ref_200
puts "ui_clk net    : [get_bd_nets -quiet -of_objects [get_bd_pins mig_7series_0/ui_clk]]"
ui_clk net    : /mig_7series_0_ui_clk
# --- Build (stop on DRC issues before bitgen) ---
launch_runs impl_1 -to_step write_bitstream
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_microblaze_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rst_mig_7series_0_100M_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_microblaze_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rst_mig_7series_0_100M_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 099943386806f6b2 to dir: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/0/9/099943386806f6b2/system_rst_mig_7series_0_100M_0.dcp to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/0/9/099943386806f6b2/system_rst_mig_7series_0_100M_0_sim_netlist.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/0/9/099943386806f6b2/system_rst_mig_7series_0_100M_0_sim_netlist.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/0/9/099943386806f6b2/system_rst_mig_7series_0_100M_0_stub.v to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.cache/ip/2024.2/0/9/099943386806f6b2/system_rst_mig_7series_0_100M_0_stub.vhdl to c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_rst_mig_7series_0_100M_0, cache-ID = 099943386806f6b2; cache size = 53.831 MB.
[Mon Aug 18 21:31:58 2025] Launched system_microblaze_0_0_synth_1, system_mig_7series_0_1_synth_1, synth_1...
Run output will be captured here:
system_microblaze_0_0_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_microblaze_0_0_synth_1/runme.log
system_mig_7series_0_1_synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/system_mig_7series_0_1_synth_1/runme.log
synth_1: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/synth_1/runme.log
[Mon Aug 18 21:31:58 2025] Launched impl_1...
Run output will be captured here: C:/Users/Dustin.Mock/code/ece383/final_project_v4/final_project_v4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 5786.047 ; gain = 0.000
0
# In the Vivado Tcl console, with your project open:
if {[llength [get_runs synth_1 -quiet]]} {
  set_property STEPS.SYNTH_DESIGN.TCL.PRE  {} [get_runs synth_1]
  set_property STEPS.SYNTH_DESIGN.TCL.POST {} [get_runs synth_1]
}
if {[llength [get_runs impl_1 -quiet]]} {
  set_property STEPS.OPT_DESIGN.TCL.PRE   {} [get_runs impl_1]
  set_property STEPS.PLACE_DESIGN.TCL.PRE {} [get_runs impl_1]
  set_property STEPS.ROUTE_DESIGN.TCL.PRE {} [get_runs impl_1]
}
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 18 21:54:23 2025...
