  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=bnn.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'D:/ecen529/finalProject/vitis/bnn_hls/bnn.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\ecen529\finalProject\vitis\bnn_hls\weights.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'D:/ecen529/finalProject/vitis/bnn_hls/weights.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=feedforward' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 6.89 seconds; current allocated memory: 619.852 MB.
INFO: [HLS 200-10] Analyzing design file 'weights.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'bnn.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'rowsB' (bnn.cpp:62:80)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 44.903 seconds; current allocated memory: 622.773 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,250 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 826 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 409 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 394 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 382 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'XNOR(ap_fixed<32, 24, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 24, (ap_q_mode)0, (ap_o_mode)3, 0>)' into 'matmul_xnor(ap_fixed<32, 24, (ap_q_mode)0, (ap_o_mode)3, 0> const*, ap_fixed<32, 24, (ap_q_mode)0, (ap_o_mode)3, 0> const*, ap_fixed<32, 24, (ap_q_mode)0, (ap_o_mode)3, 0>*, int, int, int)' (bnn.cpp:71:9)
INFO: [HLS 214-131] Inlining function 'quantize(ap_fixed<32, 24, (ap_q_mode)0, (ap_o_mode)3, 0>)' into 'feedforward(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 8ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 8ul, (unsigned char)56, false>, 0>&)' (bnn.cpp:141:20)
INFO: [HLS 214-131] Inlining function 'sign(ap_fixed<32, 24, (ap_q_mode)0, (ap_o_mode)3, 0>)' into 'feedforward(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 8ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 8ul, (unsigned char)56, false>, 0>&)' (bnn.cpp:141:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_2' is marked as complete unroll implied by the pipeline pragma (bnn.cpp:68:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_132_5' (bnn.cpp:132:23) in function 'feedforward' partially with a factor of 4 (bnn.cpp:85:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_104_2' (bnn.cpp:104:23) in function 'feedforward' partially with a factor of 2 (bnn.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'matmul_xnor(ap_fixed<32, 24, (ap_q_mode)0, (ap_o_mode)3, 0> const*, ap_fixed<32, 24, (ap_q_mode)0, (ap_o_mode)3, 0> const*, ap_fixed<32, 24, (ap_q_mode)0, (ap_o_mode)3, 0>*, int, int, int)' into 'feedforward(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 8ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 8ul, (unsigned char)56, false>, 0>&)' (bnn.cpp:85:0)
ERROR: [HLS 214-133] Global variable 'W1' must have definition (bnn.cpp:15:0)
ERROR: [HLS 214-133] Global variable 'colsW1' must have definition (bnn.cpp:20:0)
ERROR: [HLS 214-133] Global variable 'W2' must have definition (bnn.cpp:16:0)
ERROR: [HLS 214-133] Global variable 'colsW2' must have definition (bnn.cpp:22:0)
ERROR: [HLS 214-133] Global variable 'W3' must have definition (bnn.cpp:17:0)
ERROR: [HLS 214-133] Global variable 'colsW3' must have definition (bnn.cpp:24:0)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: Pre-synthesis failed.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 3 seconds. Total elapsed time: 63.337 seconds; peak allocated memory: 623.469 MB.
