// Seed: 1246846271
module module_0 ();
  always @(negedge id_1 > 1 or posedge 1) begin : LABEL_0
    id_1 <= id_1;
    if (1) begin : LABEL_0
      id_1 <= 1;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_15 = id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
