```
module top_module( output one );

    // Always drive the output to logic high
    assign one = 1'b1;

endmodule
```