[
  {
    "author": [
      {
        "family": "Baer",
        "given": "J.-L."
      }
    ],
    "container-title": [
      "IEEE Comput"
    ],
    "date": [
      "1984"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "77 –87,"
    ],
    "title": [
      "Computer architecture"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Dasgupta",
        "given": "S."
      }
    ],
    "date": [
      "1989"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley"
    ],
    "title": [
      "Computer Architecture: A Modern Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Flynn",
        "given": "M."
      }
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1972"
    ],
    "pages": [
      "948 – 960"
    ],
    "title": [
      "Some computer organization and their effectiveness"
    ],
    "type": "article-journal",
    "volume": [
      "C-21"
    ]
  },
  {
    "author": [
      {
        "family": "Gajski",
        "given": "D."
      },
      {
        "family": "Milutinovic",
        "given": "V."
      },
      {
        "family": "Siegel",
        "given": "H."
      },
      {
        "family": "Furht",
        "given": "B."
      }
    ],
    "date": [
      "1987"
    ],
    "location": [
      "Los Alamitos, Calif"
    ],
    "publisher": [
      "Computer Society Press"
    ],
    "title": [
      "Computer Architecture: A Tutorial"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Giloi",
        "given": "W."
      }
    ],
    "container-title": [
      "Proceedings of the 10th International Symposium on Computer Architecture"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "– 15,"
    ],
    "title": [
      "Towards a taxonomy of computer architecture based on the machine data type view"
    ],
    "type": "paper-conference",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Handler",
        "given": "W."
      }
    ],
    "container-title": [
      "Proceedings of the 1977 International Conference on Parallel Processing"
    ],
    "date": [
      "1977"
    ],
    "pages": [
      "– 15,"
    ],
    "title": [
      "The impact of classification schemes on computer architecture"
    ],
    "type": "paper-conference",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Hennessy",
        "given": "J."
      },
      {
        "family": "Patterson",
        "given": "D."
      }
    ],
    "date": [
      "1996"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Computer Architecture: A Quantitative Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hwang",
        "given": "K."
      },
      {
        "family": "Briggs",
        "given": "F."
      }
    ],
    "date": [
      "1996"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Computer Architecture and Parallel Processing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kuck",
        "given": "D.J."
      }
    ],
    "date": [
      "1978"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley"
    ],
    "title": [
      "The Structure of Computers and Computations"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Myers",
        "given": "G.J."
      }
    ],
    "date": [
      "1982"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley"
    ],
    "title": [
      "Advances in Computer Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tesler",
        "given": "L."
      }
    ],
    "container-title": [
      "1991 Scientific American, The Computer in the 21st Century"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "10–21,"
    ],
    "title": [
      "Networked computing in the 1990s, reprinted from the Sept"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Treleaven",
        "given": "P."
      }
    ],
    "container-title": [
      "Parallel Comput"
    ],
    "date": [
      "1985"
    ],
    "title": [
      "Control-driven data-driven and demand-driven computer architecture (abstract"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Treleaven",
        "given": "P."
      },
      {
        "family": "Brownbridge",
        "given": "D."
      },
      {
        "family": "Hopkins",
        "given": "R."
      }
    ],
    "container-title": [
      "ACM Comput. Surv"
    ],
    "date": [
      "1982"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "95– 143,"
    ],
    "title": [
      "Data drive and demand driven computer architecture"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Gilmore",
        "given": "C.M."
      }
    ],
    "date": [
      "1996"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Microprocessors: Principles and Applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hamacher",
        "given": "V.C."
      },
      {
        "family": "Vranesic",
        "given": "Z.G."
      },
      {
        "family": "Zaky",
        "given": "S.G."
      },
      {
        "family": "Patterson",
        "given": "A.D."
      },
      {
        "family": "Hennessy",
        "given": "J.L."
      },
      {
        "family": "Organization",
        "given": "Computer"
      },
      {
        "given": "Design"
      }
    ],
    "date": [
      "2002",
      "1994",
      "1996"
    ],
    "edition": [
      "5th",
      "2nd"
    ],
    "location": [
      "New York",
      "San Mateo, CA",
      "Computer Architecture",
      "Hertfordshire, UK"
    ],
    "publisher": [
      "McGraw-Hill",
      "Morgan Kaufmann",
      "Wilkinson",
      "Design and Performance",
      "Prentice-Hall"
    ],
    "title": [
      "Computer Organization",
      "The Hardware/Software Interface",
      "B"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gilmore",
        "given": "C.M."
      }
    ],
    "date": [
      "1996"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Microprocessors: Principles and Applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hamacher",
        "given": "V.C."
      },
      {
        "family": "Vranesic",
        "given": "Z.G."
      },
      {
        "family": "Zaky",
        "given": "S.G."
      }
    ],
    "date": [
      "2002"
    ],
    "edition": [
      "5th"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Computer Organization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "date": [
      "1998"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Computer Architecture and Organization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Heuring",
        "given": "V."
      },
      {
        "family": "Jordan",
        "given": "H."
      }
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Addison Wesley, NJ"
    ],
    "title": [
      "Computer Systems Design and Architecture"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Irvine",
        "given": "K.R."
      }
    ],
    "date": [
      "2003"
    ],
    "edition": [
      "4th"
    ],
    "location": [
      "Prentice Hall, NJ"
    ],
    "title": [
      "Assembly Language for Intel-Based Computers"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Patterson",
        "given": "A.D."
      },
      {
        "family": "Hennessy",
        "given": "J.L."
      },
      {
        "family": "Organization",
        "given": "Computer"
      },
      {
        "given": "Design"
      }
    ],
    "date": [
      "1994"
    ],
    "location": [
      "San Mafeo"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "The Hardware/ Software Interface"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Stallings",
        "given": "W."
      }
    ],
    "date": [
      "1996"
    ],
    "edition": [
      "4th"
    ],
    "location": [
      "Prentice-Hall, NJ, U.S.A"
    ],
    "title": [
      "Computer Organization and Architectures: Designing for Performance"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Tanenbaum",
        "given": "A."
      }
    ],
    "date": [
      "1999"
    ],
    "edition": [
      "4th"
    ],
    "location": [
      "Paramus, NJ, U.S.A"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Structured Computer Organization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Uffenbeck",
        "given": "J."
      }
    ],
    "date": [
      "2002"
    ],
    "edition": [
      "3rd"
    ],
    "location": [
      "Essex, UK"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "The 80 86 Family, Design, Programming, and Interfacing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wilkinson",
        "given": "B."
      }
    ],
    "date": [
      "1996"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "Hertfordshire, UK"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Computer Architecture: Design and Performance"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hamacher",
        "given": "C."
      },
      {
        "family": "Vranesic",
        "given": "Z."
      },
      {
        "family": "Zaky",
        "given": "S."
      }
    ],
    "date": [
      "2002"
    ],
    "edition": [
      "5th"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Computer Organization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Heuring",
        "given": "V."
      },
      {
        "family": "Jordan",
        "given": "H."
      }
    ],
    "date": [
      "1997"
    ],
    "location": [
      "NJ, USA"
    ],
    "publisher": [
      "Addison Wesley Longman"
    ],
    "title": [
      "Computer Systems Design and Archiecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Israel",
        "given": "K."
      }
    ],
    "date": [
      "2002"
    ],
    "edition": [
      "2nd ed., A"
    ],
    "location": [
      "Ltd., Massachusetts"
    ],
    "publisher": [
      "K. Peters"
    ],
    "title": [
      "Computer Arithmetic Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Stallings",
        "given": "W."
      }
    ],
    "date": [
      "1996"
    ],
    "edition": [
      "4th"
    ],
    "location": [
      "Prentice-Hall, NJ, USA"
    ],
    "title": [
      "Computer Organization and Architectures: Designing for Performance"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Wilkinson",
        "given": "B."
      }
    ],
    "date": [
      "1996"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "Hertfordshire, UK"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Computer Architecture: Design and Performance"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Baron",
        "given": "R.J."
      },
      {
        "family": "Higbie",
        "given": "L."
      }
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Canada"
    ],
    "publisher": [
      "Addison Wesley"
    ],
    "title": [
      "Computer Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Flynn",
        "given": "M.J."
      }
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Jones and Barlett, MA, USA"
    ],
    "title": [
      "Computer Architecture"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "date": [
      "1998"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Computer Architecture and Organization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hennessy",
        "given": "J."
      },
      {
        "family": "Patterson",
        "given": "D."
      }
    ],
    "date": [
      "2003"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Computer Architecture: A Quantitative Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Heuring",
        "given": "V.P."
      },
      {
        "family": "Jordan",
        "given": "H.F."
      }
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Addison Wesley, NJ"
    ],
    "title": [
      "Computer Systems Design and Architecture"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Murdocca",
        "given": "M."
      },
      {
        "family": "Heuring",
        "given": "V."
      }
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Prentice Hall, NJ, USA"
    ],
    "title": [
      "Principles of Computer Architecture"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Patterson",
        "given": "D."
      },
      {
        "family": "Hennessy",
        "given": "J."
      }
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Mateo, CA"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Computer Organization and Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Stallings",
        "given": "W."
      }
    ],
    "date": [
      "1996"
    ],
    "publisher": [
      "NJ"
    ],
    "title": [
      "Computer Organization and Architecture: Designing for Performance"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tanenbaum",
        "given": "A.S."
      }
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Prentice Hall, NJ, USA"
    ],
    "title": [
      "Structured Computer Organization"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Burd",
        "given": "S.D."
      }
    ],
    "date": [
      "2001"
    ],
    "edition": [
      "3rd"
    ],
    "location": [
      "Boston, USA"
    ],
    "publisher": [
      "Thomson Learning Ltd"
    ],
    "title": [
      "Systems Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cragon",
        "given": "H."
      }
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Jones and Bartlett"
    ],
    "publisher": [
      "Sudbury, MA"
    ],
    "title": [
      "Memory Systems and Pipelined Processors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hamacher",
        "given": "V.C."
      },
      {
        "family": "Vranesic",
        "given": "Z.G."
      },
      {
        "family": "Zaky",
        "given": "S.G."
      }
    ],
    "date": [
      "2002"
    ],
    "edition": [
      "5th"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Computer Organization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hennessy",
        "given": "J.L."
      },
      {
        "family": "Patterson",
        "given": "D.A."
      }
    ],
    "date": [
      "1996"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Computer Architecture: A Quantitative Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Heuring",
        "given": "V.P."
      },
      {
        "family": "Jordan",
        "given": "H.F."
      }
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Addison-Wesley, NJ, USA"
    ],
    "title": [
      "Computer Systems Design and Architecture"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Patterson",
        "given": "D.A."
      },
      {
        "family": "Hennessy",
        "given": "J.L."
      }
    ],
    "date": [
      "1994"
    ],
    "location": [
      "San Mateo, CA"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Computer Organization & Design: The Hardware/ Software Interface"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Stone",
        "given": "H.S."
      }
    ],
    "date": [
      "1987"
    ],
    "location": [
      "Amsterdam, Netherlands"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "High-Performance Computer Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wilkes",
        "given": "M."
      }
    ],
    "container-title": [
      "IEEE Trans. Electron. Comput"
    ],
    "date": [
      "1965"
    ],
    "pages": [
      "270 – 271,"
    ],
    "title": [
      "Slave memories and dynamic storage allocation"
    ],
    "type": "article-journal",
    "volume": [
      "EC-14(2"
    ]
  },
  {
    "author": [
      {
        "family": "Wilkinson",
        "given": "B."
      }
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Hertfordshire, UK"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Computer Architecture: Design and Performance"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Burd",
        "given": "S.D."
      }
    ],
    "date": [
      "2001"
    ],
    "edition": [
      "3rd"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Thomson Learning Ltd"
    ],
    "title": [
      "Systems Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cragon",
        "given": "H."
      }
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Jones and Bartlett"
    ],
    "publisher": [
      "Sudbury, MA"
    ],
    "title": [
      "Memory Systems and Pipelined Processors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hamacher",
        "given": "V.C."
      },
      {
        "family": "Vranesic",
        "given": "Z.G."
      },
      {
        "family": "Zaky",
        "given": "S.G."
      }
    ],
    "date": [
      "2002"
    ],
    "edition": [
      "5th"
    ],
    "location": [
      "McGraw-Hill, NY"
    ],
    "title": [
      "Computer Organization"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hennessy",
        "given": "J.L."
      },
      {
        "family": "Patterson",
        "given": "D.A."
      }
    ],
    "date": [
      "1996"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Computer Architecture: A Quantitative Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Heuring",
        "given": "V.P."
      },
      {
        "family": "Jordan",
        "given": "H.F."
      }
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Addison-Wesley, NJ, USA"
    ],
    "title": [
      "Computer Systems Design and Architecture"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Patterson",
        "given": "D.A."
      },
      {
        "family": "Hennessy",
        "given": "J.L."
      }
    ],
    "date": [
      "1994"
    ],
    "location": [
      "San Mateo, CA"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Computer Organization & Design: The Hardware/ Software Interface"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Stone",
        "given": "H.S."
      }
    ],
    "date": [
      "1987"
    ],
    "location": [
      "Amsterdam, Netherlands"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "High-Performance Computer Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wilkinson",
        "given": "B."
      }
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Hertfordshire, UK"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Computer Architecture: Design and Performance"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Englander",
        "given": "I."
      }
    ],
    "date": [
      "1996"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley"
    ],
    "title": [
      "The Architecture of Computer Hardware and System Software"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hamacher",
        "given": "C."
      },
      {
        "family": "Vranesic",
        "given": "Z."
      },
      {
        "family": "Zaky",
        "given": "S."
      }
    ],
    "date": [
      "2002"
    ],
    "edition": [
      "5th"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Computer Organization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Heuring",
        "given": "V."
      },
      {
        "family": "Jordan",
        "given": "H."
      }
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Addison Wesley, NJ, USA"
    ],
    "title": [
      "Computer Systems Design and Architecture"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Shiva",
        "given": "S."
      }
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Harper Collins, MA, USA"
    ],
    "title": [
      "Computer Design and Architecture"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Tanenbaum",
        "given": "A."
      }
    ],
    "date": [
      "1999"
    ],
    "edition": [
      "4th"
    ],
    "location": [
      "Prentice Hall, NJ, USA"
    ],
    "title": [
      "Structured Computer Organization"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Uffenbeck",
        "given": "J."
      }
    ],
    "date": [
      "2002"
    ],
    "edition": [
      "3rd"
    ],
    "location": [
      "Essex, UK"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "The 8086 Family, Design, Programming, and Interfacing"
    ],
    "type": "book"
  },
  {
    "container-title": [
      "Sun Microsystems"
    ],
    "pages": [
      "– 18"
    ],
    "title": [
      "An Overview of UltraSPARC III Cu, Version 1.1 September 2003, A White Paper"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Brash",
        "given": "D."
      },
      {
        "family": "Clements",
        "given": "A."
      }
    ],
    "container-title": [
      "White Paper"
    ],
    "date": [
      "2002-01",
      "2000"
    ],
    "edition": [
      "3rd"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "– 15"
    ],
    "publisher": [
      "ARM Ltd",
      "Oxford University Press"
    ],
    "title": [
      "The ARM Architecture Version 6 (ARMv6",
      "The Principles of Computer Hardware"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Cormie",
        "given": "D."
      },
      {
        "family": "The ARTM11 Microarchitecture",
        "given": "A.R.M.Ltd"
      },
      {
        "family": "Ebcioglu",
        "given": "K."
      },
      {
        "family": "Fritts",
        "given": "J."
      },
      {
        "family": "Kosonocky",
        "given": "S."
      }
    ],
    "container-title": [
      "IEEE Proc"
    ],
    "date": [
      "2002-04",
      "1998"
    ],
    "pages": [
      "– 9"
    ],
    "title": [
      "A White Paper",
      "An eight-issue tree VLIW processor for dynamic binary translation"
    ],
    "type": "article-journal",
    "volume": [
      "1",
      "ICCD"
    ]
  },
  {
    "author": [
      {
        "family": "Flynn",
        "given": "M."
      }
    ],
    "date": [
      "1995"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Jones and Bartlett Publisher"
    ],
    "title": [
      "Computer Architecture: Pipelined and Parallel Processor Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Furber",
        "given": "S."
      }
    ],
    "date": [
      "2000"
    ],
    "location": [
      "MA, USA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "ARM System-on-Chip Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Goldman",
        "given": "G."
      },
      {
        "family": "Tirumalai",
        "given": "P."
      }
    ],
    "container-title": [
      "Proc. IEEE COMPCON’97"
    ],
    "pages": [
      "417"
    ],
    "title": [
      "UltraSPARC-III: The advancement of Ultra Computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hamacher",
        "given": "C."
      },
      {
        "family": "Vranesic",
        "given": "Z."
      },
      {
        "family": "Zaky",
        "given": "S."
      }
    ],
    "date": [
      "2002"
    ],
    "edition": [
      "5th"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Computer Organization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Heuring",
        "given": "V."
      },
      {
        "family": "Jordan",
        "given": "H."
      }
    ],
    "date": [
      "1997"
    ],
    "location": [
      "New Jersey"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Computer Systems Design and Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hily",
        "given": "S."
      },
      {
        "family": "Seznec",
        "given": "A."
      }
    ],
    "container-title": [
      "IEEE"
    ],
    "pages": [
      "170"
    ],
    "title": [
      "Branch prediction and simultaneous multireading, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "PACT’96"
    ]
  },
  {
    "author": [
      {
        "family": "Hoogerbrugge",
        "given": "J."
      },
      {
        "family": "Augusteijn",
        "given": "L."
      },
      {
        "family": "TriMedia",
        "given": "J.Instruction-Level Parallelism",
        "particle": "Instruction scheduling for"
      }
    ],
    "container-title": [
      "IEEE Comput",
      "Jaggar, ARM architecture and systems, IEEE Micro"
    ],
    "date": [
      "1999",
      "1998",
      "1997"
    ],
    "issue": [
      "1",
      "4"
    ],
    "pages": [
      "49 –50",
      "9 – 11"
    ],
    "title": [
      "W.-M. Hwu, Introduction to predicted execution",
      "D"
    ],
    "type": "article-journal",
    "volume": [
      "31",
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Lauthbatch",
        "given": "G."
      },
      {
        "family": "Horel",
        "given": "T."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "May – June",
      "1999"
    ],
    "pages": [
      "73– 85"
    ],
    "title": [
      "UltraSPARC-III: Designing third generation 64-bit performance"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Nair",
        "given": "R."
      }
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "Optimal 2-bit branch predictors"
    ],
    "type": "article-journal",
    "volume": [
      "698"
    ]
  },
  {
    "author": [
      {
        "family": "Oehler",
        "given": "R."
      },
      {
        "family": "Groves",
        "given": "R."
      }
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "23 – 36"
    ],
    "title": [
      "IBM RISC system/6000 processor architecture"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Rau",
        "given": "B."
      },
      {
        "family": "Fisher",
        "given": "J."
      }
    ],
    "container-title": [
      "J. Supercomput"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "9– 50"
    ],
    "title": [
      "Instruction-level parallel processing: history, overview and perspective"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Scott",
        "given": "A."
      },
      {
        "family": "Burkhart",
        "given": "K."
      },
      {
        "family": "Kumar",
        "given": "A."
      },
      {
        "family": "Blumberg",
        "given": "R."
      },
      {
        "family": "Ranson",
        "given": "G."
      },
      {
        "family": "Smith",
        "given": "J."
      },
      {
        "family": "Sohi",
        "given": "G."
      }
    ],
    "container-title": [
      "Proc. IEEE",
      "Hewlett-Packard J"
    ],
    "date": [
      "1997-08",
      "1995"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1609– 1624"
    ],
    "title": [
      "Four-way superscalar PA-RISC processors",
      "The microarchitecture of superscalar processors"
    ],
    "type": "article-journal",
    "volume": [
      "83"
    ]
  },
  {
    "author": [
      {
        "family": "Tremblay",
        "given": "M."
      }
    ],
    "container-title": [
      "IEEE Comput"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "40 – 41"
    ],
    "title": [
      "Increasing work, pushing the clock"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Wilkinson",
        "given": "B."
      }
    ],
    "date": [
      "1996"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "Hertfordshire, UK"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Computer Architecture: Design and Performance"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "An Overview of UltraSPARC III Cu, Version"
      },
      {
        "family": "Colewell",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Sun Microsystems",
      "IEEE Comput"
    ],
    "date": [
      "2003-09-01",
      "1985"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "– 18",
      "8 – 19"
    ],
    "title": [
      "A White Paper",
      "Computers, complexity, and controversy"
    ],
    "type": "article-journal",
    "volume": [
      "1",
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Cvetanovic",
        "given": "Z."
      },
      {
        "family": "Kessler",
        "given": "R."
      }
    ],
    "container-title": [
      "Proc. 27th Annual International Symposium on Computer Architecture"
    ],
    "date": [
      "192– 202"
    ],
    "location": [
      "Vancouver, British Columbia, Canada"
    ],
    "title": [
      "Performance analysis of the Alpha 21264-based Compaq E40 system"
    ],
    "type": "paper-conference"
  },
  {
    "container-title": [
      "A Compaq Report on Compag High Performance Technical Computing"
    ],
    "date": [
      "1999-11"
    ],
    "pages": [
      "1 – 28"
    ],
    "title": [
      "Exploring Alpha Power for Technical Computing"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Goldman",
        "given": "G."
      },
      {
        "family": "Tirumalai",
        "given": "P."
      }
    ],
    "container-title": [
      "Proc. IEEE COMPCON’97"
    ],
    "pages": [
      "417"
    ],
    "title": [
      "UltraSPARC-III: The advancement of ultra computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hennessy",
        "given": "R.E.D.U.C.E.D.I.N.S.T.R.U.C.T.I.O.N.S.E.T.C.O.M.P.U.T.E.R.S.J."
      }
    ],
    "citation-number": [
      "234"
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "1221 –1246"
    ],
    "title": [
      "VLSI processor architecture"
    ],
    "type": "article-journal",
    "volume": [
      "C-33(11"
    ]
  },
  {
    "author": [
      {
        "family": "Hennessy",
        "given": "J."
      },
      {
        "family": "Patterson",
        "given": "D."
      }
    ],
    "date": [
      "1996"
    ],
    "location": [
      "San Mateo, San Francisco, CA"
    ],
    "title": [
      "Computer Architecture: A Quantitative Approach, Morgan Kaufmann"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kessler",
        "given": "R."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "ue 2"
    ],
    "pages": [
      "24 – 36"
    ],
    "title": [
      "The Alpha 21264 Microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Kessler",
        "given": "R."
      },
      {
        "family": "McLellan",
        "given": "E."
      },
      {
        "family": "Webb",
        "given": "D."
      }
    ],
    "container-title": [
      "International Conference on Computer Design"
    ],
    "date": [
      "Oct"
    ],
    "pages": [
      "96 – 102"
    ],
    "title": [
      "The Alpha 21264 Microprocessor Architecture"
    ],
    "type": "paper-conference",
    "volume": [
      "88"
    ]
  },
  {
    "author": [
      {
        "family": "Lauthbatch",
        "given": "G."
      },
      {
        "family": "Horel",
        "given": "T."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "– 85"
    ],
    "title": [
      "UltraSPARC-III: Designing third generation 64-bit performance"
    ],
    "type": "article-journal",
    "volume": [
      "73"
    ]
  },
  {
    "author": [
      {
        "family": "Nair",
        "given": "R."
      },
      {
        "family": "Patterson",
        "given": "D."
      }
    ],
    "container-title": [
      "IEEE Trans. Comput",
      "ACM"
    ],
    "date": [
      "1995",
      "1985"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "8 – 21"
    ],
    "title": [
      "Optimal 2-bit branch predictors",
      "Reduced instruction set computers, Commun"
    ],
    "type": "article-journal",
    "volume": [
      "698",
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Patterson",
        "given": "D."
      },
      {
        "family": "Ditzel",
        "given": "R."
      }
    ],
    "container-title": [
      "Architecture News"
    ],
    "date": [
      "1980"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "25– 33"
    ],
    "title": [
      "The case for the reduced instruction set computer, Comput"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Patterson",
        "given": "D."
      },
      {
        "family": "Sequin",
        "given": "C."
      }
    ],
    "container-title": [
      "IEEE Comput"
    ],
    "date": [
      "1982"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "8 – 21"
    ],
    "title": [
      "A VLSI RISC"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Radin",
        "given": "G."
      }
    ],
    "container-title": [
      "IBM J. Res. Develop"
    ],
    "date": [
      "1983"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "237 – 246"
    ],
    "title": [
      "The 801 minicomputer"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Sherburne",
        "given": "R."
      },
      {
        "family": "Katevenis",
        "given": "M."
      },
      {
        "family": "Patterson",
        "given": "D."
      },
      {
        "family": "Sequin",
        "given": "C."
      }
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "682 – 689"
    ],
    "title": [
      "A 32-bit NMOS processor with a large register file"
    ],
    "type": "article-journal",
    "volume": [
      "Sc-19(5"
    ]
  },
  {
    "author": [
      {
        "family": "Tanenbaum",
        "given": "A."
      }
    ],
    "edition": [
      "3rd"
    ],
    "location": [
      "Prentice-Hall",
      "New Jersey"
    ],
    "publisher": [
      "Englewood Cliffs"
    ],
    "title": [
      "Structured Computer Organization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Abraham",
        "given": "S."
      },
      {
        "family": "Padmanabhan",
        "given": "K."
      }
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1000– 1011"
    ],
    "title": [
      "Performance of the direct binary n-cube network for multiprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Agrawal",
        "given": "P."
      },
      {
        "family": "Janakiram",
        "given": "V."
      },
      {
        "family": "Pathak",
        "given": "G."
      }
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1986"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "23– 27"
    ],
    "title": [
      "Evaluating the performance of multicomputer configurations"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Almasi",
        "given": "G."
      },
      {
        "family": "Gottlieb",
        "given": "A."
      }
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Redwood City, CA, USA"
    ],
    "title": [
      "Highly Parallel Computing, Benjamin Cummings"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Al-Tawil",
        "given": "K."
      },
      {
        "family": "Abd-El-Barr",
        "given": "M."
      },
      {
        "family": "Ashraf",
        "given": "F."
      }
    ],
    "container-title": [
      "IEEE Network"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "38 – 45"
    ],
    "title": [
      "A survey and comparison of wormhole routing techniques in mesh networks"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Bhuyan",
        "given": "L."
      },
      {
        "family": "Yang",
        "given": "Q."
      },
      {
        "family": "Agrawal",
        "given": "D."
      }
    ],
    "container-title": [
      "IEEE Comput"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "25– 37"
    ],
    "title": [
      "Performance of multiprocessor interconnection networks"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "W.-T."
      },
      {
        "family": "Sheu",
        "given": "J.-P."
      }
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "834 –842"
    ],
    "title": [
      "Performance analysis of multiple bus interconnection networks with hierarchical requesting model"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Dasgupta",
        "given": "S."
      }
    ],
    "date": [
      "1989"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Advanced Topics, John Wiley"
    ],
    "title": [
      "Computer Architecture: A Modern Synthesis"
    ],
    "type": "book",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Decegama",
        "given": "A."
      }
    ],
    "container-title": [
      "Parallel Processing Architectures and VLSI Hardware"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Prentice-Hall, NJ"
    ],
    "title": [
      "The Technology of Parallel Processing"
    ],
    "type": "chapter",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Dongarra",
        "given": "J."
      }
    ],
    "date": [
      "1987"
    ],
    "location": [
      "Amsterdam"
    ],
    "publisher": [
      "North-Holland"
    ],
    "title": [
      "Experimental Parallel Computing Architectures"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Goyal",
        "given": "A."
      },
      {
        "family": "Agerwala",
        "given": "T."
      }
    ],
    "container-title": [
      "IBM J. Res. Devel"
    ],
    "date": [
      "1984"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "95– 107"
    ],
    "title": [
      "Performance analysis of future shared storage systems"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Juang",
        "given": "J.-Y."
      },
      {
        "family": "Wah",
        "given": "B."
      }
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1046– 1053"
    ],
    "title": [
      "A contention-based bus-control scheme for multiprocessor systems"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Lewis",
        "given": "T."
      },
      {
        "family": "El-Rewini",
        "given": "H."
      }
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "title": [
      "Introduction to Parallel Computing, Prentice-Hall"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Linder",
        "given": "D."
      },
      {
        "family": "Harden",
        "given": "J."
      }
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "2 –12"
    ],
    "title": [
      "An adaptive and fault tolerant wormhole routing strategy for k-ary n-cubes"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Ni",
        "given": "L."
      },
      {
        "family": "McKinely",
        "given": "P."
      }
    ],
    "container-title": [
      "IEEE Comput"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "62– 76"
    ],
    "title": [
      "A survey of wormhole routing techniques in direct networks"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Patel",
        "given": "J."
      }
    ],
    "container-title": [
      "IEEE Trans"
    ],
    "date": [
      "1981"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "296– 304"
    ],
    "title": [
      "Performance of processor – memory interconnections for multiprocessor computer systems"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Reed",
        "given": "D."
      },
      {
        "family": "Fujimoto",
        "given": "R."
      }
    ],
    "date": [
      "1987"
    ],
    "location": [
      "MA, USA"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Multicomputer Networks: Message-Based Parallel Processing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "El-Rewini",
        "given": "H."
      },
      {
        "family": "Lewis",
        "given": "T."
      }
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "Manning & Prentice Hall"
    ],
    "title": [
      "Distributed and Parallel Computing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "El-Rewini",
        "given": "H."
      },
      {
        "family": "Abd-El-Barr",
        "given": "M."
      }
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Hoboken, NJ, USA"
    ],
    "publisher": [
      "John Wiley"
    ],
    "title": [
      "Advanced Computer Architecture and Parallel Processing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sima",
        "given": "E."
      },
      {
        "family": "Fountain",
        "given": "T."
      },
      {
        "family": "Kacsuk",
        "given": "P."
      }
    ],
    "date": [
      "1996"
    ],
    "location": [
      "MA, USA"
    ],
    "publisher": [
      "Addison Wesley"
    ],
    "title": [
      "Advanced Computer Architectures: A Design Space Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Stone",
        "given": "H."
      }
    ],
    "date": [
      "1993"
    ],
    "edition": [
      "3rd"
    ],
    "location": [
      "MA, USA"
    ],
    "publisher": [
      "Addison Wesley"
    ],
    "title": [
      "High Performance Computer Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wilkinson",
        "given": "B."
      }
    ],
    "date": [
      "1996"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "Hertfordshire, UK"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Computer Architecture: Design and Performance"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "Q."
      },
      {
        "family": "Zaky",
        "given": "S."
      }
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1988"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "848– 853"
    ],
    "title": [
      "Communication performance in multiple-bus systems"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Youn",
        "given": "H."
      },
      {
        "family": "Chen",
        "given": "C."
      }
    ],
    "container-title": [
      "IEEE Trans. Parallel Distribute Syst"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "481– 489"
    ],
    "title": [
      "A comprehensive performance evaluation of crossbar networks"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Zargham",
        "given": "M."
      }
    ],
    "date": [
      "1996"
    ],
    "location": [
      "NJ, USA"
    ],
    "title": [
      "Computer Architecture: Single and Parallel Systems, Prentice-Hall"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Computer Organization",
        "given": "Fundamentals",
        "particle": "of"
      },
      {
        "family": "Architecture",
        "given": "by M.Abd-El-Barr"
      },
      {
        "family": "El-Rewini",
        "given": "H."
      }
    ],
    "container-title": [
      "Copyright # 2005"
    ],
    "isbn": [
      "0-471-46741-3"
    ],
    "publisher": [
      "John Wiley & Sons, Inc"
    ],
    "type": "chapter"
  },
  {
    "container-title": [
      "multiprocessor interconnection networks, pipeline stall reduction"
    ],
    "note": [
      "252 UltraSPARC III RISC processor, Autodecrement addressing mode, 25– 26 206 – 207 Autoincrement addressing mode, 23–24 Branch target address cache (BTAC), pipeline stall reduction, 198 – 199 Bandwidth parameters Buffers memory system design, 108– 109 instruction buffers, pipeline design, 207 multiprocessors, 251– 252 translation look-aside buffer (TLB), Base pointer register (BPR), X86 family, 146 – 148 assembly language programming for, Buses, input/output (I/O) systems,"
    ],
    "pages": [
      "73 – 74 212 – 213",
      "97 – 98 43 –",
      "196 – 197 44 – 47",
      "228 –230",
      "198 – 199"
    ],
    "title": [
      "Arithmetic pipline design, 209 –213 Binary digit (bit), memory locations and fixed-point arithmetic, 209– 211 operations, 15 – 18 floating-point arithmetic, 211– 212 Binary division structure, integer arithmetic, multiplication with carry-save addition",
      "Binary radices Array processors integer arithmetic, 63 – 74 main memory unit, 137–142 number system, 59 – 63 ASCII code Bit. See Binary digit (bit), memory locations input-output design, 161 and operations Assemblers, assembly language Block field protocol, cache memory programming, 45 organization, 115 – 116 Assembly and execution process, assembly Boolean equations, central processing unit language programming, 44– 47 design Assembly language programming control unit, 96 assembler directives and commands, hardwired implementation",
      "44 Booth’s algorithm, multiplication of basic principles, 37– 38 unsigned numbers, 70 – 72 instruction mnemonics and syntax, Branch delay shots, pipeline stall reductions, 40 – 43 conditional branch instructions, programing assembly and execution",
      "Branch if negative” instruction, pipeline assemblers, 45 stall, instruction dependency, 188 data structures, 45– 46 Branch instruction queue (BIQ), linker and loader, 46– 47 UltraSPARC III RISC processor simple machines, 38–40 pipeline design, 207 X86 family example, 47– 55 Branch miss queue (BMQ) Associative memory pipeline stall reduction, 199 cache memory organization, 118 UltraSPARC III RISC processor pipeline virtual memory system, 144– 145 design, 207 Asynchronous buses Branch prediction input/output system design, 178– 179 Alpha 2164 pipeline"
    ],
    "type": "chapter"
  },
  {
    "container-title": [
      "3 CMOS systems Control memory (CM), central processing static memory units",
      "unit design, microprogrammed units, Column address strobe (CAS",
      "multi- design"
    ],
    "genre": [
      "RISC evolution cycle, 217–"
    ],
    "note": [
      "processor design, 236 hardwired implementation, 97 – 98 Compaq (formerly DEC) alpha 21264 horizontal vs. vertical microinstructions, architecture, RISC design,",
      "218 Cray Research Corporation, history of, 3 Computer arithmetic Current program state register (CPSR), double-precision IEEE format, 78– 79 advanced RISC machines interrupt floating-point arithmetic, 74– 77 architecture, 173 addition/subtraction, 75– 76 Current window pointer, Berkeley RISC, division, 77 223 – 224 multiplication, 76– 77 Cycle count (CC), performance analysis, representation (scientific notation), 6–7 74 – 75 Cycle time (CT) IEEE floating-point standard, 77– 78 memory system design, 108 – 109 integer arithmetic, 63– 74 performance analysis, 6 – 7 addition, 63 – 64 division, 72 – 74 Daisy chain bus arbitration (DCBa) multiplication, 68– 72 input/output system design, 179 – 180 add-shift method, 68– 70 interrupt-driven I/O device, 168 Booth’s algorithm, 70– 72 Data dependency, pipeline stall, 189 – 192 paper and pencil method NOP prevention method, 192 – 194 (unsigned numbers), 68 reduction methods, 199 – 201 signed numbers, hardware structures, Data memory (DM), multiprocessor 64 – 67 architecture, Skillicorn classification, subtraction,",
      "two’s complement (2’s) represen- Data movement instructions tation, 63 basic properties, 26 – 27 number systems, 59– 63 X86 family, 50 – 55 diminished radix complement, Data output register, input/output"
    ],
    "pages": [
      "140– 142",
      "100 – 104",
      "95– 104",
      "227 101 – 104",
      "221– 223 108 – 109",
      "64 242 – 244"
    ],
    "title": [
      "Clock rates Condition registers, central processing unit central processing unit design, control design, 86 unit, 95 – 104 Context switching, interrupt-driven I/O computer architectures and, 4 – 5 systems, 169 – 170 performance analysis, 6 – 7 Control circuitry, main memory unit, Clock replacement algorithm, virtual 140 – 142 memory, 150 – 152 Control Data Corporation, history of",
      "memory unit, 141– 142 Control strategy, multiprocessor inter-Combined temporal/spatial locality, cache connection networks, 252 memory, 111 – 112 Control transfer instructions, X86 family, Commands, assembly language 51 – 55 programming, 43–44 Control unit (CU), central processing unit Communication model (CM",
      "Complex instruction set computers (CISC) microprogrammed unit, 98 – 100 architecture and examples of, 4 Cost parameters, memory system design, RISC design vs"
    ],
    "type": "article-journal",
    "volume": [
      "83 –85"
    ]
  },
  {
    "container-title": [
      "architecture, Erlangen classification CPU design",
      "Dirty bit Fetch-fetch operation, data dependency cache write policies",
      "system design"
    ],
    "note": [
      "Direct memory access (DMA) Exponent comparison (EC) operation, basic properties, 175– 177 floating-point arithmetic pipelines, input/output (I/O",
      "pipeline reduction, 201 virtual memory systems, 143 Fetch stage Distributed memory systems, history of, 3 Alpha 2164 pipeline, 227 – 230 Division CPU instruction cycle, 82 floating-point arithmetic, 77– 78 microprogrammed control unit, integer arithmetic, 72– 74 100 –104 Double-point format, IEEE floating-point pipeline stall reduction, 195 standard, 77 – 79 1026EJ-S processor pipeline design, Dynamic branch prediction, pipeline stall 202 – 203 reduction, conditional branch prediction of, 197 – 198 instructions, 198–199 FIQ requests, advanced RISC machines Dynamic cells, main memory unit, interrupt architecture,",
      "First-in-first-out (FIFO) replacement Dynamic interconnections, multiprocessor cache memory systems,",
      "processor pipeline design, Dynamic scheduling, instruction-level 202 –203 parallelism, pipeline design, 207– 209 virtual memory systems, 148 – 149 First-in-not-used-first-out (FINUFO), clock Efficiency E(n) measurement, pipelining replacement algorithm, virtual design,"
    ],
    "pages": [
      "27– 28",
      "92 – 94 , 241 – 242",
      "143– 144 211 – 212",
      "211 – 212 175 – 177",
      "126– 127",
      "172 –173 139 – 142",
      "121 – 124 , 253 1026 –",
      "186 – 187 , 150 – 152"
    ],
    "title": [
      "Decentralized arbitration, buses, 180 80x86 registers Decentralized interconnections, multi- central processing unit design, 87 processor interconnection networks, interrupt-driven I/O systems, 252 170 – 171 Delayed branch, pipeline stall reductions, Electronic Delay Storage Automatic conditional branch instructions, Calculator (EDSAC), history of, 3 196 – 197 Electronic Discrete Variable Automatic Demand paging, 148 Computer (EDVAC), history of, 2 Dependency Electronic Numerical Integrator and data dependency, 189– 194, 200– 201 Calculator (ENIAC) machine, instructional dependency, 188, 194–199 history of, 2 Destination registers, arithmetic and logical Elementary logic unit (ELU), multiprocessor instructions",
      "Devices per chip, evolution of integration, Erasable PROM (EPROM), basic properties, table of, 5 157 – 158 Digital Equipment Corporation (DEC), Erlangen classification scheme, multiprohistory of, 3 cessor architecture, 241 – 242 Diminished radix complement, number Evolutionary architecture classification, systems, 62 – 63 multiprocessors, 237 Direct (absolute) addressing mode, 21– 22 Execution stream X86 family, assembly language multiprocessors, 240 programming for, 50– 55 Execution time, performance analysis, 10 Directives, assembly language Exponent programming, 43– 44 floating-point representation, 75 Direct mapping IEEE floating-point standard, 78 cache memory organization, 113– 116 Exponent alignment (EA) operation, replacement techniques, 122– 123 floating-point arithmetic pipelines, virtual memory systems"
    ],
    "type": "article-journal",
    "volume": [
      "162"
    ]
  },
  {
    "container-title": [
      "main memory",
      "instruction multiple-data streams Memory indirect addressing"
    ],
    "issue": [
      "MIMD"
    ],
    "pages": [
      "135– 142 146 – 148",
      "–227 – 230",
      "249 – 252"
    ],
    "title": [
      "interrupt handling, 94– 95 segmentation, 153 one-bus organization, 89 set-associative mapping, 145 – 146 fetch instructions, 92 translation look-aside buffer (TLB",
      "write operations and, 17– 18 Message-passing organization, multi-Memory hierarchy, Alpha 2164 pipeline, processor architecture"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "container-title": [
      "Flynn classification",
      "clock replacement algorithm, Multiple interrupts, interrupt-driven input/",
      "output (I/O) systems"
    ],
    "note": [
      "MIMD), multiprocessor architecture input/output (I/O) interfaces, 181– 182 basic principles,",
      "paged segmentation, 154– 155 shared memory organization, 247 – 249 Pentium memory management, 155 Multiple-instruction single-data streams replacement algorithms (policies), (MISD), multiprocessor architecture,",
      "first-in-first-out (FIFO) Multiple issue processors (MIP), instructionreplacement, 148– 149 level parallelism, pipeline design, least recently used (LUR) 207 – 209 replacement, 149– 150 Multiplication random replacement, 148 floating-point arithmetic, 76 – 77 segment address translation, 153– 154 integer arithmetic, 68 –72"
    ],
    "pages": [
      "110 111 – 112",
      "– 128 – 130",
      "245 – 246",
      "107– 109",
      "246 – 252",
      "142– 155 241",
      "152– 153 249 –252",
      "148 – 152",
      "238 – 240",
      "150– 152",
      "168 – 175"
    ],
    "title": [
      "Memory interleaving, cache memory, Microinstructions, central processing unit 110 – 111 design, 84 – 85 Memory locations and operations, horizontal vs. vertical, 101 – 104 instruction set architecture, 15– 18 Microprocessor, history of, 3 Memory management unit (MMU), Microprogrammed units, central processing cache-mapping function, 112– 113 unit design, 96 – 104 Memory-mapped input/output, 31 Million floating-point instructions per I/O system design, 164 second (MFLOP), performance Memory operations, central processing unit analysis, 9 – 10 design, microinstructions, 103– 104 Million instructions-per-second (MIPS) rate Memory system design central processing unit registers, 87 – 88 basic concepts, 107– 109 performance analysis, 8– 9 buses, 177 –180 Minicomputers, history of, 3 cache memory, 109– 130 Miss ratio combined spatial/temporal locality, cache memory",
      "memory hierarchy, 109 direct mapping, 113– 116 Mnemonics, assembly language fully associative memory, 116–118 programming, instruction set, 40 – 43 mapping function, 112– 113 Morphological architecture classification, organization, 113– 121 multiprocessors, 237 real-life organization analysis, Most significant bit (MSB",
      "representation, 75 replacement techniques, 121– 124 Mouse, as input/output device, 31 set-associative mapping, 118– 121 MPP system, multiprocessor architecture, spatial locality, 111 single- instruction multiple-data temporal locality, 111 streams (SIMD",
      "write policies, 124– 127 Multiple-instruction multiple-data streams hierachy parameters",
      "main memory, 135– 142 Flynn classification, 238 –240 read-only memory, 156– 158 Hwang/Briggs classification scheme, virtual memory",
      "associative mapping, 144– 145 message-passing organization, cache memory"
    ],
    "type": "chapter"
  },
  {
    "date": [
      "19"
    ],
    "note": [
      "Multiplication [continued] Octagonal base,",
      "interconnection networks, 252– 253 Operands MIMD architecture, 246– 252 addressing modes, 18, 20 –21 message-passing organization, pipeline stall, data dependency,"
    ],
    "pages": [
      "59 – 63",
      "212– 213 18 –",
      "235– 236 , 96 – 104",
      "192 – 196"
    ],
    "title": [
      "pipelined multiplication, carry-save One-address instruction, addressing modes, addition",
      "Multiprocessors One-bus organization, CPU datapath, 89 architecture classifications, 236–244 arithmetic operations, 93 – 94 Erlangen classification, 241– 242 Op-code Flynn’s classification, 237– 240 addressing modes, 18 Hwang and Briggs classification assembly language programming scheme, 240– 241 data structures, 45 – 46 Kuck classification, 240 mnemonics and syntax, 41 – 43 Skillicorn classification, 242–244 central processing unit design, control basic principles"
    ],
    "type": null,
    "volume": [
      "number system"
    ]
  },
  {
    "container-title": [
      "Primary memory, hierarchy parameters",
      "general concepts"
    ],
    "note": [
      "NOP prevention method, 192– 194 Program counter (PC) reduction methods, 199– 201 central processing unit design, 83 – 85 instruction dependency, 188 instruction register, 86 unconditional branch instructions, interrupt handling,",
      "sequencing instructions, 28 – 30 arithmetic pipline, 209– 213 Programmable ROM (PROM), basic fixed-point arithmetic, 209– 211 properties, 157 –158 floating-point arithmetic, 211– 212 Programmed input/output system, basic multiplication with carry-save concepts, 164 – 167 addition, 212– 213 Programming example processors, 201– 207 assembly language programming ARM 1026EJ-S processor, 202– 203 assembler directives and commands, UltraSPARC III processor,",
      "basic principles, 37 – 38 instruction-level parallelism, 207– 209 instruction mnemonics and syntax, superscalar architectures, 207– 209 40 – 43 very long instruction word (VLIW), programing assembly and execution,"
    ],
    "pages": [
      "194 – 196 128 – 129",
      "– 228 – 230 , 212 – 213",
      "225 – 226 108 – 109",
      "189– 192 51 –55",
      "94 – 95 194 – 196",
      "227– 230",
      "203– 207 43 – 44",
      "185– 187"
    ],
    "title": [
      "PDP-8 minicomputer, history of, 3 conditional branch instructions, Pentium processors 196 – 199 real-life cache organization analysis, unconditional branch instructions, Pentium IV processor cache",
      "wrong instruction/operand, set-associative mapping, 121 prevention, 192 – 194 virtual memory management, 155 PMC-Sierra RM7000A 64-bit MIPS RISC X86 family, assembly language processor, real-life cache organizprogramming for, 48– 55 ation, 130 Performance measurement Pop operations computer systems, 6 – 11 addressing modes, 19 – 20 multiprocessor architectures, 254 central processing unit design, 86 pipelining design, 186– 187 Positional representation, number system, RISC vs. CISC, 222–223 59 –63 Personal computer (PC), history of, 3 PowerPC 604 processor cache, real-life Physical connection (PC), multiprocessor cache organization analysis, 129 design, 236 Precomputing of branches, pipeline stall Pipeline bubble (hazards), instruction reduction, 195 – 196 pipeline design, 188 Predictor training, Alpha 2164 pipeline, Pipelined multiplication",
      "Prefetch unit, 1026EJ-S processor pipeline Pipeline interlock, Stanford microprocessor design, 203 without interlock pipe stages (MIPS",
      "Pipeline stall Processor control instructions, X86 family, data dependency",
      "one-bus organization, 89 instruction pipeline design, 187– 188 interrupt-driven I/O systems, 169 – 170 Pipelining design relative addressing mode, 23 Alpha 2164 pipeline"
    ],
    "type": "chapter"
  },
  {
    "container-title": [
      "clock replacement algorithm"
    ],
    "pages": [
      "86 148 – 152",
      "150 – 152"
    ],
    "title": [
      "addressing modes, 19– 20 Replacement algorithms, virtual memory, central processing unit design"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "given": "runtime"
      }
    ],
    "container-title": [
      "Representation (scientific notation), Random replacement algorithm, virtual floating-point arithmetic",
      "PMC-Sierra RM7000A 64-bit MIPS Segmentation, virtual memory system, 153 RISC processor",
      "cache memory organization",
      "Quaternary base"
    ],
    "note": [
      "63 first-in-first-out (FIFO) replacement, 148 – 149 Radix complement, number systems, 62 least recently used (LUR) replacement, Radix conversion algorithm,",
      "random replacement, 148 Radix (radices), number systems, 59–",
      "130 Segment pointers, central processing unit PowerPC 604 processor cache, 129 design, 86 Reduced instruction set computers (RISCs) Semantic gap advanced machines, 227– 232 computer architecture and, 4 Alpha 21264 pipeline, 227– 230 RISC/CISC evolution cycle, 218 Compaq (formerly DEC) Alpha Sequencing instructions, computer architec-21264, 227 tures, 28– 30 SUN UltraSPARC III, 231– 232 Sequential processing, pipelining vs., 186 architecture and examples of, 5 Set-associative mapping CISC vs.,",
      "design principles, 218– 220 replacement techniques, 123 – 124, overlapped register windows,",
      "pioneer (university) machines, 223– 226 virtual memory system, 145 –146 Berkeley RISC, 223– 224 Set field, cache memory organization, Stanford MIPS, 224– 226 set-associative mapping, 118 – 121 RISC/CISC evolution cycle, 217– 218 Shared I/O systems"
    ],
    "pages": [
      "59–",
      "– 150 , 60 – 61",
      "121 – 124 108 – 109",
      "74 – 75",
      "141 – 142 , 121 – 124",
      "16– 18 108 –",
      "128– 129 , 153 – 154",
      "221 – 223",
      "118 – 121",
      "220– 221 126"
    ],
    "title": [
      "63 Replacement policy, 148 RAM memory, integration technology and, 6 Replacement techniques, cache memory, Random access, memory hierarchy",
      "memory systems, 148 Row address strobe (RAS), main memory Random selection, cache memory replace- unit",
      "Instruction set architecture and, 1 Read-after-write data dependency, pipeline stall, 190 – 194 Scale of integration, computer technology Read-only memory (ROM), basic properties, development and, 5 – 6 156 – 158 Scientific notation, floating-point arithmetic, Read operation 74 – 75 cache miss, 127 SEARCH algorithm, X86 family main memory unit, 137–142 programming, 53 – 55 memory hierarchy, 108– 109 Seconardy memory, hierarchy parameters, memory locations and operations",
      "109 Real-life cache organization analysis Segment address translation, virtual memory Pentium IV processor cache"
    ],
    "type": "article-journal",
    "volume": [
      "number system",
      "number 149"
    ]
  },
  {
    "container-title": [
      "Single-instruction single-data streams Static scheduling, instruction-level (SISD), multiprocessor architecture, parallelism, pipeline design"
    ],
    "note": [
      "assembler directives instructions, 198–199 and commands, 44 Speed-up (S(n)) measurements System calls, assembly language pipeline stall, data dependency, 192 programming, assembler directives pipelining design, 186– 187 and commands, 44 Speedup (SUo), performance analysis, 10 – 11 Stack operation, addressing modes, 19– 20 Table look-aside buffer (TLB), virtual Stack point (SP) memory system,",
      "addressing modes, 19– 20 cache memory with, 152 –153 central processing unit design, 86 set-associative mapping,"
    ],
    "pages": [
      "207 – 209 238 – 240",
      "166 – 167 240 – 241",
      "–107 – 109",
      "– 252 – 253 , 92 –",
      "146 – 148",
      "146 – 148"
    ],
    "title": [
      "Status bit, programmed input/output design, Hwang/Briggs classification scheme",
      "Status flags, X86 family, assembly language Single-precision format, IEEE floating-point programming for, 49 – 55 standard, 77 – 79 Status registers, I/O system design, 163 Skillicorn classification, multiprocessor Store-fetch operation, data dependency architecture, 242– 244 pipeline reduction, 200 – 201 Slave memory, defined, 109 Store-store operation, data dependency Small-scale integration (SSI), evolution of, pipeline reduction, 201 5–6 Subroutines, instruction set architecture and Software I/O polling, programmed input/ design, 32 – 33 output design, 166– 167 Subtraction, two’s complement (2’s) Software operand forwarding, data depen- representation, 64 dency pipeline reduction, 200– 201 Supercomputers, history of, 3 Solid-state memory, hierarchy parameters, Superscalar architectures (SPA",
      "level parallelism, pipeline design, Source registers 207 – 209 arithmetic and logical instructions, Switching techniques, multiprocessor 27 – 28 interconnection networks, CPU instruction cycle, addition",
      "94 Synchronous buses Space-time chart, pipelining design, 186 input/output system design, 178 Spatial locality multiprocessor interconnection networks, cache memory, 111 252 memory hierarchy, 108– 109 Syntax, assembly language programming, Special purpose computer system, 1 40 –43 Speculative execution, pipeline stall Synthetic operations, assembly language reduction, conditional branch programming"
    ],
    "type": "chapter"
  },
  {
    "container-title": [
      "associative mapping",
      "Three-address instruction, addressing cache memory"
    ],
    "note": [
      "paged segmentation, 154 – 155 Three-bus organization, CPU datapath, Pentium memory management, 155 90 – 91 replacement algorithms (policies),"
    ],
    "pages": [
      "142 – 155 108 – 109",
      "144 – 145",
      "152 – 153 , 18 – 19"
    ],
    "title": [
      "Tag field, cache memory organization Vertical microinstructions, central direct mapping, 115– 116 processing unit design, 101 – 104 fully associative mapping, 116– 118 Very large-scale integration (VLSI), set-associative mapping, 118– 121 evolution of, 5 – 6 Technological development in computing, Very long instruction word (VLIW) evolution of, 5 –6 architecture, instruction-level parallel-Temporal locality ism, pipeline design, 207, 209 cache memory, 111 Virtual (logical) address, virtual memory memory hierarchy, 109 systems, 143 Tertiary memory, hierarchy parameters, Virtual memory"
    ],
    "type": "chapter"
  },
  {
    "note": [
      "stall reductions, 194– 196 fully associative mapping,"
    ],
    "pages": [
      "115 – 116",
      "116 – 118"
    ],
    "title": [
      "design principles, 231– 232 Wide area networks (WAN), history of, 3 pipeline design, 203– 207 Word field pipeline stall reduction, 199 cache memory organization Unconditional branch instructions, pipeline direct mapping"
    ],
    "type": null
  },
  {
    "container-title": [
      "Uniform memory access (UMA), set-associative mapping"
    ],
    "note": [
      "architecture, multiple-instruction Unit time, pipelining design, 186 multiple-data streams (MIMD), UNIVersal Automatic Computer (UNIVAC),"
    ],
    "pages": [
      "118 – 121",
      "248 – 249",
      "250 – 252"
    ],
    "title": [
      "multiprocessor architecture, multiple- memory locations and operations, 16 – 18 instruction multiple-data streams Wormhole routing"
    ],
    "type": "chapter",
    "volume": [
      "multiprocessor (MIMD"
    ]
  }
]
