#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Jan 21 16:07:26 2019
# Process ID: 9924
# Current directory: C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4760 C:\Users\jlgheuve\Documents\Werkmap\2018-2019\Periode 3\PROGH2\Opdrachten\Uiterkingen opdrachten\Vivado projecten\VGA_HD_timing_issues_smly\VGA_HD.xpr
# Log file: C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/vivado.log
# Journal file: C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly'
INFO: [Project 1-313] Project file moved from 'C:/Progh/VGA_HD' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 804.238 ; gain = 112.320
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.USE_RESET {true}] [get_ips Clk_148]
generate_target all [get_files  {{C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Clk_148'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Clk_148'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Clk_148'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'Clk_148'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Clk_148'...
catch { config_ip_cache -export [get_ips -all Clk_148] }
export_ip_user_files -of_objects [get_files {{C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xci}}] -no_script -sync -force -quiet
reset_run Clk_148_synth_1
launch_runs -jobs 8 Clk_148_synth_1
[Mon Jan 21 16:18:44 2019] Launched Clk_148_synth_1...
Run output will be captured here: C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.runs/Clk_148_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xci}}] -directory {C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.ip_user_files} -ipstatic_source_dir {C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.cache/compile_simlib/modelsim} {questa=C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.cache/compile_simlib/questa} {riviera=C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.cache/compile_simlib/riviera} {activehdl=C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Use_RSTA_Pin {true} CONFIG.Reset_Memory_Latch_A {false} CONFIG.EN_SAFETY_CKT {true}] [get_ips blk_mem_gen_0]
generate_target all [get_files  {{C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 8 blk_mem_gen_0_synth_1
[Mon Jan 21 16:20:30 2019] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -directory {C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.ip_user_files} -ipstatic_source_dir {C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.cache/compile_simlib/modelsim} {questa=C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.cache/compile_simlib/questa} {riviera=C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.cache/compile_simlib/riviera} {activehdl=C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 21 16:30:01 2019...
