<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

</twCmdLine><twDesign>ml505top.ncd</twDesign><twDesignPath>ml505top.ncd</twDesignPath><twPCF>ml505top.pcf</twPCF><twPcfPath>ml505top.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-04-23, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>10</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twCycles twNum="33"><twSigConn><twSig>CPU/the_datapath/the_ALU/O_shift0002&lt;31&gt;</twSig><twDriver>SLICE_X64Y43.D</twDriver><twLoad>SLICE_X64Y43.D1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twSig><twDriver>SLICE_X92Y59.AMUX</twDriver><twLoad>SLICE_X92Y59.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twSig><twDriver>SLICE_X92Y59.BMUX</twDriver><twLoad>SLICE_X92Y59.B5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twSig><twDriver>SLICE_X92Y59.CMUX</twDriver><twLoad>SLICE_X92Y59.C1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twSig><twDriver>SLICE_X92Y59.DMUX</twDriver><twLoad>SLICE_X92Y59.D5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twSig><twDriver>SLICE_X92Y60.AMUX</twDriver><twLoad>SLICE_X92Y60.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twSig><twDriver>SLICE_X92Y60.BMUX</twDriver><twLoad>SLICE_X92Y60.B1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twSig><twDriver>SLICE_X92Y60.CMUX</twDriver><twLoad>SLICE_X92Y60.C1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twSig><twDriver>SLICE_X92Y60.DMUX</twDriver><twLoad>SLICE_X92Y60.D5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twSig><twDriver>SLICE_X92Y61.AMUX</twDriver><twLoad>SLICE_X92Y61.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twSig><twDriver>SLICE_X92Y61.BMUX</twDriver><twLoad>SLICE_X92Y61.B5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twSig><twDriver>SLICE_X92Y61.CMUX</twDriver><twLoad>SLICE_X92Y61.C5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twSig><twDriver>SLICE_X92Y61.DMUX</twDriver><twLoad>SLICE_X92Y61.D5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twSig><twDriver>SLICE_X92Y62.AMUX</twDriver><twLoad>SLICE_X92Y62.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twSig><twDriver>SLICE_X92Y62.BMUX</twDriver><twLoad>SLICE_X92Y62.B1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twSig><twDriver>SLICE_X92Y62.CMUX</twDriver><twLoad>SLICE_X92Y62.C1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twSig><twDriver>SLICE_X92Y62.DMUX</twDriver><twLoad>SLICE_X92Y62.D5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twSig><twDriver>SLICE_X92Y63.AMUX</twDriver><twLoad>SLICE_X92Y63.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twSig><twDriver>SLICE_X92Y63.BMUX</twDriver><twLoad>SLICE_X92Y63.B5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twSig><twDriver>SLICE_X92Y63.CMUX</twDriver><twLoad>SLICE_X92Y63.C1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twSig><twDriver>SLICE_X92Y63.DMUX</twDriver><twLoad>SLICE_X92Y63.D5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twSig><twDriver>SLICE_X92Y64.AMUX</twDriver><twLoad>SLICE_X92Y64.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twSig><twDriver>SLICE_X92Y64.BMUX</twDriver><twLoad>SLICE_X92Y64.B1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twSig><twDriver>SLICE_X92Y64.CMUX</twDriver><twLoad>SLICE_X92Y64.C5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twSig><twDriver>SLICE_X92Y64.DMUX</twDriver><twLoad>SLICE_X92Y64.D3</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twSig><twDriver>SLICE_X92Y65.AMUX</twDriver><twLoad>SLICE_X92Y65.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twSig><twDriver>SLICE_X92Y65.BMUX</twDriver><twLoad>SLICE_X92Y65.B5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twSig><twDriver>SLICE_X92Y65.CMUX</twDriver><twLoad>SLICE_X92Y65.C5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twSig><twDriver>SLICE_X92Y65.DMUX</twDriver><twLoad>SLICE_X92Y65.D5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twSig><twDriver>SLICE_X92Y66.AMUX</twDriver><twLoad>SLICE_X92Y66.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twSig><twDriver>SLICE_X92Y66.BMUX</twDriver><twLoad>SLICE_X92Y66.B1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twSig><twDriver>SLICE_X92Y66.CMUX</twDriver><twLoad>SLICE_X92Y66.C1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twSig><twDriver>SLICE_X92Y66.DMUX</twDriver><twLoad>SLICE_X92Y66.D3</twLoad></twSigConn></twCycles><twConst anchorID="5" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.718</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.118</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twNet><twDel>0.718</twDel><twNotMet></twNotMet><twTimeConst>0.600</twTimeConst><twAbsSlack>0.118</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y131.DQ</twSrc><twDest>IODELAY_X0Y274.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.718</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="6" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y130.DQ</twSrc><twDest>IODELAY_X0Y260.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="7" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.703</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.103</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twNet><twDel>0.703</twDel><twNotMet></twNotMet><twTimeConst>0.600</twTimeConst><twAbsSlack>0.103</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y128.DQ</twSrc><twDest>IODELAY_X0Y244.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.703</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="8" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y51.DQ</twSrc><twDest>IODELAY_X0Y102.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="9" twConstType="NETDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y50.DQ</twSrc><twDest>IODELAY_X0Y100.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="10" twConstType="NETDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.702</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.102</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twNet><twDel>0.702</twDel><twNotMet></twNotMet><twTimeConst>0.600</twTimeConst><twAbsSlack>0.102</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y31.DQ</twSrc><twDest>IODELAY_X0Y75.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.702</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="11" twConstType="NETDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y29.DQ</twSrc><twDest>IODELAY_X0Y58.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="12" twConstType="NETDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.746</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.146</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twNet><twDel>0.746</twDel><twNotMet></twNotMet><twTimeConst>0.600</twTimeConst><twAbsSlack>0.146</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y48.DQ</twSrc><twDest>IODELAY_X0Y87.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.746</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="13" twConstType="NETDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y274.DATAOUT</twSrc><twDest>ILOGIC_X0Y274.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y274.DATAOUT</twSrc><twDest>ILOGIC_X0Y274.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="14" twConstType="NETDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="15" twConstType="NETDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.993</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.143</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync</twNet><twDel>0.993</twDel><twNotMet></twNotMet><twTimeConst>0.850</twTimeConst><twAbsSlack>0.143</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y244.DATAOUT</twSrc><twDest>ILOGIC_X0Y244.SR</twDest><twNetDelInfo twAcc="twRouted">0.993</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y244.DATAOUT</twSrc><twDest>ILOGIC_X0Y244.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="16" twConstType="NETDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="17" twConstType="NETDELAY" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.993</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.143</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync</twNet><twDel>0.993</twDel><twNotMet></twNotMet><twTimeConst>0.850</twTimeConst><twAbsSlack>0.143</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.SR</twDest><twNetDelInfo twAcc="twRouted">0.993</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="18" twConstType="NETDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y75.DATAOUT</twSrc><twDest>ILOGIC_X0Y75.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y75.DATAOUT</twSrc><twDest>ILOGIC_X0Y75.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="19" twConstType="NETDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="20" twConstType="NETDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.991</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.141</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twNet><twDel>0.991</twDel><twNotMet></twNotMet><twTimeConst>0.850</twTimeConst><twAbsSlack>0.141</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y87.DATAOUT</twSrc><twDest>ILOGIC_X0Y87.SR</twDest><twNetDelInfo twAcc="twRouted">0.991</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y87.DATAOUT</twSrc><twDest>ILOGIC_X0Y87.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="21" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="22"><twPinLimitBanner>Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="23" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="user_clk_pll/CLKOUT1" logResource="user_clk_pll/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="clk200"/><twPinLimit anchorID="24" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="user_clk_pll/CLKOUT2" logResource="user_clk_pll/CLKOUT2" locationPin="PLL_ADV_X0Y0.CLKOUT2" clockNet="clk0"/><twPinLimit anchorID="25" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="user_clk_pll/CLKOUT3" logResource="user_clk_pll/CLKOUT3" locationPin="PLL_ADV_X0Y0.CLKOUT3" clockNet="clk90"/></twPinLimitRpt></twConst><twConst anchorID="26" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP &quot;EN_DQS_FF&quot; TO TIMEGRP         &quot;TNM_DQ_CE_IDDR&quot; 3.85 ns DATAPATHONLY;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.907</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathFromToDelay"><twSlack>0.943</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.907</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y87.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y87.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y87.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y87.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.746</twRouteDel><twTotDel>2.907</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>74.3</twPctLog><twPctRoute>25.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathFromToDelay"><twSlack>0.971</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.879</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y274.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y274.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y274.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y274.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.718</twRouteDel><twTotDel>2.879</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>75.1</twPctLog><twPctRoute>24.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathFromToDelay"><twSlack>0.986</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.864</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y128.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y244.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y244.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y244.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y244.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.703</twRouteDel><twTotDel>2.864</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>75.5</twPctLog><twPctRoute>24.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathFromToDelay"><twSlack>0.987</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.863</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y75.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y75.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y75.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y75.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.702</twRouteDel><twTotDel>2.863</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>75.5</twPctLog><twPctRoute>24.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathFromToDelay"><twSlack>1.160</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y58.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y58.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathFromToDelay"><twSlack>1.160</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y102.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y102.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y102.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y102.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathFromToDelay"><twSlack>1.160</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y100.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y100.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y100.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y100.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathFromToDelay"><twSlack>1.160</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y130.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y260.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y260.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP &quot;EN_DQS_FF&quot; TO TIMEGRP
        &quot;TNM_DQ_CE_IDDR&quot; 3.85 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="43"><twSlack>2.763</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y58.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y58.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="44"><twSlack>2.763</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y102.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y102.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y102.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y102.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="45"><twSlack>2.763</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y100.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y100.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y100.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y100.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="46"><twSlack>2.763</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y130.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y260.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y260.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="47"><twSlack>2.922</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y75.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y75.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y75.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y75.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.646</twRouteDel><twTotDel>2.922</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>77.9</twPctLog><twPctRoute>22.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="48"><twSlack>2.923</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y128.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y244.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y244.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y244.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y244.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.647</twRouteDel><twTotDel>2.923</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>77.9</twPctLog><twPctRoute>22.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="49"><twSlack>2.937</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y274.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y274.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y274.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y274.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.661</twRouteDel><twTotDel>2.937</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>77.5</twPctLog><twPctRoute>22.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="50"><twSlack>2.962</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y87.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y87.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y87.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y87.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.686</twRouteDel><twTotDel>2.962</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="51" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;         2.4 ns;</twConstName><twItemCnt>128</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>64</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.035</twMaxDel><twMinPer>4.022</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y249.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathFromToDelay"><twSlack>0.365</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.076</twTotPathDel><twClkSkew dest = "0.272" src = "0.196">-0.076</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y249.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y249.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.978</twRouteDel><twTotDel>2.076</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathFromToDelay"><twSlack>0.389</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.052</twTotPathDel><twClkSkew dest = "0.272" src = "0.196">-0.076</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y249.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y249.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.978</twRouteDel><twTotDel>2.052</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y119.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathFromToDelay"><twSlack>0.366</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.077</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.979</twRouteDel><twTotDel>2.077</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathFromToDelay"><twSlack>0.390</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.053</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.979</twRouteDel><twTotDel>2.053</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y118.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathFromToDelay"><twSlack>0.366</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.077</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.979</twRouteDel><twTotDel>2.077</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathFromToDelay"><twSlack>0.390</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.053</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.979</twRouteDel><twTotDel>2.053</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y269.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathFromToDelay"><twSlack>0.486</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.828</twTotPathDel><twClkSkew dest = "0.260" src = "0.311">0.051</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y274.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y274.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y269.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y269.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.730</twRouteDel><twTotDel>1.828</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>60.1</twPctLog><twPctRoute>39.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathFromToDelay"><twSlack>0.510</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.804</twTotPathDel><twClkSkew dest = "0.260" src = "0.311">0.051</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y274.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y274.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y269.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y269.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.730</twRouteDel><twTotDel>1.804</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>59.5</twPctLog><twPctRoute>40.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y111.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathFromToDelay"><twSlack>0.488</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.953</twTotPathDel><twClkSkew dest = "0.272" src = "0.196">-0.076</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y111.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y111.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.855</twRouteDel><twTotDel>1.953</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>56.2</twPctLog><twPctRoute>43.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathFromToDelay"><twSlack>0.512</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.929</twTotPathDel><twClkSkew dest = "0.272" src = "0.196">-0.076</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y111.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y111.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.855</twRouteDel><twTotDel>1.929</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>55.7</twPctLog><twPctRoute>44.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y112.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathFromToDelay"><twSlack>0.493</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.957</twTotPathDel><twClkSkew dest = "0.281" src = "0.196">-0.085</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y112.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y112.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.859</twRouteDel><twTotDel>1.957</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>56.1</twPctLog><twPctRoute>43.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathFromToDelay"><twSlack>0.517</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.933</twTotPathDel><twClkSkew dest = "0.281" src = "0.196">-0.085</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y112.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y112.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.859</twRouteDel><twTotDel>1.933</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y241.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathFromToDelay"><twSlack>0.519</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.836</twTotPathDel><twClkSkew dest = "0.301" src = "0.311">0.010</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y244.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;5&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y244.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.738</twRouteDel><twTotDel>1.836</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>59.8</twPctLog><twPctRoute>40.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathFromToDelay"><twSlack>0.543</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.812</twTotPathDel><twClkSkew dest = "0.301" src = "0.311">0.010</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y244.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;5&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y244.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.738</twRouteDel><twTotDel>1.812</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>59.3</twPctLog><twPctRoute>40.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y240.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathFromToDelay"><twSlack>0.519</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.836</twTotPathDel><twClkSkew dest = "0.301" src = "0.311">0.010</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y244.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;5&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y244.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y240.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y240.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.738</twRouteDel><twTotDel>1.836</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>59.8</twPctLog><twPctRoute>40.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathFromToDelay"><twSlack>0.543</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.812</twTotPathDel><twClkSkew dest = "0.301" src = "0.311">0.010</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y244.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;5&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y244.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y240.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y240.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.738</twRouteDel><twTotDel>1.812</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>59.3</twPctLog><twPctRoute>40.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y253.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathFromToDelay"><twSlack>0.527</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.887</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.789</twRouteDel><twTotDel>1.887</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathFromToDelay"><twSlack>0.551</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.863</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.789</twRouteDel><twTotDel>1.863</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y252.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathFromToDelay"><twSlack>0.527</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.887</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.789</twRouteDel><twTotDel>1.887</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathFromToDelay"><twSlack>0.551</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.863</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.789</twRouteDel><twTotDel>1.863</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;
        2.4 ns;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y86.CE1), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="92"><twSlack>0.920</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.303" src = "0.281">0.022</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y87.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y87.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y86.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y86.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.205</twRouteDel><twTotDel>0.942</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>78.2</twPctLog><twPctRoute>21.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="93"><twSlack>0.946</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.303" src = "0.281">0.022</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y87.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y87.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y86.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y86.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.205</twRouteDel><twTotDel>0.968</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>78.8</twPctLog><twPctRoute>21.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y74.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="94"><twSlack>0.921</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.311" src = "0.290">0.021</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y75.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y75.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y74.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y74.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.205</twRouteDel><twTotDel>0.942</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>78.2</twPctLog><twPctRoute>21.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="95"><twSlack>0.947</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.311" src = "0.290">0.021</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y75.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y75.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y74.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y74.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.205</twRouteDel><twTotDel>0.968</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>78.8</twPctLog><twPctRoute>21.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="96"><twSlack>1.001</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.279" src = "0.207">0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y109.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y109.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.336</twRouteDel><twTotDel>1.073</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="97"><twSlack>1.027</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.279" src = "0.207">0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y109.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y109.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.336</twRouteDel><twTotDel>1.099</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>69.4</twPctLog><twPctRoute>30.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="98"><twSlack>1.004</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y267.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y267.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.085</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="99"><twSlack>1.030</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y267.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y267.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.111</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="100"><twSlack>1.004</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y266.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y266.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.085</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="101"><twSlack>1.030</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y266.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y266.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.111</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="102"><twSlack>1.006</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y107.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y107.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.350</twRouteDel><twTotDel>1.087</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>67.8</twPctLog><twPctRoute>32.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="103"><twSlack>1.032</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y107.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y107.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.350</twRouteDel><twTotDel>1.113</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="104"><twSlack>1.013</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.207">0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y104.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y104.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>1.051</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>70.1</twPctLog><twPctRoute>29.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="105"><twSlack>1.039</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.207">0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y104.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y104.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>1.077</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>70.8</twPctLog><twPctRoute>29.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="106"><twSlack>1.018</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y265.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y265.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>1.080</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>68.2</twPctLog><twPctRoute>31.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="107"><twSlack>1.044</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y265.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y265.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y105.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="108"><twSlack>1.020</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y105.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y105.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.345</twRouteDel><twTotDel>1.082</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>68.1</twPctLog><twPctRoute>31.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="109"><twSlack>1.046</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y105.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y105.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.345</twRouteDel><twTotDel>1.108</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y64.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="110"><twSlack>1.021</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y58.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y58.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y64.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y64.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.346</twRouteDel><twTotDel>1.083</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>68.1</twPctLog><twPctRoute>31.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="111"><twSlack>1.047</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y58.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y58.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y64.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y64.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.346</twRouteDel><twTotDel>1.109</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>68.8</twPctLog><twPctRoute>31.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="112" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;</twConstName><twItemCnt>7457449427568</twItemCnt><twErrCntSetup>1357</twErrCntSetup><twErrCntEndPt>1357</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7826</twEndPtCnt><twPathErrCnt>7455986069814</twPathErrCnt><twMinPer>81.316</twMinPer></twConstHead><twPathRptBanner iPaths="120259084524" iCriticalPaths="120259042804" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_28_31 (SLICE_X75Y93.DX), 120259084524 paths
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-30.658</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_28_31</twDest><twTotPathDel>40.045</twTotPathDel><twClkSkew dest = "3.315" src = "3.671">0.356</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_28_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y93.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_28_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_28_31</twBEL></twPathDel><twLogDel>19.081</twLogDel><twRouteDel>20.964</twRouteDel><twTotDel>40.045</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.894</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_28_31</twDest><twTotPathDel>39.281</twTotPathDel><twClkSkew dest = "3.315" src = "3.671">0.356</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_28_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y93.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_28_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_28_31</twBEL></twPathDel><twLogDel>18.707</twLogDel><twRouteDel>20.574</twRouteDel><twTotDel>39.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.845</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_28_31</twDest><twTotPathDel>39.232</twTotPathDel><twClkSkew dest = "3.315" src = "3.671">0.356</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_28_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y93.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_28_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_28_31</twBEL></twPathDel><twLogDel>18.662</twLogDel><twRouteDel>20.570</twRouteDel><twTotDel>39.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084524" iCriticalPaths="120259042804" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_13_31 (SLICE_X75Y92.DX), 120259084524 paths
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-30.655</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_13_31</twDest><twTotPathDel>40.037</twTotPathDel><twClkSkew dest = "3.310" src = "3.671">0.361</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_13_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y92.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_13_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_13_31</twBEL></twPathDel><twLogDel>19.081</twLogDel><twRouteDel>20.956</twRouteDel><twTotDel>40.037</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.891</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_13_31</twDest><twTotPathDel>39.273</twTotPathDel><twClkSkew dest = "3.310" src = "3.671">0.361</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_13_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y92.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_13_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_13_31</twBEL></twPathDel><twLogDel>18.707</twLogDel><twRouteDel>20.566</twRouteDel><twTotDel>39.273</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.842</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_13_31</twDest><twTotPathDel>39.224</twTotPathDel><twClkSkew dest = "3.310" src = "3.671">0.361</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_13_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y92.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_13_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_13_31</twBEL></twPathDel><twLogDel>18.662</twLogDel><twRouteDel>20.562</twRouteDel><twTotDel>39.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084524" iCriticalPaths="120259042804" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_17_31 (SLICE_X74Y93.DX), 120259084524 paths
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-30.653</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_17_31</twDest><twTotPathDel>40.065</twTotPathDel><twClkSkew dest = "3.340" src = "3.671">0.331</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_17_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y93.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_17_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_17_31</twBEL></twPathDel><twLogDel>19.081</twLogDel><twRouteDel>20.984</twRouteDel><twTotDel>40.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.889</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_17_31</twDest><twTotPathDel>39.301</twTotPathDel><twClkSkew dest = "3.340" src = "3.671">0.331</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_17_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y93.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_17_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_17_31</twBEL></twPathDel><twLogDel>18.707</twLogDel><twRouteDel>20.594</twRouteDel><twTotDel>39.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.840</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_17_31</twDest><twTotPathDel>39.252</twTotPathDel><twClkSkew dest = "3.340" src = "3.671">0.331</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_17_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y93.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_17_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_17_31</twBEL></twPathDel><twLogDel>18.662</twLogDel><twRouteDel>20.590</twRouteDel><twTotDel>39.252</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084524" iCriticalPaths="120259042804" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_18_31 (SLICE_X77Y94.DX), 120259084524 paths
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-30.642</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_18_31</twDest><twTotPathDel>40.045</twTotPathDel><twClkSkew dest = "3.331" src = "3.671">0.340</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_18_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y94.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_18_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_18_31</twBEL></twPathDel><twLogDel>19.081</twLogDel><twRouteDel>20.964</twRouteDel><twTotDel>40.045</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.878</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_18_31</twDest><twTotPathDel>39.281</twTotPathDel><twClkSkew dest = "3.331" src = "3.671">0.340</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_18_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y94.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_18_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_18_31</twBEL></twPathDel><twLogDel>18.707</twLogDel><twRouteDel>20.574</twRouteDel><twTotDel>39.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.829</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_18_31</twDest><twTotPathDel>39.232</twTotPathDel><twClkSkew dest = "3.331" src = "3.671">0.340</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_18_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y94.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_18_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_18_31</twBEL></twPathDel><twLogDel>18.662</twLogDel><twRouteDel>20.570</twRouteDel><twTotDel>39.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084524" iCriticalPaths="120259042804" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_29_31 (SLICE_X74Y92.DX), 120259084524 paths
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-30.635</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_29_31</twDest><twTotPathDel>40.042</twTotPathDel><twClkSkew dest = "3.335" src = "3.671">0.336</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_29_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y92.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_29_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_29_31</twBEL></twPathDel><twLogDel>19.081</twLogDel><twRouteDel>20.961</twRouteDel><twTotDel>40.042</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.871</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_29_31</twDest><twTotPathDel>39.278</twTotPathDel><twClkSkew dest = "3.335" src = "3.671">0.336</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_29_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y92.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_29_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_29_31</twBEL></twPathDel><twLogDel>18.707</twLogDel><twRouteDel>20.571</twRouteDel><twTotDel>39.278</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.822</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_29_31</twDest><twTotPathDel>39.229</twTotPathDel><twClkSkew dest = "3.335" src = "3.671">0.336</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_29_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y92.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_29_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_29_31</twBEL></twPathDel><twLogDel>18.662</twLogDel><twRouteDel>20.567</twRouteDel><twTotDel>39.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084524" iCriticalPaths="120259042804" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_12_31 (SLICE_X76Y94.DX), 120259084524 paths
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-30.635</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_12_31</twDest><twTotPathDel>40.038</twTotPathDel><twClkSkew dest = "3.331" src = "3.671">0.340</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_12_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y94.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_12_31</twBEL></twPathDel><twLogDel>19.074</twLogDel><twRouteDel>20.964</twRouteDel><twTotDel>40.038</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.871</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_12_31</twDest><twTotPathDel>39.274</twTotPathDel><twClkSkew dest = "3.331" src = "3.671">0.340</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_12_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y94.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_12_31</twBEL></twPathDel><twLogDel>18.700</twLogDel><twRouteDel>20.574</twRouteDel><twTotDel>39.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.822</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_12_31</twDest><twTotPathDel>39.225</twTotPathDel><twClkSkew dest = "3.331" src = "3.671">0.340</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_12_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y94.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_12_31</twBEL></twPathDel><twLogDel>18.655</twLogDel><twRouteDel>20.570</twRouteDel><twTotDel>39.225</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084524" iCriticalPaths="120259042804" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_20_31 (SLICE_X81Y91.DX), 120259084524 paths
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-30.635</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_20_31</twDest><twTotPathDel>40.032</twTotPathDel><twClkSkew dest = "3.325" src = "3.671">0.346</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_20_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y91.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y91.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_20_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_20_31</twBEL></twPathDel><twLogDel>19.081</twLogDel><twRouteDel>20.951</twRouteDel><twTotDel>40.032</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.871</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_20_31</twDest><twTotPathDel>39.268</twTotPathDel><twClkSkew dest = "3.325" src = "3.671">0.346</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_20_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y91.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y91.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_20_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_20_31</twBEL></twPathDel><twLogDel>18.707</twLogDel><twRouteDel>20.561</twRouteDel><twTotDel>39.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.822</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_20_31</twDest><twTotPathDel>39.219</twTotPathDel><twClkSkew dest = "3.325" src = "3.671">0.346</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_20_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y91.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y91.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_20_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_20_31</twBEL></twPathDel><twLogDel>18.662</twLogDel><twRouteDel>20.557</twRouteDel><twTotDel>39.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084524" iCriticalPaths="120259042804" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_5_31 (SLICE_X79Y94.DX), 120259084524 paths
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-30.633</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_5_31</twDest><twTotPathDel>40.044</twTotPathDel><twClkSkew dest = "3.339" src = "3.671">0.332</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_5_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y94.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_5_31</twBEL></twPathDel><twLogDel>19.081</twLogDel><twRouteDel>20.963</twRouteDel><twTotDel>40.044</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.869</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_5_31</twDest><twTotPathDel>39.280</twTotPathDel><twClkSkew dest = "3.339" src = "3.671">0.332</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_5_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y94.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_5_31</twBEL></twPathDel><twLogDel>18.707</twLogDel><twRouteDel>20.573</twRouteDel><twTotDel>39.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.820</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_5_31</twDest><twTotPathDel>39.231</twTotPathDel><twClkSkew dest = "3.339" src = "3.671">0.332</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_5_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y94.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_5_31</twBEL></twPathDel><twLogDel>18.662</twLogDel><twRouteDel>20.569</twRouteDel><twTotDel>39.231</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084524" iCriticalPaths="120259042804" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_10_31 (SLICE_X79Y93.DX), 120259084524 paths
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-30.632</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_10_31</twDest><twTotPathDel>40.039</twTotPathDel><twClkSkew dest = "3.335" src = "3.671">0.336</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_10_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y93.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_10_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_10_31</twBEL></twPathDel><twLogDel>19.081</twLogDel><twRouteDel>20.958</twRouteDel><twTotDel>40.039</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.868</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_10_31</twDest><twTotPathDel>39.275</twTotPathDel><twClkSkew dest = "3.335" src = "3.671">0.336</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_10_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y93.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_10_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_10_31</twBEL></twPathDel><twLogDel>18.707</twLogDel><twRouteDel>20.568</twRouteDel><twTotDel>39.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.819</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_10_31</twDest><twTotPathDel>39.226</twTotPathDel><twClkSkew dest = "3.335" src = "3.671">0.336</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_10_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y93.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_10_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_10_31</twBEL></twPathDel><twLogDel>18.662</twLogDel><twRouteDel>20.564</twRouteDel><twTotDel>39.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="120259084524" iCriticalPaths="120259042800" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_16_31 (SLICE_X77Y93.DX), 120259084524 paths
</twPathRptBanner><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-30.631</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_16_31</twDest><twTotPathDel>40.031</twTotPathDel><twClkSkew dest = "3.328" src = "3.671">0.343</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_16_31</twDest><twLogLvls>42</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y93.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_16_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_16_31</twBEL></twPathDel><twLogDel>19.081</twLogDel><twRouteDel>20.950</twRouteDel><twTotDel>40.031</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.867</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_16_31</twDest><twTotPathDel>39.267</twTotPathDel><twClkSkew dest = "3.328" src = "3.671">0.343</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_16_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y93.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_16_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_16_31</twBEL></twPathDel><twLogDel>18.707</twLogDel><twRouteDel>20.560</twRouteDel><twTotDel>39.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-29.818</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_16_31</twDest><twTotPathDel>39.218</twTotPathDel><twClkSkew dest = "3.328" src = "3.671">0.343</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_16_31</twDest><twLogLvls>41</twLogLvls><twSrcSite>SLICE_X96Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X96Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_r&lt;0&gt;</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y66.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;1191</twBEL><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;119_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y93.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_16_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_16_31</twBEL></twPathDel><twLogDel>18.662</twLogDel><twRouteDel>20.556</twRouteDel><twTotDel>39.218</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb (SLICE_X89Y106.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.357</twSlack><twSrc BELType="FF">mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg</twSrc><twDest BELType="FF">mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb</twDest><twTotPathDel>0.367</twTotPathDel><twClkSkew dest = "0.139" src = "0.129">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg</twSrc><twDest BELType='FF'>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X88Y106.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg</twComp><twBEL>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y106.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y106.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb</twComp><twBEL>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.153</twRouteDel><twTotDel>0.367</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>58.3</twPctLog><twPctRoute>41.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X2Y7.ADDRBU6), 1 path
</twPathRptBanner><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.375</twSlack><twSrc BELType="FF">mem_arch/dcache/addr_hold_5</twSrc><twDest BELType="RAM">mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twTotPathDel>0.576</twTotPathDel><twClkSkew dest = "0.685" src = "0.484">-0.201</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/dcache/addr_hold_5</twSrc><twDest BELType='RAM'>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X71Y39.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/dcache/addr_hold&lt;5&gt;</twComp><twBEL>mem_arch/dcache/addr_hold_5</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y7.ADDRBU6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.456</twDelInfo><twComp>mem_arch/dcache/addr_hold&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y7.CLKBWRCLKU</twSite><twDelType>Trckc_ADDR</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.456</twRouteDel><twTotDel>0.576</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X2Y7.ADDRBL6), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.380</twSlack><twSrc BELType="FF">mem_arch/dcache/addr_hold_5</twSrc><twDest BELType="RAM">mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twTotPathDel>0.576</twTotPathDel><twClkSkew dest = "0.680" src = "0.484">-0.196</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/dcache/addr_hold_5</twSrc><twDest BELType='RAM'>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X71Y39.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/dcache/addr_hold&lt;5&gt;</twComp><twBEL>mem_arch/dcache/addr_hold_5</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y7.ADDRBL6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.456</twDelInfo><twComp>mem_arch/dcache/addr_hold&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y7.CLKBWRCLKL</twSite><twDelType>Trckc_ADDR</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.456</twRouteDel><twTotDel>0.576</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X2Y7.ADDRBU9), 1 path
</twPathRptBanner><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">mem_arch/dcache/addr_hold_8</twSrc><twDest BELType="RAM">mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twTotPathDel>0.725</twTotPathDel><twClkSkew dest = "1.599" src = "1.287">-0.312</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/dcache/addr_hold_8</twSrc><twDest BELType='RAM'>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X70Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X70Y40.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/dcache/addr_hold&lt;9&gt;</twComp><twBEL>mem_arch/dcache/addr_hold_8</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y7.ADDRBU9</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.605</twDelInfo><twComp>mem_arch/dcache/addr_hold&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y7.CLKBWRCLKU</twSite><twDelType>Trckc_ADDR</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.605</twRouteDel><twTotDel>0.725</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X2Y7.ADDRBL9), 1 path
</twPathRptBanner><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.418</twSlack><twSrc BELType="FF">mem_arch/dcache/addr_hold_8</twSrc><twDest BELType="RAM">mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twTotPathDel>0.725</twTotPathDel><twClkSkew dest = "1.594" src = "1.287">-0.307</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/dcache/addr_hold_8</twSrc><twDest BELType='RAM'>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X70Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X70Y40.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/dcache/addr_hold&lt;9&gt;</twComp><twBEL>mem_arch/dcache/addr_hold_8</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y7.ADDRBL9</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.605</twDelInfo><twComp>mem_arch/dcache/addr_hold&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y7.CLKBWRCLKL</twSite><twDelType>Trckc_ADDR</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.605</twRouteDel><twTotDel>0.725</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X2Y7.ADDRBU8), 1 path
</twPathRptBanner><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.426</twSlack><twSrc BELType="FF">mem_arch/dcache/addr_hold_7</twSrc><twDest BELType="RAM">mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twTotPathDel>0.738</twTotPathDel><twClkSkew dest = "1.599" src = "1.287">-0.312</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/dcache/addr_hold_7</twSrc><twDest BELType='RAM'>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X70Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X70Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/dcache/addr_hold&lt;9&gt;</twComp><twBEL>mem_arch/dcache/addr_hold_7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y7.ADDRBU8</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.618</twDelInfo><twComp>mem_arch/dcache/addr_hold&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y7.CLKBWRCLKU</twSite><twDelType>Trckc_ADDR</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.618</twRouteDel><twTotDel>0.738</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X2Y7.ADDRBL8), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.431</twSlack><twSrc BELType="FF">mem_arch/dcache/addr_hold_7</twSrc><twDest BELType="RAM">mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twTotPathDel>0.738</twTotPathDel><twClkSkew dest = "1.594" src = "1.287">-0.307</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/dcache/addr_hold_7</twSrc><twDest BELType='RAM'>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X70Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X70Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/dcache/addr_hold&lt;9&gt;</twComp><twBEL>mem_arch/dcache/addr_hold_7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y7.ADDRBL8</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.618</twDelInfo><twComp>mem_arch/dcache/addr_hold&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y7.CLKBWRCLKL</twSite><twDelType>Trckc_ADDR</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.618</twRouteDel><twTotDel>0.738</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/icache/active_data_line_190 (SLICE_X54Y63.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.434</twSlack><twSrc BELType="FF">mem_arch/icache/first_read_62</twSrc><twDest BELType="FF">mem_arch/icache/active_data_line_190</twDest><twTotPathDel>0.506</twTotPathDel><twClkSkew dest = "0.510" src = "0.438">-0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/icache/first_read_62</twSrc><twDest BELType='FF'>mem_arch/icache/active_data_line_190</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X51Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/icache/first_read&lt;63&gt;</twComp><twBEL>mem_arch/icache/first_read_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y63.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.287</twDelInfo><twComp>mem_arch/icache/first_read&lt;62&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y63.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>mem_arch/icache/active_data_line&lt;191&gt;</twComp><twBEL>mem_arch/icache/active_data_line_mux0000&lt;190&gt;1</twBEL><twBEL>mem_arch/icache/active_data_line_190</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.287</twRouteDel><twTotDel>0.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/icache/active_data_line_191 (SLICE_X54Y63.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.435</twSlack><twSrc BELType="FF">mem_arch/icache/first_read_63</twSrc><twDest BELType="FF">mem_arch/icache/active_data_line_191</twDest><twTotPathDel>0.507</twTotPathDel><twClkSkew dest = "0.510" src = "0.438">-0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/icache/first_read_63</twSrc><twDest BELType='FF'>mem_arch/icache/active_data_line_191</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X51Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/icache/first_read&lt;63&gt;</twComp><twBEL>mem_arch/icache/first_read_63</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y63.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.288</twDelInfo><twComp>mem_arch/icache/first_read&lt;63&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y63.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>mem_arch/icache/active_data_line&lt;191&gt;</twComp><twBEL>mem_arch/icache/active_data_line_mux0000&lt;191&gt;1</twBEL><twBEL>mem_arch/icache/active_data_line_191</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.288</twRouteDel><twTotDel>0.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/icache/active_data_line_163 (SLICE_X50Y60.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.438</twSlack><twSrc BELType="FF">mem_arch/icache/first_read_35</twSrc><twDest BELType="FF">mem_arch/icache/active_data_line_163</twDest><twTotPathDel>0.498</twTotPathDel><twClkSkew dest = "0.504" src = "0.444">-0.060</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/icache/first_read_35</twSrc><twDest BELType='FF'>mem_arch/icache/active_data_line_163</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X49Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/icache/first_read&lt;35&gt;</twComp><twBEL>mem_arch/icache/first_read_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y60.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.279</twDelInfo><twComp>mem_arch/icache/first_read&lt;35&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y60.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>mem_arch/icache/active_data_line&lt;163&gt;</twComp><twBEL>mem_arch/icache/active_data_line_mux0000&lt;163&gt;1</twBEL><twBEL>mem_arch/icache/active_data_line_163</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.279</twRouteDel><twTotDel>0.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="193"><twPinLimitBanner>Component Switching Limit Checks: TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="194" type="MINPERIOD" name="Trper_CLKA" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL" logResource="CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL" locationPin="RAMB36_X3Y7.CLKARDCLKL" clockNet="cpu_clk_g"/><twPinLimit anchorID="195" type="MINPERIOD" name="Trper_CLKA" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU" logResource="CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU" locationPin="RAMB36_X3Y7.CLKARDCLKU" clockNet="cpu_clk_g"/><twPinLimit anchorID="196" type="MINPERIOD" name="Trper_CLKB" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL" logResource="CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL" locationPin="RAMB36_X3Y7.CLKBWRCLKL" clockNet="cpu_clk_g"/></twPinLimitRpt></twConst><twConst anchorID="197" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_clk200 = PERIOD TIMEGRP &quot;clk200&quot; TS_USER_CLK / 2 HIGH 50%;</twConstName><twItemCnt>24</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.666</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (SLICE_X40Y71.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.607</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twDest><twTotPathDel>1.283</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X40Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y71.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y71.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.817</twRouteDel><twTotDel>1.283</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (SLICE_X37Y71.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.613</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twDest><twTotPathDel>1.256</twTotPathDel><twClkSkew dest = "0.498" src = "0.519">0.021</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X40Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y71.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;_rt</twBEL><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twBEL></twPathDel><twLogDel>0.507</twLogDel><twRouteDel>0.749</twRouteDel><twTotDel>1.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (SLICE_X34Y71.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.615</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18</twDest><twTotPathDel>1.275</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X34Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y71.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y71.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.821</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 (SLICE_X37Y71.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.630</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twDest><twTotPathDel>1.260</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X37Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y71.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y71.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.806</twRouteDel><twTotDel>1.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 (SLICE_X40Y71.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.640</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twDest><twTotPathDel>1.242</twTotPathDel><twClkSkew dest = "0.120" src = "0.128">0.008</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X41Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y71.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y71.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>0.804</twRouteDel><twTotDel>1.242</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (SLICE_X29Y71.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.798</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twDest><twTotPathDel>1.069</twTotPathDel><twClkSkew dest = "0.548" src = "0.571">0.023</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X34Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y71.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y71.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.627</twRouteDel><twTotDel>1.069</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24 (SLICE_X28Y71.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.914</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24</twDest><twTotPathDel>0.967</twTotPathDel><twClkSkew dest = "0.120" src = "0.129">0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X29Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y71.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y71.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;24&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>0.967</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (SLICE_X41Y71.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.925</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twDest><twTotPathDel>0.922</twTotPathDel><twClkSkew dest = "0.483" src = "0.526">0.043</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X39Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y71.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y71.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.480</twRouteDel><twTotDel>0.922</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (SLICE_X34Y71.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.929</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twDest><twTotPathDel>0.957</twTotPathDel><twClkSkew dest = "0.531" src = "0.535">0.004</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X37Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y71.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y71.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.515</twRouteDel><twTotDel>0.957</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (SLICE_X39Y71.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.954</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twDest><twTotPathDel>0.936</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X39Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y71.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y71.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.482</twRouteDel><twTotDel>0.936</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk200 = PERIOD TIMEGRP &quot;clk200&quot; TS_USER_CLK / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X29Y71.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X29Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y71.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (SLICE_X37Y71.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X37Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y71.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (SLICE_X39Y71.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X39Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y71.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (SLICE_X41Y71.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X41Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y71.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (SLICE_X40Y71.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X40Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y71.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 (SLICE_X39Y71.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.477</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X39Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y71.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (SLICE_X37Y71.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.478</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twDest><twTotPathDel>0.478</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X37Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y71.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.283</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.283</twRouteDel><twTotDel>0.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 (SLICE_X41Y71.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.479</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twDest><twTotPathDel>0.479</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X41Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y71.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (SLICE_X34Y71.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X34Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y71.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (SLICE_X40Y71.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X40Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y71.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.283</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.283</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="238"><twPinLimitBanner>Component Switching Limit Checks: TS_clk200 = PERIOD TIMEGRP &quot;clk200&quot; TS_USER_CLK / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="239" type="MINPERIOD" name="Tbgper_I" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="clk200_buf/I0" logResource="clk200_buf/I0" locationPin="BUFGCTRL_X0Y3.I0" clockNet="clk200"/><twPinLimit anchorID="240" type="MINLOWPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;/SR" logResource="mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20/SR" locationPin="SLICE_X29Y71.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/locked_inv"/><twPinLimit anchorID="241" type="MINHIGHPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;/SR" logResource="mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20/SR" locationPin="SLICE_X29Y71.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/locked_inv"/></twPinLimitRpt></twConst><twConst anchorID="242" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_clk0 = PERIOD TIMEGRP &quot;clk0&quot; TS_USER_CLK / 2 HIGH 50%;</twConstName><twItemCnt>4038</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2424</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>4.895</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_38 (SLICE_X10Y79.AX), 3 paths
</twPathRptBanner><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.105</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_38</twDest><twTotPathDel>4.450</twTotPathDel><twClkSkew dest = "3.459" src = "3.662">0.203</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_38</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X21Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y66.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.279</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;39&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.635</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y79.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_38</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>3.914</twRouteDel><twTotDel>4.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.675</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_38</twDest><twTotPathDel>2.974</twTotPathDel><twClkSkew dest = "1.355" src = "1.596">0.241</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_38</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y58.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;39&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.635</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y79.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_38</twBEL></twPathDel><twLogDel>0.557</twLogDel><twRouteDel>2.417</twRouteDel><twTotDel>2.974</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="247"><twConstPath anchorID="248" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.769</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_38</twDest><twTotPathDel>2.880</twTotPathDel><twClkSkew dest = "1.355" src = "1.596">0.241</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_38</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y66.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;39&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.635</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y79.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_38</twBEL></twPathDel><twLogDel>0.557</twLogDel><twRouteDel>2.323</twRouteDel><twTotDel>2.880</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4 (SLICE_X12Y93.AX), 3 paths
</twPathRptBanner><twPathRpt anchorID="249"><twConstPath anchorID="250" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.126</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4</twDest><twTotPathDel>4.387</twTotPathDel><twClkSkew dest = "3.417" src = "3.662">0.245</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X21Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y69.A6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.345</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;33&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y93.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.510</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>3.855</twRouteDel><twTotDel>4.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="251"><twConstPath anchorID="252" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.100</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4</twDest><twTotPathDel>3.490</twTotPathDel><twClkSkew dest = "1.313" src = "1.613">0.300</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y69.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;33&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y93.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.510</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>2.958</twRouteDel><twTotDel>3.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="253"><twConstPath anchorID="254" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.302</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4</twDest><twTotPathDel>3.288</twTotPathDel><twClkSkew dest = "1.313" src = "1.613">0.300</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y69.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;33&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y93.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.510</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>2.756</twRouteDel><twTotDel>3.288</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_cas_n_r (SLICE_X28Y116.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="255"><twConstPath anchorID="256" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.131</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_cas_n_r</twDest><twTotPathDel>4.691</twTotPathDel><twClkSkew dest = "1.346" src = "1.414">0.068</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_cas_n_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X62Y129.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y116.A3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.911</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1_or0000</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y116.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_cas_n_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_cas_n_r</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>3.600</twRouteDel><twTotDel>4.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="257"><twConstPath anchorID="258" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.265</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_cas_n_r</twDest><twTotPathDel>4.587</twTotPathDel><twClkSkew dest = "1.346" src = "1.384">0.038</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_cas_n_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X56Y127.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.786</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1_or0000</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y116.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_cas_n_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_cas_n_r</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>3.475</twRouteDel><twTotDel>4.587</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="259"><twConstPath anchorID="260" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.606</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_cas_n_r</twDest><twTotPathDel>4.245</twTotPathDel><twClkSkew dest = "1.346" src = "1.385">0.039</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_cas_n_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X59Y128.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y116.A6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.465</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1_or0000</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y116.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_cas_n_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_cas_n_r</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>3.154</twRouteDel><twTotDel>4.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1 (SLICE_X29Y116.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="261"><twConstPath anchorID="262" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.131</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1</twDest><twTotPathDel>4.691</twTotPathDel><twClkSkew dest = "1.346" src = "1.414">0.068</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X62Y129.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y116.A3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.911</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1_or0000</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y116.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>3.600</twRouteDel><twTotDel>4.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="263"><twConstPath anchorID="264" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.265</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1</twDest><twTotPathDel>4.587</twTotPathDel><twClkSkew dest = "1.346" src = "1.384">0.038</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X56Y127.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.786</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1_or0000</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y116.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>3.475</twRouteDel><twTotDel>4.587</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="265"><twConstPath anchorID="266" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.606</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1</twDest><twTotPathDel>4.245</twTotPathDel><twClkSkew dest = "1.346" src = "1.385">0.039</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X59Y128.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y116.A6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.465</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1_or0000</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y116.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>3.154</twRouteDel><twTotDel>4.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7 (SLICE_X40Y124.D1), 9 paths
</twPathRptBanner><twPathRpt anchorID="267"><twConstPath anchorID="268" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.172</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7</twDest><twTotPathDel>4.683</twTotPathDel><twClkSkew dest = "1.350" src = "1.385">0.035</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X59Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X59Y128.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y126.C3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y126.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out01</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y124.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.102</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;8&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_0_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y124.D1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/N35</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7</twBEL></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>4.035</twRouteDel><twTotDel>4.683</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.254</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7</twDest><twTotPathDel>4.572</twTotPathDel><twClkSkew dest = "1.350" src = "1.414">0.064</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X62Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X62Y129.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y126.C6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y126.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out01</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y124.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.102</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;8&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_0_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y124.D1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/N35</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7</twBEL></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>3.924</twRouteDel><twTotDel>4.572</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="271"><twConstPath anchorID="272" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.322</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7</twDest><twTotPathDel>4.522</twTotPathDel><twClkSkew dest = "1.350" src = "1.396">0.046</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X60Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X60Y126.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y126.C5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y126.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out01</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y124.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.102</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;8&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_0_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y124.D1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/N35</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7</twBEL></twPathDel><twLogDel>0.669</twLogDel><twRouteDel>3.853</twRouteDel><twTotDel>4.522</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl (SLICE_X28Y98.AX), 8 paths
</twPathRptBanner><twPathRpt anchorID="273"><twConstPath anchorID="274" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.175</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twDest><twTotPathDel>4.319</twTotPathDel><twClkSkew dest = "3.360" src = "3.624">0.264</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X47Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X47Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.413</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y86.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y98.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.765</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y98.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>3.313</twRouteDel><twTotDel>4.319</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="275"><twConstPath anchorID="276" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.230</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twDest><twTotPathDel>4.619</twTotPathDel><twClkSkew dest = "1.256" src = "1.297">0.041</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X51Y103.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y86.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y98.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.765</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y98.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>3.707</twRouteDel><twTotDel>4.619</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="277"><twConstPath anchorID="278" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.959</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twDest><twTotPathDel>3.933</twTotPathDel><twClkSkew dest = "0.140" src = "0.138">-0.002</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X29Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y86.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y86.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y98.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.765</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y98.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>2.927</twRouteDel><twTotDel>3.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_5 (SLICE_X40Y124.B1), 9 paths
</twPathRptBanner><twPathRpt anchorID="279"><twConstPath anchorID="280" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.175</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_5</twDest><twTotPathDel>4.680</twTotPathDel><twClkSkew dest = "1.350" src = "1.385">0.035</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X59Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X59Y128.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y126.C3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y126.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out01</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y124.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.102</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;8&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_0_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y124.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/N35</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_5_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_5</twBEL></twPathDel><twLogDel>0.641</twLogDel><twRouteDel>4.039</twRouteDel><twTotDel>4.680</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="281"><twConstPath anchorID="282" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.257</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_5</twDest><twTotPathDel>4.569</twTotPathDel><twClkSkew dest = "1.350" src = "1.414">0.064</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X62Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X62Y129.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y126.C6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y126.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out01</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y124.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.102</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;8&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_0_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y124.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/N35</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_5_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_5</twBEL></twPathDel><twLogDel>0.641</twLogDel><twRouteDel>3.928</twRouteDel><twTotDel>4.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="283"><twConstPath anchorID="284" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.325</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_5</twDest><twTotPathDel>4.519</twTotPathDel><twClkSkew dest = "1.350" src = "1.396">0.046</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X60Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X60Y126.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y126.C5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y126.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out01</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y124.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.102</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;8&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_0_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y124.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/N35</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_5_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_5</twBEL></twPathDel><twLogDel>0.662</twLogDel><twRouteDel>3.857</twRouteDel><twTotDel>4.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6 (SLICE_X40Y124.C1), 9 paths
</twPathRptBanner><twPathRpt anchorID="285"><twConstPath anchorID="286" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.185</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6</twDest><twTotPathDel>4.670</twTotPathDel><twClkSkew dest = "1.350" src = "1.385">0.035</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X59Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X59Y128.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y126.C3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y126.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out01</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y124.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.102</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;8&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_0_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y124.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/N35</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6</twBEL></twPathDel><twLogDel>0.647</twLogDel><twRouteDel>4.023</twRouteDel><twTotDel>4.670</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="287"><twConstPath anchorID="288" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.267</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6</twDest><twTotPathDel>4.559</twTotPathDel><twClkSkew dest = "1.350" src = "1.414">0.064</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X62Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X62Y129.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y126.C6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y126.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out01</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y124.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.102</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;8&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_0_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y124.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/N35</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6</twBEL></twPathDel><twLogDel>0.647</twLogDel><twRouteDel>3.912</twRouteDel><twTotDel>4.559</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="289"><twConstPath anchorID="290" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.335</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6</twDest><twTotPathDel>4.509</twTotPathDel><twClkSkew dest = "1.350" src = "1.396">0.046</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X60Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X60Y126.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y126.C5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y126.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out01</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y124.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.102</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;8&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_0_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y124.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/N35</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6</twBEL></twPathDel><twLogDel>0.668</twLogDel><twRouteDel>3.841</twRouteDel><twTotDel>4.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_2 (SLICE_X40Y125.C1), 9 paths
</twPathRptBanner><twPathRpt anchorID="291"><twConstPath anchorID="292" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.192</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_2</twDest><twTotPathDel>4.660</twTotPathDel><twClkSkew dest = "1.347" src = "1.385">0.038</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X59Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X59Y128.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y126.C3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y126.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out01</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y124.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.102</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;8&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_0_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y125.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/N35</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y125.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_2_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_2</twBEL></twPathDel><twLogDel>0.647</twLogDel><twRouteDel>4.013</twRouteDel><twTotDel>4.660</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="293"><twConstPath anchorID="294" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.274</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_2</twDest><twTotPathDel>4.549</twTotPathDel><twClkSkew dest = "1.347" src = "1.414">0.067</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X62Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X62Y129.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y126.C6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y126.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out01</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y124.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.102</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;8&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_0_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y125.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/N35</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y125.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_2_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_2</twBEL></twPathDel><twLogDel>0.647</twLogDel><twRouteDel>3.902</twRouteDel><twTotDel>4.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.342</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_2</twDest><twTotPathDel>4.499</twTotPathDel><twClkSkew dest = "1.347" src = "1.396">0.049</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X60Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X60Y126.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y126.C5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y126.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out01</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y124.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.102</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;8&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_0_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y125.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/N35</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y125.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_2_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_2</twBEL></twPathDel><twLogDel>0.668</twLogDel><twRouteDel>3.831</twRouteDel><twTotDel>4.499</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_7 (SLICE_X10Y92.DX), 3 paths
</twPathRptBanner><twPathRpt anchorID="297"><twConstPath anchorID="298" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.281</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_7</twDest><twTotPathDel>4.287</twTotPathDel><twClkSkew dest = "1.339" src = "1.661">0.322</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y136.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y107.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.407</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y107.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;57&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y92.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_7</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>3.720</twRouteDel><twTotDel>4.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="299"><twConstPath anchorID="300" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.739</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_7</twDest><twTotPathDel>3.829</twTotPathDel><twClkSkew dest = "1.339" src = "1.661">0.322</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y136.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y107.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y107.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;57&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y92.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_7</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>3.262</twRouteDel><twTotDel>3.829</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="301"><twConstPath anchorID="302" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.175</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_7</twDest><twTotPathDel>3.364</twTotPathDel><twClkSkew dest = "3.443" src = "3.662">0.219</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X21Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y107.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.505</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y107.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;57&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y92.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_7</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.818</twRouteDel><twTotDel>3.364</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk0 = PERIOD TIMEGRP &quot;clk0&quot; TS_USER_CLK / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y97.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="303"><twConstPath anchorID="304" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.027</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.468</twTotPathDel><twClkSkew dest = "3.655" src = "3.402">-0.253</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X27Y97.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;31&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y97.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.273</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y97.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.273</twRouteDel><twTotDel>0.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y73.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="305"><twConstPath anchorID="306" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.008</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.489</twTotPathDel><twClkSkew dest = "3.644" src = "3.405">-0.239</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X24Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y73.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.275</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y73.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y70.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="307"><twConstPath anchorID="308" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.052</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.550</twTotPathDel><twClkSkew dest = "3.629" src = "3.373">-0.256</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X27Y70.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y70.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.358</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y70.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.222</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.192</twLogDel><twRouteDel>0.358</twRouteDel><twTotDel>0.550</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y97.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="309"><twConstPath anchorID="310" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.060</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[28].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.555</twTotPathDel><twClkSkew dest = "3.655" src = "3.402">-0.253</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[28].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X27Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;31&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[28].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.360</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;28&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y97.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.360</twRouteDel><twTotDel>0.555</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y73.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="311"><twConstPath anchorID="312" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.085</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.566</twTotPathDel><twClkSkew dest = "3.644" src = "3.405">-0.239</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X24Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y73.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y73.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.352</twRouteDel><twTotDel>0.566</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y73.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="313"><twConstPath anchorID="314" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.091</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.588</twTotPathDel><twClkSkew dest = "3.644" src = "3.389">-0.255</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X24Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y73.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.371</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y73.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.216</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.371</twRouteDel><twTotDel>0.588</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X20Y79.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="315"><twConstPath anchorID="316" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.095</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.562</twTotPathDel><twClkSkew dest = "3.667" src = "3.442">-0.225</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X18Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.367</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y79.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.367</twRouteDel><twTotDel>0.562</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X28Y98.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="317"><twConstPath anchorID="318" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.112</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.595</twTotPathDel><twClkSkew dest = "3.613" src = "3.372">-0.241</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X29Y98.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;35&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y98.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.400</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;33&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y98.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.400</twRouteDel><twTotDel>0.595</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y70.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="319"><twConstPath anchorID="320" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.117</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.615</twTotPathDel><twClkSkew dest = "3.629" src = "3.373">-0.256</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X27Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y70.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y70.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.222</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.192</twLogDel><twRouteDel>0.423</twRouteDel><twTotDel>0.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y101.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="321"><twConstPath anchorID="322" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.130</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.610</twTotPathDel><twClkSkew dest = "3.752" src = "3.514">-0.238</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X26Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;39&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y101.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.418</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;39&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y101.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.222</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.192</twLogDel><twRouteDel>0.418</twRouteDel><twTotDel>0.610</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="323"><twPinLimitBanner>Component Switching Limit Checks: TS_clk0 = PERIOD TIMEGRP &quot;clk0&quot; TS_USER_CLK / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="324" type="MINHIGHPULSE" name="Torpwh" slack="2.450" period="5.000" constraintValue="2.500" deviceLimit="1.275" physResource="DDR2_CS_B_OBUF/REV" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y231.REV" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r&lt;24&gt;"/><twPinLimit anchorID="325" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR" locationPin="OLOGIC_X0Y96.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1"/><twPinLimit anchorID="326" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_oddr_dqs/N3/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/N1/SR" locationPin="OLOGIC_X0Y58.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1"/></twPinLimitRpt></twConst><twConst anchorID="327" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_clk90 = PERIOD TIMEGRP &quot;clk90&quot; TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;</twConstName><twItemCnt>926</twItemCnt><twErrCntSetup>273</twErrCntSetup><twErrCntEndPt>273</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>790</twEndPtCnt><twPathErrCnt>273</twPathErrCnt><twMinPer>14.144</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_84 (SLICE_X17Y81.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="328"><twConstPath anchorID="329" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.286</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_84</twDest><twTotPathDel>3.077</twTotPathDel><twClkSkew dest = "3.433" src = "3.650">0.217</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_84</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y93.C6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;100&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y81.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;84&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_84</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>1.965</twRouteDel><twTotDel>3.077</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="330"><twConstPath anchorID="331" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.059</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_84</twDest><twTotPathDel>2.836</twTotPathDel><twClkSkew dest = "0.146" src = "0.141">-0.005</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_84</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X16Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y93.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;100&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y81.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;84&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_84</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>1.724</twRouteDel><twTotDel>2.836</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_76 (SLICE_X17Y81.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="332"><twConstPath anchorID="333" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.284</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_76</twDest><twTotPathDel>3.075</twTotPathDel><twClkSkew dest = "3.433" src = "3.650">0.217</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_76</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y93.C6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;100&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y81.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;84&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_76</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>1.965</twRouteDel><twTotDel>3.075</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="334"><twConstPath anchorID="335" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.061</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_76</twDest><twTotPathDel>2.834</twTotPathDel><twClkSkew dest = "0.146" src = "0.141">-0.005</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_76</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X16Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y93.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;100&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y81.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;84&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_76</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>1.724</twRouteDel><twTotDel>2.834</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_92 (SLICE_X14Y81.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="336"><twConstPath anchorID="337" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.278</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_92</twDest><twTotPathDel>3.100</twTotPathDel><twClkSkew dest = "3.464" src = "3.650">0.186</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_92</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y93.C6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;100&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.374</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;92&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_92</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>1.988</twRouteDel><twTotDel>3.100</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="338"><twConstPath anchorID="339" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.030</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_92</twDest><twTotPathDel>2.859</twTotPathDel><twClkSkew dest = "0.671" src = "0.672">0.001</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_92</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X16Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y93.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;100&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.374</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;92&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_92</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>1.747</twRouteDel><twTotDel>2.859</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_124 (SLICE_X13Y84.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="340"><twConstPath anchorID="341" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.125</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_124</twDest><twTotPathDel>2.923</twTotPathDel><twClkSkew dest = "3.440" src = "3.650">0.210</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_124</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y93.C6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;100&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.197</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;124&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_124</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>1.811</twRouteDel><twTotDel>2.923</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="342"><twConstPath anchorID="343" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.183</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_124</twDest><twTotPathDel>2.682</twTotPathDel><twClkSkew dest = "0.647" src = "0.672">0.025</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_124</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X16Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y93.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;100&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.197</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;124&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_124</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>1.570</twRouteDel><twTotDel>2.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_2 (SLICE_X18Y81.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="344"><twConstPath anchorID="345" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.124</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_2</twDest><twTotPathDel>2.935</twTotPathDel><twClkSkew dest = "3.453" src = "3.650">0.197</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y93.D6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y81.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_2</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>1.823</twRouteDel><twTotDel>2.935</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="346"><twConstPath anchorID="347" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.186</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_2</twDest><twTotPathDel>2.692</twTotPathDel><twClkSkew dest = "0.660" src = "0.672">0.012</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X17Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y93.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y81.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_2</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.601</twRouteDel><twTotDel>2.692</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_3 (SLICE_X18Y81.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="348"><twConstPath anchorID="349" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.124</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_3</twDest><twTotPathDel>2.935</twTotPathDel><twClkSkew dest = "3.453" src = "3.650">0.197</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y93.D6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y81.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_3</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>1.823</twRouteDel><twTotDel>2.935</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="350"><twConstPath anchorID="351" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.186</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_3</twDest><twTotPathDel>2.692</twTotPathDel><twClkSkew dest = "0.660" src = "0.672">0.012</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X17Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y93.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y81.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_3</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.601</twRouteDel><twTotDel>2.692</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_1 (SLICE_X18Y81.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="352"><twConstPath anchorID="353" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.122</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_1</twDest><twTotPathDel>2.933</twTotPathDel><twClkSkew dest = "3.453" src = "3.650">0.197</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y93.D6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y81.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_1</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>1.823</twRouteDel><twTotDel>2.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="354"><twConstPath anchorID="355" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.188</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_1</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew dest = "0.660" src = "0.672">0.012</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X17Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y93.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y81.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_1</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>1.601</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_34 (SLICE_X8Y84.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="356"><twConstPath anchorID="357" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.097</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_34</twDest><twTotPathDel>2.903</twTotPathDel><twClkSkew dest = "3.448" src = "3.650">0.202</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_34</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y93.D6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;35&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_34</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>1.791</twRouteDel><twTotDel>2.903</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="358"><twConstPath anchorID="359" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.213</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_34</twDest><twTotPathDel>2.660</twTotPathDel><twClkSkew dest = "0.655" src = "0.672">0.017</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_34</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X17Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y93.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;35&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_34</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.569</twRouteDel><twTotDel>2.660</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_35 (SLICE_X8Y84.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="360"><twConstPath anchorID="361" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.095</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_35</twDest><twTotPathDel>2.901</twTotPathDel><twClkSkew dest = "3.448" src = "3.650">0.202</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_35</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y93.D6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;35&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_35</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>1.791</twRouteDel><twTotDel>2.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="362"><twConstPath anchorID="363" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.215</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_35</twDest><twTotPathDel>2.658</twTotPathDel><twClkSkew dest = "0.655" src = "0.672">0.017</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_35</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X17Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y93.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;35&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_35</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>1.569</twRouteDel><twTotDel>2.658</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_33 (SLICE_X8Y84.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="364"><twConstPath anchorID="365" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.094</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_33</twDest><twTotPathDel>2.900</twTotPathDel><twClkSkew dest = "3.448" src = "3.650">0.202</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_33</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y93.D6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;35&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_33</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>1.791</twRouteDel><twTotDel>2.900</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="366"><twConstPath anchorID="367" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.216</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_33</twDest><twTotPathDel>2.657</twTotPathDel><twClkSkew dest = "0.655" src = "0.672">0.017</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_33</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X17Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y93.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;35&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_33</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>1.569</twRouteDel><twTotDel>2.657</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk90 = PERIOD TIMEGRP &quot;clk90&quot; TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2 (SLICE_X41Y72.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="368"><twConstPath anchorID="369" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X41Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y72.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6 (SLICE_X37Y72.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="370"><twConstPath anchorID="371" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.466</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6</twDest><twTotPathDel>0.466</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X37Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y72.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.283</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.283</twRouteDel><twTotDel>0.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14 (SLICE_X30Y67.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="372"><twConstPath anchorID="373" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X30Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y67.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y67.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8 (SLICE_X37Y72.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="374"><twConstPath anchorID="375" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.477</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X37Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y72.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10 (SLICE_X36Y69.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="376"><twConstPath anchorID="377" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.479</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10</twDest><twTotPathDel>0.479</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X36Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y69.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.288</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y69.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.288</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4 (SLICE_X41Y72.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="378"><twConstPath anchorID="379" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.479</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4</twDest><twTotPathDel>0.479</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X41Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y72.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12 (SLICE_X36Y69.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="380"><twConstPath anchorID="381" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.485</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12</twDest><twTotPathDel>0.485</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X36Y69.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y69.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y69.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18 (SLICE_X26Y65.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="382"><twConstPath anchorID="383" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X26Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y65.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23 (SLICE_X20Y62.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="384"><twConstPath anchorID="385" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.487</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23</twDest><twTotPathDel>0.487</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X20Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y62.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y62.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20 (SLICE_X26Y65.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="386"><twConstPath anchorID="387" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.497</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20</twDest><twTotPathDel>0.497</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X26Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y65.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.302</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.302</twRouteDel><twTotDel>0.497</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="388"><twPinLimitBanner>Component Switching Limit Checks: TS_clk90 = PERIOD TIMEGRP &quot;clk90&quot; TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="389" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/dq_out/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y66.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;"/><twPinLimit anchorID="390" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/dq_out/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y68.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;"/><twPinLimit anchorID="391" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/dq_out/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y72.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6"/></twPinLimitRpt></twConst><twConst anchorID="392" twConstType="PERIOD" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_clkdiv0 = PERIOD TIMEGRP &quot;clkdiv0&quot; TS_USER_CLK HIGH 50%;</twConstName><twItemCnt>11123</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3915</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>8.912</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58 (SLICE_X12Y101.CX), 3 paths
</twPathRptBanner><twPathRpt anchorID="393"><twConstPath anchorID="394" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.544</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twDest><twTotPathDel>3.780</twTotPathDel><twClkSkew dest = "3.523" src = "3.957">0.434</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y137.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y117.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.811</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;58&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y101.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y101.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twBEL></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>3.241</twRouteDel><twTotDel>3.780</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="395"><twConstPath anchorID="396" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.008</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twDest><twTotPathDel>3.316</twTotPathDel><twClkSkew dest = "3.523" src = "3.957">0.434</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y137.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y117.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;58&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y101.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y101.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twBEL></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>2.777</twRouteDel><twTotDel>3.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="397"><twConstPath anchorID="398" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.319</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twDest><twTotPathDel>3.578</twTotPathDel><twClkSkew dest = "1.419" src = "1.400">-0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X21Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y117.D5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.609</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;58&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y101.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y101.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twBEL></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>3.039</twRouteDel><twTotDel>3.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (SLICE_X12Y101.DX), 3 paths
</twPathRptBanner><twPathRpt anchorID="399"><twConstPath anchorID="400" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.669</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twTotPathDel>3.683</twTotPathDel><twClkSkew dest = "3.523" src = "3.929">0.406</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y138.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y117.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.954</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y117.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y101.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.169</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y101.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>3.123</twRouteDel><twTotDel>3.683</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="401"><twConstPath anchorID="402" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.852</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twTotPathDel>3.500</twTotPathDel><twClkSkew dest = "3.523" src = "3.929">0.406</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y138.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y117.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.771</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y117.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y101.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.169</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y101.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>2.940</twRouteDel><twTotDel>3.500</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="403"><twConstPath anchorID="404" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.670</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twTotPathDel>3.227</twTotPathDel><twClkSkew dest = "1.419" src = "1.400">-0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X21Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y117.C4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.519</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y117.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y101.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.169</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y101.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twBEL></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>2.688</twRouteDel><twTotDel>3.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41 (SLICE_X9Y97.BX), 3 paths
</twPathRptBanner><twPathRpt anchorID="405"><twConstPath anchorID="406" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.720</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twDest><twTotPathDel>3.513</twTotPathDel><twClkSkew dest = "3.437" src = "3.962">0.525</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y121.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y103.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.174</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;41&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y97.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y97.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>2.980</twRouteDel><twTotDel>3.513</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="407"><twConstPath anchorID="408" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.780</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twDest><twTotPathDel>3.453</twTotPathDel><twClkSkew dest = "3.437" src = "3.962">0.525</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y121.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y103.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.114</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;41&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y97.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y97.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>2.920</twRouteDel><twTotDel>3.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="409"><twConstPath anchorID="410" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.427</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twDest><twTotPathDel>2.436</twTotPathDel><twClkSkew dest = "0.644" src = "0.659">0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X21Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;41&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y97.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y97.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>1.903</twRouteDel><twTotDel>2.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63 (SLICE_X10Y106.DX), 3 paths
</twPathRptBanner><twPathRpt anchorID="411"><twConstPath anchorID="412" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.744</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63</twDest><twTotPathDel>3.623</twTotPathDel><twClkSkew dest = "3.540" src = "3.931">0.391</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y139.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y113.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.217</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y113.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_rst_n_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y106.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;63&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y106.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>3.056</twRouteDel><twTotDel>3.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="413"><twConstPath anchorID="414" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.461</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63</twDest><twTotPathDel>2.906</twTotPathDel><twClkSkew dest = "3.540" src = "3.931">0.391</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y139.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y113.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y113.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_rst_n_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y106.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;63&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y106.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>2.339</twRouteDel><twTotDel>2.906</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="415"><twConstPath anchorID="416" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.424</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63</twDest><twTotPathDel>3.490</twTotPathDel><twClkSkew dest = "1.436" src = "1.400">-0.036</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X21Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y113.D4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.105</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y113.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_rst_n_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y106.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;63&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y106.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.944</twRouteDel><twTotDel>3.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_54 (SLICE_X11Y113.CX), 3 paths
</twPathRptBanner><twPathRpt anchorID="417"><twConstPath anchorID="418" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.856</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_54</twDest><twTotPathDel>3.507</twTotPathDel><twClkSkew dest = "3.514" src = "3.909">0.395</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_54</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y133.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y112.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.054</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;54&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y113.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;54&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y113.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;55&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_54</twBEL></twPathDel><twLogDel>0.569</twLogDel><twRouteDel>2.938</twRouteDel><twTotDel>3.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="419"><twConstPath anchorID="420" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.202</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_54</twDest><twTotPathDel>3.161</twTotPathDel><twClkSkew dest = "3.514" src = "3.909">0.395</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_54</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y133.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y112.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.708</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;54&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y113.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;54&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y113.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;55&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_54</twBEL></twPathDel><twLogDel>0.569</twLogDel><twRouteDel>2.592</twRouteDel><twTotDel>3.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="421"><twConstPath anchorID="422" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.612</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_54</twDest><twTotPathDel>3.276</twTotPathDel><twClkSkew dest = "1.410" src = "1.400">-0.010</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_54</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X21Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y112.D3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.844</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;54&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y113.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;54&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y113.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;55&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_54</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>2.728</twRouteDel><twTotDel>3.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (SLICE_X11Y103.BX), 3 paths
</twPathRptBanner><twPathRpt anchorID="423"><twConstPath anchorID="424" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.879</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twDest><twTotPathDel>3.480</twTotPathDel><twClkSkew dest = "3.524" src = "3.923">0.399</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y136.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y107.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.407</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y107.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;57&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y103.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y103.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>2.926</twRouteDel><twTotDel>3.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="425"><twConstPath anchorID="426" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.337</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twDest><twTotPathDel>3.022</twTotPathDel><twClkSkew dest = "3.524" src = "3.923">0.399</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y136.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y107.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y107.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;57&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y103.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y103.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>2.468</twRouteDel><twTotDel>3.022</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="427"><twConstPath anchorID="428" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.341</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twDest><twTotPathDel>2.557</twTotPathDel><twClkSkew dest = "1.420" src = "1.400">-0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X21Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y107.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.505</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y107.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;57&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y103.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y103.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>2.024</twRouteDel><twTotDel>2.557</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_8 (SLICE_X14Y53.AX), 3 paths
</twPathRptBanner><twPathRpt anchorID="429"><twConstPath anchorID="430" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.915</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_8</twDest><twTotPathDel>3.467</twTotPathDel><twClkSkew dest = "3.533" src = "3.909">0.376</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y53.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y53.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_8</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>2.931</twRouteDel><twTotDel>3.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="431"><twConstPath anchorID="432" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.205</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_8</twDest><twTotPathDel>3.177</twTotPathDel><twClkSkew dest = "3.533" src = "3.909">0.376</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y28.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y41.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y53.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y53.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_8</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>2.641</twRouteDel><twTotDel>3.177</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="433"><twConstPath anchorID="434" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.007</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_8</twDest><twTotPathDel>2.882</twTotPathDel><twClkSkew dest = "0.650" src = "0.639">-0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X20Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y53.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y53.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_8</twBEL></twPathDel><twLogDel>0.557</twLogDel><twRouteDel>2.325</twRouteDel><twTotDel>2.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41 (SLICE_X8Y97.BX), 3 paths
</twPathRptBanner><twPathRpt anchorID="435"><twConstPath anchorID="436" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.959</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41</twDest><twTotPathDel>3.274</twTotPathDel><twClkSkew dest = "3.437" src = "3.962">0.525</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y121.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y106.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;56&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y97.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y97.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41</twBEL></twPathDel><twLogDel>0.526</twLogDel><twRouteDel>2.748</twRouteDel><twTotDel>3.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="437"><twConstPath anchorID="438" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.241</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41</twDest><twTotPathDel>2.992</twTotPathDel><twClkSkew dest = "3.437" src = "3.962">0.525</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y106.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.446</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;56&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y97.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y97.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41</twBEL></twPathDel><twLogDel>0.526</twLogDel><twRouteDel>2.466</twRouteDel><twTotDel>2.992</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="439"><twConstPath anchorID="440" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.827</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41</twDest><twTotPathDel>3.036</twTotPathDel><twClkSkew dest = "0.644" src = "0.659">0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X21Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y106.A6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.490</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;56&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y97.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y97.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41</twBEL></twPathDel><twLogDel>0.526</twLogDel><twRouteDel>2.510</twRouteDel><twTotDel>3.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51 (SLICE_X13Y101.DX), 3 paths
</twPathRptBanner><twPathRpt anchorID="441"><twConstPath anchorID="442" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.962</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51</twDest><twTotPathDel>3.381</twTotPathDel><twClkSkew dest = "3.523" src = "3.938">0.415</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y133.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y118.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.724</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;52&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.835</twRouteDel><twTotDel>3.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="443"><twConstPath anchorID="444" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.208</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51</twDest><twTotPathDel>3.135</twTotPathDel><twClkSkew dest = "3.523" src = "3.938">0.415</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y133.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y118.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.478</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;52&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.589</twRouteDel><twTotDel>3.135</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="445"><twConstPath anchorID="446" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.438</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51</twDest><twTotPathDel>3.459</twTotPathDel><twClkSkew dest = "1.419" src = "1.400">-0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X21Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y118.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;52&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.913</twRouteDel><twTotDel>3.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51 (SLICE_X13Y105.DX), 3 paths
</twPathRptBanner><twPathRpt anchorID="447"><twConstPath anchorID="448" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.966</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51</twDest><twTotPathDel>3.368</twTotPathDel><twClkSkew dest = "3.514" src = "3.938">0.424</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y133.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y109.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.197</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y105.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y105.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.822</twRouteDel><twTotDel>3.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="449"><twConstPath anchorID="450" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.566</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51</twDest><twTotPathDel>2.768</twTotPathDel><twClkSkew dest = "3.514" src = "3.938">0.424</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y133.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y109.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.597</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y105.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y105.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.222</twRouteDel><twTotDel>2.768</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="451"><twConstPath anchorID="452" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.959</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51</twDest><twTotPathDel>2.929</twTotPathDel><twClkSkew dest = "1.410" src = "1.400">-0.010</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X21Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y109.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y105.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y105.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.383</twRouteDel><twTotDel>2.929</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkdiv0 = PERIOD TIMEGRP &quot;clkdiv0&quot; TS_USER_CLK HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (SLICE_X54Y78.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="453"><twConstPath anchorID="454" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.163</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twDest><twTotPathDel>0.350</twTotPathDel><twClkSkew dest = "3.501" src = "3.230">-0.271</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X55Y78.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y78.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y78.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.154</twRouteDel><twTotDel>0.350</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>56.0</twPctLog><twPctRoute>44.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (SLICE_X54Y112.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="455"><twConstPath anchorID="456" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.146</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twDest><twTotPathDel>0.661</twTotPathDel><twClkSkew dest = "3.584" src = "3.311">-0.273</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X57Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y112.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y112.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.476</twRouteDel><twTotDel>0.661</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid (SLICE_X55Y71.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="457"><twConstPath anchorID="458" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.236</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid</twDest><twTotPathDel>0.691</twTotPathDel><twClkSkew dest = "3.452" src = "3.239">-0.213</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X64Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X64Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y71.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.487</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>0.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift24 (SLICE_X22Y82.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="459"><twConstPath anchorID="460" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.323</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift110</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift24</twDest><twTotPathDel>0.360</twTotPathDel><twClkSkew dest = "0.180" src = "0.143">-0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift110</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift24</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X23Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift110</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift110</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y82.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.175</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift110</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y82.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift51</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift24</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.175</twRouteDel><twTotDel>0.360</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r1 (SLICE_X22Y72.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="461"><twConstPath anchorID="462" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.446</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r1</twDest><twTotPathDel>0.513</twTotPathDel><twClkSkew dest = "0.670" src = "0.603">-0.067</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X20Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y72.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.311</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r1</twBEL></twPathDel><twLogDel>0.202</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>0.513</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (SLICE_X21Y95.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="463"><twConstPath anchorID="464" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.451</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_6</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twDest><twTotPathDel>0.496</twTotPathDel><twClkSkew dest = "0.659" src = "0.614">-0.045</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_6</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X23Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y95.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.300</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y95.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_5 (SLICE_X14Y75.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="465"><twConstPath anchorID="466" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.452</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_5</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_5</twDest><twTotPathDel>1.008</twTotPathDel><twClkSkew dest = "3.712" src = "3.398">-0.314</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_5</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X15Y89.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y75.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.825</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_5</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.825</twRouteDel><twTotDel>1.008</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd28 (SLICE_X52Y108.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="467"><twConstPath anchorID="468" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.453</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd22</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd28</twDest><twTotPathDel>0.463</twTotPathDel><twClkSkew dest = "0.130" src = "0.120">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd22</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd28</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X53Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd22</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd22</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y108.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd22</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y108.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd27</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd28-In78</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd28</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>0.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_4 (SLICE_X35Y88.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="469"><twConstPath anchorID="470" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.459</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_4</twDest><twTotPathDel>0.507</twTotPathDel><twClkSkew dest = "0.551" src = "0.503">-0.048</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X37Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y88.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y88.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Result&lt;4&gt;1</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_4</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.290</twRouteDel><twTotDel>0.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_7 (SLICE_X14Y75.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="471"><twConstPath anchorID="472" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.460</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_7</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_7</twDest><twTotPathDel>1.016</twTotPathDel><twClkSkew dest = "3.712" src = "3.398">-0.314</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_7</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X15Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y75.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.821</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_7</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.821</twRouteDel><twTotDel>1.016</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="473"><twPinLimitBanner>Component Switching Limit Checks: TS_clkdiv0 = PERIOD TIMEGRP &quot;clkdiv0&quot; TS_USER_CLK HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="474" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y275.C" clockNet="clkdiv0_g"/><twPinLimit anchorID="475" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y58.C" clockNet="clkdiv0_g"/><twPinLimit anchorID="476" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C" locationPin="IODELAY_X0Y103.C" clockNet="clkdiv0_g"/></twPinLimitRpt></twConst><twConstRollupTable uID="17" anchorID="477"><twConstRollup name="TS_USER_CLK" fullName="TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="40.658" errors="0" errorRollup="1632" items="0" itemsRollup="7457449443679"/><twConstRollup name="TS_cpu_clk" fullName="TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="81.316" actualRollup="N/A" errors="1357" errorRollup="0" items="7457449427568" itemsRollup="0"/><twConstRollup name="TS_clk200" fullName="TS_clk200 = PERIOD TIMEGRP &quot;clk200&quot; TS_USER_CLK / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="1.666" actualRollup="N/A" errors="0" errorRollup="0" items="24" itemsRollup="0"/><twConstRollup name="TS_clk0" fullName="TS_clk0 = PERIOD TIMEGRP &quot;clk0&quot; TS_USER_CLK / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.895" actualRollup="N/A" errors="1" errorRollup="0" items="4038" itemsRollup="0"/><twConstRollup name="TS_clk90" fullName="TS_clk90 = PERIOD TIMEGRP &quot;clk90&quot; TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="14.144" actualRollup="N/A" errors="273" errorRollup="0" items="926" itemsRollup="0"/><twConstRollup name="TS_clkdiv0" fullName="TS_clkdiv0 = PERIOD TIMEGRP &quot;clkdiv0&quot; TS_USER_CLK HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="8.912" actualRollup="N/A" errors="1" errorRollup="0" items="11123" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="478">11</twUnmetConstCnt><twDataSheet anchorID="479" twNameLen="15"><twClk2SUList anchorID="480" twDestWidth="13"><twDest>DDR2_DQS_N&lt;0&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;0&gt;</twSrc><twFallRise>1.705</twFallRise><twFallFall>1.729</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;0&gt;</twSrc><twFallRise>1.705</twFallRise><twFallFall>1.729</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.907</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="481" twDestWidth="13"><twDest>DDR2_DQS_N&lt;1&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="482" twDestWidth="13"><twDest>DDR2_DQS_N&lt;2&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;2&gt;</twSrc><twFallRise>1.679</twFallRise><twFallFall>1.703</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;2&gt;</twSrc><twFallRise>1.679</twFallRise><twFallFall>1.703</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.863</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="483" twDestWidth="13"><twDest>DDR2_DQS_N&lt;3&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;3&gt;</twSrc><twFallRise>1.888</twFallRise><twFallFall>1.912</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;3&gt;</twSrc><twFallRise>1.888</twFallRise><twFallFall>1.912</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="484" twDestWidth="13"><twDest>DDR2_DQS_N&lt;4&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;4&gt;</twSrc><twFallRise>2.010</twFallRise><twFallFall>2.034</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;4&gt;</twSrc><twFallRise>2.010</twFallRise><twFallFall>2.034</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="485" twDestWidth="13"><twDest>DDR2_DQS_N&lt;5&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;5&gt;</twSrc><twFallRise>1.857</twFallRise><twFallFall>1.881</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;5&gt;</twSrc><twFallRise>1.857</twFallRise><twFallFall>1.881</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.864</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="486" twDestWidth="13"><twDest>DDR2_DQS_N&lt;6&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;6&gt;</twSrc><twFallRise>2.011</twFallRise><twFallFall>2.035</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;6&gt;</twSrc><twFallRise>2.011</twFallRise><twFallFall>2.035</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="487" twDestWidth="13"><twDest>DDR2_DQS_N&lt;7&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;7&gt;</twSrc><twFallRise>1.890</twFallRise><twFallFall>1.914</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;7&gt;</twSrc><twFallRise>1.890</twFallRise><twFallFall>1.914</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.879</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="488" twDestWidth="13"><twDest>DDR2_DQS_P&lt;0&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;0&gt;</twSrc><twFallRise>1.705</twFallRise><twFallFall>1.729</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;0&gt;</twSrc><twFallRise>1.705</twFallRise><twFallFall>1.729</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.907</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="489" twDestWidth="13"><twDest>DDR2_DQS_P&lt;1&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="490" twDestWidth="13"><twDest>DDR2_DQS_P&lt;2&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;2&gt;</twSrc><twFallRise>1.679</twFallRise><twFallFall>1.703</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;2&gt;</twSrc><twFallRise>1.679</twFallRise><twFallFall>1.703</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.863</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="491" twDestWidth="13"><twDest>DDR2_DQS_P&lt;3&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;3&gt;</twSrc><twFallRise>1.888</twFallRise><twFallFall>1.912</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;3&gt;</twSrc><twFallRise>1.888</twFallRise><twFallFall>1.912</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="492" twDestWidth="13"><twDest>DDR2_DQS_P&lt;4&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;4&gt;</twSrc><twFallRise>2.010</twFallRise><twFallFall>2.034</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;4&gt;</twSrc><twFallRise>2.010</twFallRise><twFallFall>2.034</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="493" twDestWidth="13"><twDest>DDR2_DQS_P&lt;5&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;5&gt;</twSrc><twFallRise>1.857</twFallRise><twFallFall>1.881</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;5&gt;</twSrc><twFallRise>1.857</twFallRise><twFallFall>1.881</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.864</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="494" twDestWidth="13"><twDest>DDR2_DQS_P&lt;6&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;6&gt;</twSrc><twFallRise>2.011</twFallRise><twFallFall>2.035</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;6&gt;</twSrc><twFallRise>2.011</twFallRise><twFallFall>2.035</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="495" twDestWidth="13"><twDest>DDR2_DQS_P&lt;7&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;7&gt;</twSrc><twFallRise>1.890</twFallRise><twFallFall>1.914</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;7&gt;</twSrc><twFallRise>1.890</twFallRise><twFallFall>1.914</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.879</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="496" twDestWidth="8"><twDest>USER_CLK</twDest><twClk2SU><twSrc>USER_CLK</twSrc><twRiseRise>44.197</twRiseRise><twFallRise>2.023</twFallRise><twRiseFall>3.529</twRiseFall><twFallFall>4.170</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="497"><twErrCnt>1639</twErrCnt><twScore>14038573</twScore><twSetupScore>14038383</twSetupScore><twHoldScore>190</twHoldScore><twConstCov><twPathCnt>7457449443815</twPathCnt><twNetCnt>16</twNetCnt><twConnCnt>31217</twConnCnt></twConstCov><twStats anchorID="498"><twMinPer>81.316</twMinPer><twFootnote number="1" /><twMaxFreq>12.298</twMaxFreq><twMaxFromToDel>2.907</twMaxFromToDel><twMaxNetDel>0.993</twMaxNetDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Nov 26 16:55:48 2012 </twTimestamp></twFoot><twClientInfo anchorID="499"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 727 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
