{
    "ML/always_or_event/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/always_or_event/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "always_or_event.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Vector 0 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 1 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 3 mismatch:"
        ],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/always_or_event/k6_N10_40nm": {
        "test_name": "ML/always_or_event/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "always_or_event.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Vector 0 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 1 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 3 mismatch:"
        ],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/always_or_event/k6_N10_mem32K_40nm": {
        "test_name": "ML/always_or_event/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "always_or_event.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Vector 0 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 1 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 3 mismatch:"
        ],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/always_or_event/no_arch": {
        "test_name": "ML/always_or_event/no_arch",
        "architecture": "n/a",
        "blif": "always_or_event.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Vector 0 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 1 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 3 mismatch:"
        ],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/always_star_event/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/always_star_event/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "always_star_event.blif",
        "exit": 0,
        "errors": [],
        "warnings": [
            "OUTPUT_BLIF Vector 0 equivalent but output vector has bits set when expecting don't care :"
        ],
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 79.8,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "ML/always_star_event/k6_N10_40nm": {
        "test_name": "ML/always_star_event/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "always_star_event.blif",
        "exit": 0,
        "errors": [],
        "warnings": [
            "OUTPUT_BLIF Vector 0 equivalent but output vector has bits set when expecting don't care :"
        ],
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 10.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "ML/always_star_event/k6_N10_mem32K_40nm": {
        "test_name": "ML/always_star_event/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "always_star_event.blif",
        "exit": 0,
        "errors": [],
        "warnings": [
            "OUTPUT_BLIF Vector 0 equivalent but output vector has bits set when expecting don't care :"
        ],
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 74.6,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "ML/always_star_event/no_arch": {
        "test_name": "ML/always_star_event/no_arch",
        "architecture": "n/a",
        "blif": "always_star_event.blif",
        "exit": 0,
        "errors": [],
        "warnings": [
            "OUTPUT_BLIF Vector 0 equivalent but output vector has bits set when expecting don't care :"
        ],
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.2,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "ML/case_default/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/case_default/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "case_default.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 36.4,
        "exec_time(ms)": 74.9,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 97.1,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 16,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 22,
        "Total Node": 16
    },
    "ML/case_default/k6_N10_40nm": {
        "test_name": "ML/case_default/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "case_default.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 18.3,
        "exec_time(ms)": 12.3,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 97.1,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 16,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 22,
        "Total Node": 16
    },
    "ML/case_default/k6_N10_mem32K_40nm": {
        "test_name": "ML/case_default/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "case_default.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 79.9,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 97.1,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 16,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 22,
        "Total Node": 16
    },
    "ML/case_default/no_arch": {
        "test_name": "ML/case_default/no_arch",
        "architecture": "n/a",
        "blif": "case_default.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 5.1,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 97.1,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 16,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "ML/case/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/case/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "case.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 82,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 97.2,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 18,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 24,
        "Total Node": 18
    },
    "ML/case/k6_N10_40nm": {
        "test_name": "ML/case/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "case.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 18.4,
        "exec_time(ms)": 11.5,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 97.2,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 18,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 24,
        "Total Node": 18
    },
    "ML/case/k6_N10_mem32K_40nm": {
        "test_name": "ML/case/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "case.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 35.1,
        "exec_time(ms)": 75.8,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 97.2,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 18,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 24,
        "Total Node": 18
    },
    "ML/case/no_arch": {
        "test_name": "ML/case/no_arch",
        "architecture": "n/a",
        "blif": "case.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 5.1,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 97.2,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 18,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "ML/clog_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/clog_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "clog_test.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 76.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/clog_test/k6_N10_40nm": {
        "test_name": "ML/clog_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "clog_test.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 18.1,
        "exec_time(ms)": 10.6,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/clog_test/k6_N10_mem32K_40nm": {
        "test_name": "ML/clog_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "clog_test.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 35.1,
        "exec_time(ms)": 80.8,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/clog_test/no_arch": {
        "test_name": "ML/clog_test/no_arch",
        "architecture": "n/a",
        "blif": "clog_test.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 4.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/defparam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/defparam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "defparam.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Vector 1 mismatch:",
            "OUTPUT_BLIF Vector 2 mismatch:",
            "OUTPUT_BLIF Vector 4 mismatch:"
        ],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/defparam/k6_N10_40nm": {
        "test_name": "ML/defparam/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "defparam.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Vector 1 mismatch:",
            "OUTPUT_BLIF Vector 2 mismatch:",
            "OUTPUT_BLIF Vector 4 mismatch:"
        ],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/defparam/k6_N10_mem32K_40nm": {
        "test_name": "ML/defparam/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "defparam.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Vector 1 mismatch:",
            "OUTPUT_BLIF Vector 2 mismatch:",
            "OUTPUT_BLIF Vector 4 mismatch:"
        ],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/defparam/no_arch": {
        "test_name": "ML/defparam/no_arch",
        "architecture": "n/a",
        "blif": "defparam.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Vector 1 mismatch:",
            "OUTPUT_BLIF Vector 2 mismatch:",
            "OUTPUT_BLIF Vector 4 mismatch:"
        ],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/defparam_string/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/defparam_string/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "defparam_string.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 81.8,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 0,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "ML/defparam_string/k6_N10_40nm": {
        "test_name": "ML/defparam_string/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "defparam_string.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 18,
        "exec_time(ms)": 10.3,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 0,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "ML/defparam_string/k6_N10_mem32K_40nm": {
        "test_name": "ML/defparam_string/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "defparam_string.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 78.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 0,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "ML/defparam_string/no_arch": {
        "test_name": "ML/defparam_string/no_arch",
        "architecture": "n/a",
        "blif": "defparam_string.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 0,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "ML/for_loop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/for_loop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "for_loop.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 36,
        "exec_time(ms)": 72.7,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/for_loop/k6_N10_40nm": {
        "test_name": "ML/for_loop/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "for_loop.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 18.6,
        "exec_time(ms)": 10.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/for_loop/k6_N10_mem32K_40nm": {
        "test_name": "ML/for_loop/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "for_loop.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 77.7,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/for_loop/no_arch": {
        "test_name": "ML/for_loop/no_arch",
        "architecture": "n/a",
        "blif": "for_loop.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/generate_case_00/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/generate_case_00/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "generate_case_00.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 81.1,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/generate_case_00/k6_N10_40nm": {
        "test_name": "ML/generate_case_00/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "generate_case_00.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 11,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/generate_case_00/k6_N10_mem32K_40nm": {
        "test_name": "ML/generate_case_00/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "generate_case_00.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 69,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/generate_case_00/no_arch": {
        "test_name": "ML/generate_case_00/no_arch",
        "architecture": "n/a",
        "blif": "generate_case_00.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 5,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/generate_case_01/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/generate_case_01/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "generate_case_01.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 36.3,
        "exec_time(ms)": 73.7,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/generate_case_01/k6_N10_40nm": {
        "test_name": "ML/generate_case_01/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "generate_case_01.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 18.1,
        "exec_time(ms)": 10.6,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/generate_case_01/k6_N10_mem32K_40nm": {
        "test_name": "ML/generate_case_01/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "generate_case_01.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 35,
        "exec_time(ms)": 77.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/generate_case_01/no_arch": {
        "test_name": "ML/generate_case_01/no_arch",
        "architecture": "n/a",
        "blif": "generate_case_01.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/generate_case_10/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/generate_case_10/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "generate_case_10.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 36.4,
        "exec_time(ms)": 66.3,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/generate_case_10/k6_N10_40nm": {
        "test_name": "ML/generate_case_10/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "generate_case_10.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 18.5,
        "exec_time(ms)": 11.9,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/generate_case_10/k6_N10_mem32K_40nm": {
        "test_name": "ML/generate_case_10/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "generate_case_10.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 73.9,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/generate_case_10/no_arch": {
        "test_name": "ML/generate_case_10/no_arch",
        "architecture": "n/a",
        "blif": "generate_case_10.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/generate_case_11/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/generate_case_11/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "generate_case_11.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 36,
        "exec_time(ms)": 81.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/generate_case_11/k6_N10_40nm": {
        "test_name": "ML/generate_case_11/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "generate_case_11.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 10.7,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/generate_case_11/k6_N10_mem32K_40nm": {
        "test_name": "ML/generate_case_11/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "generate_case_11.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 79.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/generate_case_11/no_arch": {
        "test_name": "ML/generate_case_11/no_arch",
        "architecture": "n/a",
        "blif": "generate_case_11.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 3.5,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/generate_for/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/generate_for/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "generate_for.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 36.2,
        "exec_time(ms)": 75.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/generate_for/k6_N10_40nm": {
        "test_name": "ML/generate_for/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "generate_for.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 18.5,
        "exec_time(ms)": 10.7,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/generate_for/k6_N10_mem32K_40nm": {
        "test_name": "ML/generate_for/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "generate_for.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 35,
        "exec_time(ms)": 76.3,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/generate_for/no_arch": {
        "test_name": "ML/generate_for/no_arch",
        "architecture": "n/a",
        "blif": "generate_for.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "ML/initial_delays/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/initial_delays/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "initial_delays.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 6 vectors."
        ],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/initial_delays/k6_N10_40nm": {
        "test_name": "ML/initial_delays/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "initial_delays.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 6 vectors."
        ],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/initial_delays/k6_N10_mem32K_40nm": {
        "test_name": "ML/initial_delays/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "initial_delays.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 6 vectors."
        ],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/initial_delays/no_arch": {
        "test_name": "ML/initial_delays/no_arch",
        "architecture": "n/a",
        "blif": "initial_delays.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 6 vectors."
        ],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/initial_multiple_block/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/initial_multiple_block/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "initial_multiple_block.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 8 vectors."
        ],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/initial_multiple_block/k6_N10_40nm": {
        "test_name": "ML/initial_multiple_block/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "initial_multiple_block.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 8 vectors."
        ],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/initial_multiple_block/k6_N10_mem32K_40nm": {
        "test_name": "ML/initial_multiple_block/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "initial_multiple_block.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 8 vectors."
        ],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/initial_multiple_block/no_arch": {
        "test_name": "ML/initial_multiple_block/no_arch",
        "architecture": "n/a",
        "blif": "initial_multiple_block.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 8 vectors."
        ],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/initial_multiple_statements/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/initial_multiple_statements/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "initial_multiple_statements.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 2 vectors."
        ],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/initial_multiple_statements/k6_N10_40nm": {
        "test_name": "ML/initial_multiple_statements/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "initial_multiple_statements.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 2 vectors."
        ],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/initial_multiple_statements/k6_N10_mem32K_40nm": {
        "test_name": "ML/initial_multiple_statements/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "initial_multiple_statements.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 2 vectors."
        ],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/initial_multiple_statements/no_arch": {
        "test_name": "ML/initial_multiple_statements/no_arch",
        "architecture": "n/a",
        "blif": "initial_multiple_statements.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 2 vectors."
        ],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/negedge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/negedge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "negedge.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 35.9,
        "exec_time(ms)": 73.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "ML/negedge/k6_N10_40nm": {
        "test_name": "ML/negedge/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "negedge.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 18,
        "exec_time(ms)": 10.8,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "ML/negedge/k6_N10_mem32K_40nm": {
        "test_name": "ML/negedge/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "negedge.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 73.1,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "ML/negedge/no_arch": {
        "test_name": "ML/negedge/no_arch",
        "architecture": "n/a",
        "blif": "negedge.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 14.4,
        "exec_time(ms)": 4.3,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "ML/ports_inside_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/ports_inside_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "ports_inside_module.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 36.3,
        "exec_time(ms)": 78.1,
        "simulation_time(ms)": 0.1,
        "test_coverage(%)": 71.4,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/ports_inside_module/k6_N10_40nm": {
        "test_name": "ML/ports_inside_module/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "ports_inside_module.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 10.2,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/ports_inside_module/k6_N10_mem32K_40nm": {
        "test_name": "ML/ports_inside_module/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "ports_inside_module.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 35.1,
        "exec_time(ms)": 55.6,
        "simulation_time(ms)": 0.1,
        "test_coverage(%)": 71.4,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/ports_inside_module/no_arch": {
        "test_name": "ML/ports_inside_module/no_arch",
        "architecture": "n/a",
        "blif": "ports_inside_module.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.2,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/posedge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/posedge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "posedge.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 36,
        "exec_time(ms)": 72.1,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "ML/posedge/k6_N10_40nm": {
        "test_name": "ML/posedge/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "posedge.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 18,
        "exec_time(ms)": 10,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "ML/posedge/k6_N10_mem32K_40nm": {
        "test_name": "ML/posedge/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "posedge.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 73.4,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "ML/posedge/no_arch": {
        "test_name": "ML/posedge/no_arch",
        "architecture": "n/a",
        "blif": "posedge.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    }
}
