Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mitchell_multiplier
Version: T-2022.03-SP5
Date   : Wed Jun  5 15:21:38 2024
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.24
  Critical Path Slack:          -0.24
  Critical Path Clk Period:      0.00
  Total Negative Slack:         -2.15
  No. of Violating Paths:        9.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 75
  Buf/Inv Cell Count:              19
  Buf Cell Count:                   5
  Inv Cell Count:                  14
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        75
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       72.352000
  Noncombinational Area:     0.000000
  Buf/Inv Area:             11.438000
  Total Buffer Area:             3.99
  Total Inverter Area:           7.45
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:                72.352000
  Design Area:              72.352000


  Design Rules
  -----------------------------------
  Total Number of Nets:            83
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: kamino.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.30
  Logic Optimization:                  0.53
  Mapping Optimization:                1.25
  -----------------------------------------
  Overall Compile Time:                3.93
  Overall Compile Wall Clock Time:     4.33

  --------------------------------------------------------------------

  Design  WNS: 0.24  TNS: 2.15  Number of Violating Paths: 9


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
