{"Source Block": ["verilog-ethernet/rtl/axis_xgmii_rx_64.v@152:162@HdlStmAssign", "\nassign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tkeep = m_axis_tkeep_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_baser_rx_64.v@207:217", "wire crc_valid7 = crc_next7 == ~32'h2144df1c;\n\nreg crc_valid7_save = 1'b0;\n\nassign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tkeep = m_axis_tkeep_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\n"], ["verilog-ethernet/rtl/axis_gmii_rx.v@133:143", "\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\nassign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\n"], ["verilog-ethernet/rtl/axis_baser_rx_64.v@210:220", "\nassign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tkeep = m_axis_tkeep_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\nassign rx_bad_block = rx_bad_block_reg;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@149:159", "assign m_axis_tkeep = m_axis_tkeep_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n\nwire last_cycle = state_reg == STATE_LAST;\n\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_64.v@151:161", "reg crc_valid7_save = 1'b0;\n\nassign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tkeep = m_axis_tkeep_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_64.v@155:165", "assign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n\nlfsr #(\n    .LFSR_WIDTH(32),\n    .LFSR_POLY(32'h4c11db7),\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_64.v@149:159", "wire crc_valid7 = crc_next7 == ~32'h2144df1c;\n\nreg crc_valid7_save = 1'b0;\n\nassign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tkeep = m_axis_tkeep_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@145:155", "reg crc_valid2_save = 1'b0;\nreg crc_valid3_save = 1'b0;\n\nassign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tkeep = m_axis_tkeep_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@144:154", "reg crc_valid1_save = 1'b0;\nreg crc_valid2_save = 1'b0;\nreg crc_valid3_save = 1'b0;\n\nassign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tkeep = m_axis_tkeep_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@146:156", "reg crc_valid3_save = 1'b0;\n\nassign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tkeep = m_axis_tkeep_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n"], ["verilog-ethernet/rtl/axis_baser_rx_64.v@212:222", "assign m_axis_tkeep = m_axis_tkeep_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\nassign rx_bad_block = rx_bad_block_reg;\n\nlfsr #(\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_64.v@154:164", "assign m_axis_tkeep = m_axis_tkeep_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n\nlfsr #(\n    .LFSR_WIDTH(32),\n"], ["verilog-ethernet/rtl/axis_baser_rx_64.v@208:218", "\nreg crc_valid7_save = 1'b0;\n\nassign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tkeep = m_axis_tkeep_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\n"], ["verilog-ethernet/rtl/axis_gmii_rx.v@135:145", "wire [31:0] crc_next;\n\nassign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_64.v@150:160", "\nreg crc_valid7_save = 1'b0;\n\nassign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tkeep = m_axis_tkeep_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\n"], ["verilog-ethernet/rtl/axis_baser_rx_64.v@209:219", "reg crc_valid7_save = 1'b0;\n\nassign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tkeep = m_axis_tkeep_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n"], ["verilog-ethernet/rtl/axis_baser_rx_64.v@213:223", "assign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\nassign rx_bad_block = rx_bad_block_reg;\n\nlfsr #(\n    .LFSR_WIDTH(32),\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@150:160", "assign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n\nwire last_cycle = state_reg == STATE_LAST;\n\nlfsr #(\n"], ["verilog-ethernet/rtl/axis_gmii_rx.v@138:148", "assign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n\nlfsr #(\n    .LFSR_WIDTH(32),\n    .LFSR_POLY(32'h4c11db7),\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@147:157", "\nassign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tkeep = m_axis_tkeep_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n\n"], ["verilog-ethernet/rtl/axis_gmii_rx.v@134:144", "reg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\nassign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n"], ["verilog-ethernet/rtl/axis_gmii_rx.v@137:147", "assign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\nassign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n\nassign start_packet = start_packet_reg;\nassign error_bad_frame = error_bad_frame_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n\nlfsr #(\n    .LFSR_WIDTH(32),\n"]], "Diff Content": {"Delete": [[157, "assign m_axis_tuser = PTP_TS_ENABLE ? {ptp_ts_reg, m_axis_tuser_reg} : m_axis_tuser_reg;\n"]], "Add": [[157, "assign m_axis_tuser = m_axis_tuser_reg;\n"]]}}