{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1593644023303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593644023304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  2 07:53:43 2020 " "Processing started: Thu Jul  2 07:53:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593644023304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1593644023304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L18_PWM -c TopModule --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off L18_PWM -c TopModule --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1593644023304 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1593644023475 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1593644023475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopModule.v 1 1 " "Found 1 design units, including 1 entities, in source file TopModule.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/L18_PWM/TopModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593644030227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593644030227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PWM.v 5 5 " "Found 5 design units, including 5 entities, in source file PWM.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_pwm " "Found entity 1: m_pwm" {  } { { "PWM.v" "" { Text "/home/vagrant/shared/L18_PWM/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593644030231 ""} { "Info" "ISGN_ENTITY_NAME" "2 m_up_down_counter2 " "Found entity 2: m_up_down_counter2" {  } { { "PWM.v" "" { Text "/home/vagrant/shared/L18_PWM/PWM.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593644030231 ""} { "Info" "ISGN_ENTITY_NAME" "3 m_10ms_clk " "Found entity 3: m_10ms_clk" {  } { { "PWM.v" "" { Text "/home/vagrant/shared/L18_PWM/PWM.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593644030231 ""} { "Info" "ISGN_ENTITY_NAME" "4 m_chattering " "Found entity 4: m_chattering" {  } { { "PWM.v" "" { Text "/home/vagrant/shared/L18_PWM/PWM.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593644030231 ""} { "Info" "ISGN_ENTITY_NAME" "5 m_seven_segment " "Found entity 5: m_seven_segment" {  } { { "PWM.v" "" { Text "/home/vagrant/shared/L18_PWM/PWM.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593644030231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593644030231 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopModule " "Elaborating entity \"TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1593644030268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_chattering m_chattering:u0 " "Elaborating entity \"m_chattering\" for hierarchy \"m_chattering:u0\"" {  } { { "TopModule.v" "u0" { Text "/home/vagrant/shared/L18_PWM/TopModule.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1593644030277 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PWM.v(61) " "Verilog HDL assignment warning at PWM.v(61): truncated value with size 32 to match size of target (16)" {  } { { "PWM.v" "" { Text "/home/vagrant/shared/L18_PWM/PWM.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593644030278 "|TopModule|m_chattering:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_10ms_clk m_10ms_clk:u2 " "Elaborating entity \"m_10ms_clk\" for hierarchy \"m_10ms_clk:u2\"" {  } { { "TopModule.v" "u2" { Text "/home/vagrant/shared/L18_PWM/TopModule.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1593644030284 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PWM.v(40) " "Verilog HDL assignment warning at PWM.v(40): truncated value with size 32 to match size of target (20)" {  } { { "PWM.v" "" { Text "/home/vagrant/shared/L18_PWM/PWM.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593644030284 "|TopModule|m_10ms_clk:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_up_down_counter2 m_up_down_counter2:u3 " "Elaborating entity \"m_up_down_counter2\" for hierarchy \"m_up_down_counter2:u3\"" {  } { { "TopModule.v" "u3" { Text "/home/vagrant/shared/L18_PWM/TopModule.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1593644030289 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PWM.v(17) " "Verilog HDL assignment warning at PWM.v(17): truncated value with size 32 to match size of target (8)" {  } { { "PWM.v" "" { Text "/home/vagrant/shared/L18_PWM/PWM.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593644030289 "|TopModule|m_up_down_counter2:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PWM.v(21) " "Verilog HDL assignment warning at PWM.v(21): truncated value with size 32 to match size of target (8)" {  } { { "PWM.v" "" { Text "/home/vagrant/shared/L18_PWM/PWM.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593644030289 "|TopModule|m_up_down_counter2:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_pwm m_pwm:u4 " "Elaborating entity \"m_pwm\" for hierarchy \"m_pwm:u4\"" {  } { { "TopModule.v" "u4" { Text "/home/vagrant/shared/L18_PWM/TopModule.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1593644030294 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PWM.v(4) " "Verilog HDL assignment warning at PWM.v(4): truncated value with size 32 to match size of target (8)" {  } { { "PWM.v" "" { Text "/home/vagrant/shared/L18_PWM/PWM.v" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593644030294 "|TopModule|m_pwm:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_seven_segment m_seven_segment:u5 " "Elaborating entity \"m_seven_segment\" for hierarchy \"m_seven_segment:u5\"" {  } { { "TopModule.v" "u5" { Text "/home/vagrant/shared/L18_PWM/TopModule.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1593644030298 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 8 PWM.v(100) " "Verilog HDL assignment warning at PWM.v(100): truncated value with size 39 to match size of target (8)" {  } { { "PWM.v" "" { Text "/home/vagrant/shared/L18_PWM/PWM.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593644030298 "|TopModule|m_seven_segment:u5"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "689 " "Peak virtual memory: 689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593644030366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  2 07:53:50 2020 " "Processing ended: Thu Jul  2 07:53:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593644030366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593644030366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593644030366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1593644030366 ""}
