--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Jan 06 18:45:26 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     running_led
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clock_c]
            1130 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 989.404ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             clock_divider0_counter_46_47__i2  (from clock_c +)
   Destination:    FD1P3IX    SP             shifting_register0_reg_i0_i7  (to clock_c +)

   Delay:                  10.311ns  (28.2% logic, 71.8% route), 6 logic levels.

 Constraint Details:

     10.311ns data_path clock_divider0_counter_46_47__i2 to shifting_register0_reg_i0_i7 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 989.404ns

 Path Details: clock_divider0_counter_46_47__i2 to shifting_register0_reg_i0_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              clock_divider0_counter_46_47__i2 (from clock_c)
Route         2   e 1.198                                  clock_divider0_counter[1]
LUT4        ---     0.493              A to Z              i8_4_lut
Route         1   e 0.941                                  n20
LUT4        ---     0.493              B to Z              i10_4_lut
Route         1   e 0.941                                  n22
LUT4        ---     0.493              B to Z              i101_4_lut
Route         1   e 0.941                                  n271
LUT4        ---     0.493              A to Z              i102_4_lut
Route        25   e 1.841                                  n227
LUT4        ---     0.493              B to Z              i105_2_lut_rep_1
Route         8   e 1.540                                  clock_c_enable_8
                  --------
                   10.311  (28.2% logic, 71.8% route), 6 logic levels.


Passed:  The following path meets requirements by 989.404ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             clock_divider0_counter_46_47__i2  (from clock_c +)
   Destination:    FD1P3IX    SP             shifting_register0_reg_i0_i6  (to clock_c +)

   Delay:                  10.311ns  (28.2% logic, 71.8% route), 6 logic levels.

 Constraint Details:

     10.311ns data_path clock_divider0_counter_46_47__i2 to shifting_register0_reg_i0_i6 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 989.404ns

 Path Details: clock_divider0_counter_46_47__i2 to shifting_register0_reg_i0_i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              clock_divider0_counter_46_47__i2 (from clock_c)
Route         2   e 1.198                                  clock_divider0_counter[1]
LUT4        ---     0.493              A to Z              i8_4_lut
Route         1   e 0.941                                  n20
LUT4        ---     0.493              B to Z              i10_4_lut
Route         1   e 0.941                                  n22
LUT4        ---     0.493              B to Z              i101_4_lut
Route         1   e 0.941                                  n271
LUT4        ---     0.493              A to Z              i102_4_lut
Route        25   e 1.841                                  n227
LUT4        ---     0.493              B to Z              i105_2_lut_rep_1
Route         8   e 1.540                                  clock_c_enable_8
                  --------
                   10.311  (28.2% logic, 71.8% route), 6 logic levels.


Passed:  The following path meets requirements by 989.404ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             clock_divider0_counter_46_47__i2  (from clock_c +)
   Destination:    FD1P3IX    SP             shifting_register0_reg_i0_i5  (to clock_c +)

   Delay:                  10.311ns  (28.2% logic, 71.8% route), 6 logic levels.

 Constraint Details:

     10.311ns data_path clock_divider0_counter_46_47__i2 to shifting_register0_reg_i0_i5 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 989.404ns

 Path Details: clock_divider0_counter_46_47__i2 to shifting_register0_reg_i0_i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              clock_divider0_counter_46_47__i2 (from clock_c)
Route         2   e 1.198                                  clock_divider0_counter[1]
LUT4        ---     0.493              A to Z              i8_4_lut
Route         1   e 0.941                                  n20
LUT4        ---     0.493              B to Z              i10_4_lut
Route         1   e 0.941                                  n22
LUT4        ---     0.493              B to Z              i101_4_lut
Route         1   e 0.941                                  n271
LUT4        ---     0.493              A to Z              i102_4_lut
Route        25   e 1.841                                  n227
LUT4        ---     0.493              B to Z              i105_2_lut_rep_1
Route         8   e 1.540                                  clock_c_enable_8
                  --------
                   10.311  (28.2% logic, 71.8% route), 6 logic levels.

Report: 10.596 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clock_c]                 |  1000.000 ns|    10.596 ns|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  1130 paths, 77 nets, and 169 connections (90.9% coverage)


Peak memory: 56434688 bytes, TRCE: 1789952 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
